
---------- Begin Simulation Statistics ----------
final_tick                               1253934008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94017                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739560                       # Number of bytes of host memory used
host_op_rate                                    94320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10832.93                       # Real time elapsed on the host
host_tick_rate                              115752037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018481933                       # Number of instructions simulated
sim_ops                                    1021763513                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.253934                       # Number of seconds simulated
sim_ticks                                1253934008000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.742966                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              117087705                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           134982363                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8629875                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186587566                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          15625425                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       15770619                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          145194                       # Number of indirect misses.
system.cpu0.branchPred.lookups              237162786                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1665925                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819893                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5773918                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221014261                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30775507                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54992351                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892402252                       # Number of instructions committed
system.cpu0.commit.committedOps             893224349                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1682367091                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.530933                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.356698                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1276961687     75.90%     75.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    231243171     13.75%     89.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     58201198      3.46%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     61062017      3.63%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13245751      0.79%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5438516      0.32%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2061617      0.12%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3377627      0.20%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30775507      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1682367091                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341050                       # Number of function calls committed.
system.cpu0.commit.int_insts                863512503                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412096                       # Number of loads committed
system.cpu0.commit.membars                    1641851                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641857      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491115546     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835012      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281231981     31.49%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109761190     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893224349                       # Class of committed instruction
system.cpu0.commit.refs                     390993199                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892402252                       # Number of Instructions Simulated
system.cpu0.committedOps                    893224349                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.780437                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.780437                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            197374118                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2860089                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           115909497                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             962715069                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               820397758                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                666930050                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5781638                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7827377                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2985187                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  237162786                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171754679                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    875767606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2628598                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     981628914                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          400                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17275314                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.095581                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         809062994                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         132713130                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.395616                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1693468751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.581313                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.891623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1000864819     59.10%     59.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               516978750     30.53%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                91793684      5.42%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67026688      3.96%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8917304      0.53%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3570343      0.21%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  979289      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3309836      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28038      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1693468751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      787799227                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5813986                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226416158                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.373120                       # Inst execution rate
system.cpu0.iew.exec_refs                   409242238                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113059280                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              159705176                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            301699452                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2015807                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1748158                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117361023                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          948210365                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            296182958                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5261334                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            925811299                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1024053                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8139385                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5781638                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10022024                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68388                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16922677                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        17594                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7733                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3660302                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21287356                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6779920                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7733                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       751927                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5062059                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                398846930                       # num instructions consuming a value
system.cpu0.iew.wb_count                    917803914                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.864756                       # average fanout of values written-back
system.cpu0.iew.wb_producers                344905082                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.369893                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     917858062                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1129126461                       # number of integer regfile reads
system.cpu0.int_regfile_writes              586002168                       # number of integer regfile writes
system.cpu0.ipc                              0.359656                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.359656                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643417      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            507057450     54.46%     54.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839227      0.84%     55.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639151      0.18%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           299199630     32.13%     87.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113693708     12.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931072634                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2326922                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002499                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 184773      7.94%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2012144     86.47%     94.41% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               130003      5.59%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931756086                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3558006222                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    917803863                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1003203006                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 942170356                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931072634                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6040009                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54986012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65386                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3573803                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     31565980                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1693468751                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.549802                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.815524                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1024152641     60.48%     60.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          473358959     27.95%     88.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          149467208      8.83%     97.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31775511      1.88%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11648979      0.69%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1993365      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             729126      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             228467      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             114495      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1693468751                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.375241                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23196583                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4021440                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           301699452                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117361023                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1525                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2481267978                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    26600957                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              173451872                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569158195                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3282285                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               827125589                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              10144036                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6607                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1166397810                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             956395191                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          612983861                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                662524103                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10651088                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5781638                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24461794                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43825661                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1166397766                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123755                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4630                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  9070438                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4575                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2599789031                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1907540912                       # The number of ROB writes
system.cpu0.timesIdled                       31739009                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1492                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.281435                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               10923346                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            12960560                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2903128                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         17333590                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            235010                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         344763                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          109753                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20059070                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        25138                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819646                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2003377                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10297482                       # Number of branches committed
system.cpu1.commit.bw_lim_events               758867                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459600                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29784092                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41838314                       # Number of instructions committed
system.cpu1.commit.committedOps              42658140                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    231535988                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.184240                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.778701                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    211826763     91.49%     91.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9721615      4.20%     95.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3928869      1.70%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3762666      1.63%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       698919      0.30%     99.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       199759      0.09%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       544328      0.24%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        94202      0.04%     99.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       758867      0.33%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    231535988                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317167                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40173947                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551162                       # Number of loads committed
system.cpu1.commit.membars                    1639352                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639352      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24982536     58.56%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370808     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665303      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42658140                       # Class of committed instruction
system.cpu1.commit.refs                      16036123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41838314                       # Number of Instructions Simulated
system.cpu1.committedOps                     42658140                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.659921                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.659921                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            176037947                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               904048                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             9762421                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              80895700                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17146154                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39000315                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2004451                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               932533                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2273397                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20059070                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13667944                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    217623580                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               482725                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      90619055                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5808404                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084708                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15934469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          11158356                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.382679                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236462264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.395210                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.894469                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               181340295     76.69%     76.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32306096     13.66%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                14860807      6.28%     96.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4280166      1.81%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  722994      0.31%     98.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2105356      0.89%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  787512      0.33%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   32047      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   26991      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236462264                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         339306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2043192                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                13411960                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220744                       # Inst execution rate
system.cpu1.iew.exec_refs                    18128860                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5256847                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              154802005                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20018066                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2028520                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1240197                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8122240                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           72427122                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12872013                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1733621                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             52272481                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                723495                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2454114                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2004451                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3995951                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          193936                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        12016                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2161                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1875                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8466904                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3637279                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2161                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       643942                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1399250                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 26188943                       # num instructions consuming a value
system.cpu1.iew.wb_count                     51367786                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.785989                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20584233                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216923                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      51393852                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                67310951                       # number of integer regfile reads
system.cpu1.int_regfile_writes               32096568                       # number of integer regfile writes
system.cpu1.ipc                              0.176681                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176681                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639566      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             33646948     62.30%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.34% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14137701     26.18%     91.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4581732      8.48%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54006102                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     927442                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017173                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 150455     16.22%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                679202     73.23%     89.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97783     10.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              53293964                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         345467534                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     51367774                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102197179                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  66346881                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54006102                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6080241                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29768981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65650                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3620641                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     21120145                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236462264                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.228392                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.658247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201288229     85.12%     85.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23513411      9.94%     95.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7299582      3.09%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2555266      1.08%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1220877      0.52%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             291395      0.12%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             195279      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              70228      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27997      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236462264                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.228065                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12886972                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2332582                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20018066                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8122240                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu1.numCycles                       236801570                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2271059362                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163094479                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27210562                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3834621                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19760567                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                741344                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9421                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             96632198                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              76444572                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           48807900                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 37820412                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8491022                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2004451                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13762828                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21597338                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        96632186                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19527                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               749                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  8668057                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           743                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   303218261                       # The number of ROB reads
system.cpu1.rob.rob_writes                  149816242                       # The number of ROB writes
system.cpu1.timesIdled                          22976                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.217975                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9482386                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10748814                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2067840                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14328845                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            270821                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         354431                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           83610                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16769831                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        25277                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819661                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1615027                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10226859                       # Number of branches committed
system.cpu2.commit.bw_lim_events               609916                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459635                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17863364                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41646337                       # Number of instructions committed
system.cpu2.commit.committedOps              42466179                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    231953901                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183080                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.772969                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    212408857     91.57%     91.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9574853      4.13%     95.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3884748      1.67%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3708765      1.60%     98.98% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       683609      0.29%     99.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       213577      0.09%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       773146      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        96430      0.04%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       609916      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    231953901                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318110                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39992196                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489381                       # Number of loads committed
system.cpu2.commit.membars                    1639366                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639366      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24864689     58.55%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309042     28.99%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652941      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42466179                       # Class of committed instruction
system.cpu2.commit.refs                      15961995                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41646337                       # Number of Instructions Simulated
system.cpu2.committedOps                     42466179                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.654251                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.654251                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            186539056                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               457861                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8768972                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              66591639                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                13685516                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31053621                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1616057                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               666206                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2243404                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16769831                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10890423                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    220534304                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               328288                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      72467082                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4137740                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071216                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12534450                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9753207                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.307744                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235137654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.315258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.780790                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               189772128     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                27347815     11.63%     92.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11610714      4.94%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4031972      1.71%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  783798      0.33%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1302866      0.55%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  230661      0.10%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   31333      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26367      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235137654                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         341175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1655359                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12153852                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.213069                       # Inst execution rate
system.cpu2.iew.exec_refs                    18105684                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5233048                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              162165799                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16219927                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1268431                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1150845                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6675778                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60322484                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12872636                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1753198                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50173338                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                760392                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2446234                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1616057                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4159472                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        41284                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          187785                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        12128                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2132                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1486                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4730546                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2203164                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2132                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       532975                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1122384                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25184588                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49244614                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.793024                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 19971991                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.209125                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49270252                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64107134                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31259156                       # number of integer regfile writes
system.cpu2.ipc                              0.176858                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176858                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639585      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31587207     60.83%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14139590     27.23%     91.22% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4560004      8.78%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51926536                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     918391                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017686                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 140340     15.28%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                678601     73.89%     89.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99448     10.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51205328                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         339974462                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49244602                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         78179818                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56518565                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51926536                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3803919                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17856304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            65371                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1344284                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11445604                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235137654                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.220835                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.649557                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201445142     85.67%     85.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22417727      9.53%     95.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7012260      2.98%     98.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2488337      1.06%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1259719      0.54%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             232574      0.10%     99.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             184523      0.08%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              68582      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28790      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235137654                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.220515                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8979188                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1634735                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16219927                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6675778                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       235478829                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  2272383469                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              171941556                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27102156                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5335013                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                15730488                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                587816                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7279                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81241506                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              63730548                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40707584                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30538160                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               8890728                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1616057                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15288772                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13605428                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81241494                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         22621                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               748                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10528915                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           745                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   291672436                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123849723                       # The number of ROB writes
system.cpu2.timesIdled                          23606                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.992447                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10533608                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11088890                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2415005                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15616542                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            215617                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         462262                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          246645                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18688025                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21998                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819640                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1837430                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10568212                       # Number of branches committed
system.cpu3.commit.bw_lim_events               596337                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23923718                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42595030                       # Number of instructions committed
system.cpu3.commit.committedOps              43414845                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    232778425                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186507                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776579                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    212760731     91.40%     91.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9779647      4.20%     95.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3937341      1.69%     97.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3905705      1.68%     98.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       696824      0.30%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       225910      0.10%     99.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       775651      0.33%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       100279      0.04%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       596337      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    232778425                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292273                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40884026                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11837213                       # Number of loads committed
system.cpu3.commit.membars                    1639324                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639324      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25378687     58.46%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12656853     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3739840      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43414845                       # Class of committed instruction
system.cpu3.commit.refs                      16396705                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42595030                       # Number of Instructions Simulated
system.cpu3.committedOps                     43414845                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.569809                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.569809                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            181781519                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               581605                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9929605                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              74511959                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15635524                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35407628                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1838488                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               738253                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2313503                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18688025                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12414687                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    220456944                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               444645                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      82269917                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4832126                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078771                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14103634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10749225                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.346770                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236976662                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.356711                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.837648                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               185465345     78.26%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                31264805     13.19%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                13605503      5.74%     97.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3620582      1.53%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  705007      0.30%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1601297      0.68%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  657033      0.28%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   30834      0.01%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26256      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236976662                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         269537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1880173                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13060297                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.220229                       # Inst execution rate
system.cpu3.iew.exec_refs                    18728103                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5377059                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              157611074                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18362178                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1644049                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1039560                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7580885                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67331033                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13351044                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1768456                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             52248492                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                960389                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2669055                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1838488                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4558467                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        47714                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          200696                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        14786                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2142                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1667                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      6524965                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3021393                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2142                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       568955                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1311218                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26020587                       # num instructions consuming a value
system.cpu3.iew.wb_count                     51239945                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782720                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20366834                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.215978                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      51269648                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66932649                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32186522                       # number of integer regfile writes
system.cpu3.ipc                              0.179539                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179539                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639556      3.04%      3.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32994819     61.08%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14676747     27.17%     91.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4705681      8.71%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54016948                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     928416                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017187                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 144444     15.56%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                686978     73.99%     89.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96992     10.45%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              53305794                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346009960                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     51239933                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         91248287                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  62400476                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54016948                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4930557                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23916187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            71012                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2470954                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16412748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236976662                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.227942                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658519                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          202038808     85.26%     85.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23050840      9.73%     94.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7435977      3.14%     98.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2651466      1.12%     99.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1276615      0.54%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             232947      0.10%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             190882      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              69747      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              29380      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236976662                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.227683                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         10795837                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2091697                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18362178                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7580885                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    232                       # number of misc regfile reads
system.cpu3.numCycles                       237246199                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  2270616686                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              167237174                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610249                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               4574212                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                17810710                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                799911                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6344                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89771204                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              70724467                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           45032262                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34935968                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9451352                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1838488                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             15129930                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                17422013                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89771192                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24392                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               834                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  9027101                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           833                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   299519286                       # The number of ROB reads
system.cpu3.rob.rob_writes                  138880213                       # The number of ROB writes
system.cpu3.timesIdled                          15415                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11569973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23118505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       629589                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        48469                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     53973040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11626216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    108313675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11674685                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8542950                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3150878                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8397523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1085                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            583                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3025404                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3025366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8542950                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            82                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34686821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34686821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    942028416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               942028416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11570104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11570104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11570104                       # Request fanout histogram
system.membus.respLayer1.occupancy        62454511500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         39888377506                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    8413564059.259259                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   52131753073.875664                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3.5e+11-4e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        82000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 442022913500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118102860000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1135831148000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10842765                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10842765                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10842765                       # number of overall hits
system.cpu2.icache.overall_hits::total       10842765                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        47658                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         47658                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        47658                       # number of overall misses
system.cpu2.icache.overall_misses::total        47658                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    736169499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    736169499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    736169499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    736169499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10890423                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10890423                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10890423                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10890423                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004376                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004376                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004376                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004376                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 15446.923895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15446.923895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 15446.923895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15446.923895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1748                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   134.461538                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        39837                       # number of writebacks
system.cpu2.icache.writebacks::total            39837                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7789                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7789                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7789                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7789                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        39869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        39869                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        39869                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        39869                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    638461999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    638461999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    638461999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    638461999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003661                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003661                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003661                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003661                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 16013.995811                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 16013.995811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 16013.995811                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 16013.995811                       # average overall mshr miss latency
system.cpu2.icache.replacements                 39837                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10842765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10842765                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        47658                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        47658                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    736169499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    736169499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10890423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10890423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004376                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004376                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 15446.923895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15446.923895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7789                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7789                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        39869                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        39869                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    638461999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    638461999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 16013.995811                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 16013.995811                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.091855                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10774910                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            39837                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           270.474935                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        363586500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.091855                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.971620                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.971620                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         21820715                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        21820715                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13534363                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13534363                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13534363                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13534363                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2602955                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2602955                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2602955                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2602955                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 337821464917                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 337821464917                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 337821464917                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 337821464917                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16137318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16137318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16137318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16137318                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.161300                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.161300                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.161300                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.161300                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129783.828348                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129783.828348                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129783.828348                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129783.828348                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2475862                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       398801                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            40003                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4921                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.891908                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    81.040642                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1010665                       # number of writebacks
system.cpu2.dcache.writebacks::total          1010665                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1999500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1999500                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1999500                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1999500                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       603455                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       603455                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       603455                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       603455                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69574349625                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69574349625                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69574349625                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69574349625                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037395                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037395                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037395                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037395                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 115293.351824                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 115293.351824                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 115293.351824                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 115293.351824                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1010665                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10961130                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10961130                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1523624                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1523624                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 157338006000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 157338006000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12484754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12484754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.122039                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.122039                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103265.639029                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103265.639029                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1228765                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1228765                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       294859                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       294859                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30439050000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30439050000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023618                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103232.562004                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103232.562004                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2573233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2573233                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1079331                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1079331                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 180483458917                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 180483458917                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652564                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.295500                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.295500                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 167217.896009                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 167217.896009                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       770735                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       770735                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       308596                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       308596                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39135299625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39135299625                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084487                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084487                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126817.261484                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126817.261484                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          354                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          155                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      3994500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      3994500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.304519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.304519                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25770.967742                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25770.967742                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           50                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       462500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.098232                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.098232                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          167                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1298500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1298500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.460055                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.460055                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7775.449102                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7775.449102                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1163500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1163500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7051.515152                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7051.515152                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       412000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       412000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       382000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400530                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400530                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419131                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44137969500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44137969500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819661                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511347                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511347                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105308.291441                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105308.291441                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419131                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43718838500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43718838500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511347                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511347                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104308.291441                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104308.291441                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.707645                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14957955                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1022358                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.630839                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        363598000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.707645                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.865864                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.865864                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34938088                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34938088                       # Number of data accesses
system.cpu3.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8936538440.944881                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   53721484130.425621                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          123     96.85%     96.85% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     97.64% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3.5e+11-4e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 442022712500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118993626000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1134940382000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12382232                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12382232                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12382232                       # number of overall hits
system.cpu3.icache.overall_hits::total       12382232                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        32455                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         32455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        32455                       # number of overall misses
system.cpu3.icache.overall_misses::total        32455                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    551868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    551868000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    551868000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    551868000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12414687                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12414687                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12414687                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12414687                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002614                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002614                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002614                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002614                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 17004.097982                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 17004.097982                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 17004.097982                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 17004.097982                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          961                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.062500                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        27172                       # number of writebacks
system.cpu3.icache.writebacks::total            27172                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         5251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         5251                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         5251                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         5251                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        27204                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        27204                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        27204                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        27204                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    475608500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    475608500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    475608500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    475608500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002191                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002191                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 17483.035583                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17483.035583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 17483.035583                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17483.035583                       # average overall mshr miss latency
system.cpu3.icache.replacements                 27172                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12382232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12382232                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        32455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        32455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    551868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    551868000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12414687                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12414687                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 17004.097982                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 17004.097982                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         5251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         5251                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        27204                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        27204                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    475608500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    475608500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 17483.035583                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17483.035583                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.990500                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12307622                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            27172                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           452.952377                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        370663500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.990500                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999703                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999703                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24856578                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24856578                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13999674                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13999674                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13999674                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13999674                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2646413                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2646413                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2646413                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2646413                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 345498317560                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 345498317560                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 345498317560                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 345498317560                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16646087                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16646087                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16646087                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16646087                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158981                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158981                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158981                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158981                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 130553.438772                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 130553.438772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 130553.438772                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 130553.438772                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2619465                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       549741                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44340                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6755                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.076793                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    81.382828                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1021860                       # number of writebacks
system.cpu3.dcache.writebacks::total          1021860                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2035462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2035462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2035462                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2035462                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       610951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       610951                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       610951                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       610951                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70624314873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70624314873                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70624314873                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70624314873                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036702                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036702                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036702                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036702                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115597.347206                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115597.347206                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115597.347206                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115597.347206                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1021860                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11348137                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11348137                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1558505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1558505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 157785332500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 157785332500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12906642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12906642                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120752                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120752                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 101241.466983                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 101241.466983                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1260257                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1260257                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       298248                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       298248                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30630470500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30630470500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023108                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102701.344183                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102701.344183                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2651537                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2651537                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1087908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1087908                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 187712985060                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 187712985060                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3739445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3739445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.290928                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.290928                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 172544.907345                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 172544.907345                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775205                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775205                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       312703                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       312703                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39993844373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39993844373                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083623                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083623                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127897.219960                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127897.219960                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          357                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          166                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      3908000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3908000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          523                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.317400                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.317400                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23542.168675                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23542.168675                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          121                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          121                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           45                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.086042                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.086042                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8722.222222                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8722.222222                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          207                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1403500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1403500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.463731                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.463731                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7840.782123                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7840.782123                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1248500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1248500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.455959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.455959                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7093.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7093.750000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       322000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       322000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       301000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396769                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396769                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422871                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  43937503000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  43937503000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819640                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515923                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515923                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 103902.852170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 103902.852170                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422871                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  43514632000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  43514632000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515923                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515923                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 102902.852170                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 102902.852170                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.515514                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15430924                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1033554                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.929964                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        370675000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.515514                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.922360                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.922360                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         35966854                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        35966854                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1108373708.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3277616127.903892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       235000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11470779000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1240633523500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13300484500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    143121824                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       143121824                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    143121824                       # number of overall hits
system.cpu0.icache.overall_hits::total      143121824                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28632855                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28632855                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28632855                       # number of overall misses
system.cpu0.icache.overall_misses::total     28632855                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 755224252999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 755224252999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 755224252999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 755224252999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171754679                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171754679                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171754679                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171754679                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.166708                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.166708                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.166708                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.166708                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26376.142128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26376.142128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26376.142128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26376.142128                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2160                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.956522                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     27003600                       # number of writebacks
system.cpu0.icache.writebacks::total         27003600                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1629221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1629221                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1629221                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1629221                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     27003634                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     27003634                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     27003634                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     27003634                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 712355306500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 712355306500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 712355306500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 712355306500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.157222                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.157222                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.157222                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.157222                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 26379.979321                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26379.979321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 26379.979321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26379.979321                       # average overall mshr miss latency
system.cpu0.icache.replacements              27003600                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    143121824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      143121824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28632855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28632855                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 755224252999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 755224252999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171754679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171754679                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.166708                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.166708                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26376.142128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26376.142128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1629221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1629221                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     27003634                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     27003634                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 712355306500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 712355306500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.157222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.157222                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 26379.979321                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26379.979321                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          170125252                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         27003600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.300095                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        370512990                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       370512990                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    349770972                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       349770972                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    349770972                       # number of overall hits
system.cpu0.dcache.overall_hits::total      349770972                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35321520                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35321520                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35321520                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35321520                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1044458379851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1044458379851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1044458379851                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1044458379851                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    385092492                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    385092492                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    385092492                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    385092492                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091722                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091722                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091722                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091722                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29570.029258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29570.029258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29570.029258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29570.029258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3992695                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       216137                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            69810                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2789                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.193740                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.496235                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     23983769                       # number of writebacks
system.cpu0.dcache.writebacks::total         23983769                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11745322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11745322                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11745322                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11745322                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     23576198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     23576198                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     23576198                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     23576198                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 564540766573                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 564540766573                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 564540766573                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 564540766573                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.061222                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061222                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.061222                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061222                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23945.369248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23945.369248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23945.369248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23945.369248                       # average overall mshr miss latency
system.cpu0.dcache.replacements              23983769                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    245457557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      245457557                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     29876689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     29876689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 759627182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 759627182000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    275334246                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    275334246                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.108511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.108511                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25425.413840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25425.413840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9492466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9492466                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     20384223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     20384223                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 472718036500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 472718036500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074034                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23190.387806                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23190.387806                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104313415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104313415                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5444831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5444831                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 284831197851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 284831197851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109758246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109758246                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049607                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52312.220132                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52312.220132                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2252856                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2252856                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3191975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3191975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  91822730073                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  91822730073                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029082                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029082                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28766.744750                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28766.744750                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1349                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10184500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.438557                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438557                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7549.666420                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7549.666420                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1317                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1317                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1665000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010403                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52031.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2776                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2776                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1242500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1242500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2963                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.063112                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.063112                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6644.385027                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6644.385027                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          186                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1057500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1057500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.062774                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.062774                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5685.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5685.483871                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402486                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402486                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417407                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417407                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44784394500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44784394500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819893                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819893                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.509099                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.509099                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107291.910533                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107291.910533                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417407                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417407                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44366987500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44366987500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.509099                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.509099                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106291.910533                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106291.910533                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972747                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          374171400                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         23993314                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.594819                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972747                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999148                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        795830194                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       795830194                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            21700668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20462932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               35567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               96139                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               38365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               99883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               25654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              105465                       # number of demand (read+write) hits
system.l2.demand_hits::total                 42564673                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           21700668                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20462932                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              35567                       # number of overall hits
system.l2.overall_hits::.cpu1.data              96139                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              38365                       # number of overall hits
system.l2.overall_hits::.cpu2.data              99883                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              25654                       # number of overall hits
system.l2.overall_hits::.cpu3.data             105465                       # number of overall hits
system.l2.overall_hits::total                42564673                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           5302965                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3520622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            914021                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1504                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            910806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            916305                       # number of demand (read+write) misses
system.l2.demand_misses::total               11569271                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          5302965                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3520622                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1498                       # number of overall misses
system.l2.overall_misses::.cpu1.data           914021                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1504                       # number of overall misses
system.l2.overall_misses::.cpu2.data           910806                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1550                       # number of overall misses
system.l2.overall_misses::.cpu3.data           916305                       # number of overall misses
system.l2.overall_misses::total              11569271                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 441875992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 348427867500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    138419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 109965824499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    138992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110177412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    143098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110966819000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1121834424999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 441875992500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 348427867500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    138419500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 109965824499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    138992000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110177412000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    143098000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110966819000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1121834424999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        27003633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        23983554                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1010160                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           39869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1010689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           27204                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1021770                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             54133944                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       27003633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       23983554                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1010160                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          39869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1010689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          27204                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1021770                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            54133944                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.196380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.040415                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.037724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.901173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.056977                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.896782                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.196380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.040415                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.037724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.901173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.056977                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.896782                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83326.213260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98967.701588                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92402.870494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120309.954037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92414.893617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120966.936977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92321.290323                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121102.492074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96966.734118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83326.213260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98967.701588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92402.870494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120309.954037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92414.893617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120966.936977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92321.290323                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121102.492074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96966.734118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3150878                       # number of writebacks
system.l2.writebacks::total                   3150878                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            206                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            233                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 950                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           206                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           233                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                950                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      5302949                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3520593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1292                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       913941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       910731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       916262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11568321                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      5302949                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3520593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1292                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       913941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       910731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       916262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11568321                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 388845694502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 313219571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    111044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 100820069500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    109121000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101064712500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    113983501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101801169502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1006085366005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 388845694502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 313219571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    111044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 100820069500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    109121000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101064712500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    113983501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101801169502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1006085366005                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.196379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.146792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.034858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.904749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.031002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.048412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.896740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.196379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.146792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.034858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.904749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.031002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.048412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.896740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213698                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73326.312303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88967.844764                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85947.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110313.542669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88285.598706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110970.981003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86547.836750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111104.869024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86969.004923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73326.312303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88967.844764                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85947.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110313.542669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88285.598706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110970.981003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86547.836750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111104.869024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86969.004923                       # average overall mshr miss latency
system.l2.replacements                       23211647                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7312929                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7312929                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7312929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7312929                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46559962                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46559962                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46559962                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46559962                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              22                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   87                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            42                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              178                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.656250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.513514                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.371429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.404762                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.511236                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6452.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2978.021978                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           42                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       847000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       385000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       261500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       347000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1840500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.656250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.513514                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.371429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.404762                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.511236                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20263.157895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20115.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20411.764706                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20225.274725                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               84                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            117                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.718750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.827586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.611111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.717949                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           84                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       304500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       463000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       482500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       438499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1688499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.718750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.827586                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.611111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.717949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20300                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20130.434783                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20104.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19931.772727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20101.178571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2616734                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            37380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            40621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            46948                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2741683                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         994231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         678041                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         675829                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         677269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3025370                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 101633304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81046035499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81026877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81609679000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  345315895499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3610965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       715421                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       716450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       724217                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5767053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.275337                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.947751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.943302                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.935174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524595                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102223.028652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119529.697318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119892.571938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120498.175762                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114140.054109                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       994231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       678041                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       675829                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       677269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3025370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  91690994000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74265625499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74268587000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74836988501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 315062195000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.275337                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.947751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.943302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.935174                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524595                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 92223.028652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109529.697318                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109892.571938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110498.175025                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104140.053944                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      21700668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         35567                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         38365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         25654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21800254                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      5302965                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1504                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5307517                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 441875992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    138419500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    138992000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    143098000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 442296502000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     27003633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        39869                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        27204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       27107771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.196380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.040415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.037724                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.056977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83326.213260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92402.870494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92414.893617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92321.290323                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83333.977451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          268                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          233                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           723                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      5302949                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1292                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1236                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5306794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 388845694502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    111044000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    109121000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    113983501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 389179843003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.196379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.034858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.031002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.048412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.195767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73326.312303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85947.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88285.598706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86547.836750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73336.150415                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     17846198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        58759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        59262                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        58517                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18022736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2526391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       235980                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       234977                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3236384                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 246794563500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  28919789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29150535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29357140000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 334222027500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     20372589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       294739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       294239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       297553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      21259120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.124009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.800641                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.798592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.803339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152235                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97686.606507                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 122551.864565                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 124056.971533                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122814.722469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103270.201404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           80                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           75                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          227                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2526362                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       235900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       234902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       238993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3236157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 221528577500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  26554444001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26796125500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26964181001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 301843328002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.124008                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.800369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.798337                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.803195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87686.791323                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 112566.528194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114073.637091                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112824.145481                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93272.152124                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           31                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           17                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              82                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            87                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.861111                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.942529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           31                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           17                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           82                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       603500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       329500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       354000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       315000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1602000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.861111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.942529                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19467.741935                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19382.352941                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19536.585366                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999924                       # Cycle average of tags in use
system.l2.tags.total_refs                   107985114                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23211652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.652194                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.476572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.412332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.941170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.066263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.253851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.051320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.349181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.096240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.352995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.648071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.100193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.233456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.005456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.005516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 887269452                       # Number of tag accesses
system.l2.tags.data_accesses                887269452                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     339388672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     225317696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         82688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58492224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         79104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58286784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      58640768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          740372224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    339388672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        82688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        79104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     339634752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    201656192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       201656192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        5302948                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3520589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         913941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         910731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         916262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11568316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3150878                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3150878                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        270659117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        179688640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            65943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         46646972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst            63085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         46483135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            67219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         46765434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             590439544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    270659117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        65943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        63085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        67219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        270855364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      160818824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            160818824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      160818824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       270659117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       179688640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           65943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        46646972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           63085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        46483135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           67219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        46765434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            751258368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2957621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   5302948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3320609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    909039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    905492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    909569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007001460250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23875076                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2783510                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11568316                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3150878                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11568316                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3150878                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 216814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                193257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            338521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            224450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            213700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            465119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4447542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1652605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            250702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            249116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            367342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           282025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           277739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           223325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           224512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1652949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            190355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            170915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            158217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            165601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            170663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            182694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            194203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            193601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            203478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           223610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           223091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           170446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           172689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           207850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 315226790250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                56757510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            528067452750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27769.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46519.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5418781                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1578697                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11568316                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3150878                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7835115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1761582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  827011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  441023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  115546                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   68175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   75385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   67078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   51625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1948                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 126393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 189689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 203846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 203566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 208774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 201916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 200867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 193033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 185273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 181805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 182186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7311607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.250119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    91.265482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   162.128862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4930576     67.43%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1801489     24.64%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125178      1.71%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59500      0.81%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        48363      0.66%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       215220      2.94%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29333      0.40%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        20361      0.28%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        81587      1.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7311607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      61.903215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    341.412515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183374    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183375                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.128721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.120438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.541765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172597     94.12%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              825      0.45%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7766      4.24%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1667      0.91%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              394      0.21%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               94      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              726496128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13876096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189286208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               740372224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            201656192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       150.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    590.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    160.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1253933975500                       # Total gap between requests
system.mem_ctrls.avgGap                      85190.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    339388672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    212518976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        82688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58178496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        79104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     57951488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        84288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58212416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189286208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 270659117.493206977844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 169481786.636414438486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 65942.864195768736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 46396776.567846298218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 63084.659555704464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 46215739.927519373596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 67218.848410083156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 46423827.433189764619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 150953883.372146308422                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      5302948                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3520589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       913941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       910731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       916262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3150878                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 169884259000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 168381392750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     56745250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62779884250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     56995000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63160271000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     58560500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63689345000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30329163392000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32035.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47827.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43920.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68691.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46112.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69351.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44465.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69509.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9625622.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15940721160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8472663870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         24931166400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8129779380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98984084160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     500278820370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60223231680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       716960467020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.768899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 151842750000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41871440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1060219818000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36264245640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19274877105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         56118557880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7308850860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98984084160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     548115710700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19939534560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       786005860905                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.831919                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46506585750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41871440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1165555982250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8732131946.153847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53106163561.445190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 442022747500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118756855000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1135177153000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13625316                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13625316                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13625316                       # number of overall hits
system.cpu1.icache.overall_hits::total       13625316                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        42628                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42628                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        42628                       # number of overall misses
system.cpu1.icache.overall_misses::total        42628                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    683611999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    683611999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    683611999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    683611999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13667944                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13667944                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13667944                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13667944                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003119                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003119                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003119                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003119                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16036.689476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16036.689476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16036.689476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16036.689476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          548                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.153846                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37033                       # number of writebacks
system.cpu1.icache.writebacks::total            37033                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5563                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5563                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5563                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5563                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37065                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37065                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37065                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    602903499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    602903499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    602903499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    602903499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002712                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002712                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002712                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002712                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16266.113557                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16266.113557                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16266.113557                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16266.113557                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37033                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13625316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13625316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        42628                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42628                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    683611999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    683611999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13667944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13667944                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003119                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003119                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16036.689476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16036.689476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5563                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5563                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37065                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    602903499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    602903499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16266.113557                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16266.113557                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.902858                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           13552356                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37033                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           365.953501                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356236500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.902858                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996964                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996964                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27372953                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27372953                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13568120                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13568120                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13568120                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13568120                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2579516                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2579516                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2579516                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2579516                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 328363583149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 328363583149                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 328363583149                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 328363583149                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16147636                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16147636                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16147636                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16147636                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159746                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159746                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159746                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159746                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 127296.587092                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 127296.587092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 127296.587092                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 127296.587092                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2475823                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       268448                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            40709                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3279                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.817583                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.868862                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1010045                       # number of writebacks
system.cpu1.dcache.writebacks::total          1010045                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1975729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1975729                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1975729                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1975729                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       603787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       603787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       603787                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       603787                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69022238531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69022238531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69022238531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69022238531                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037392                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037392                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037392                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037392                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114315.542619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114315.542619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114315.542619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114315.542619                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1010045                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10983590                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10983590                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1499119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1499119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 152696435000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 152696435000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12482709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12482709                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120096                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120096                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101857.447608                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101857.447608                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1203743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1203743                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       295376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       295376                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30208101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30208101000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023663                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 102269.991469                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102269.991469                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2584530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2584530                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1080397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1080397                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 175667148149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 175667148149                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664927                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664927                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294794                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294794                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 162594.998088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 162594.998088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       771986                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       771986                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       308411                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       308411                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38814137531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38814137531                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084152                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125851.988194                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125851.988194                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          340                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5102000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5102000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          504                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325397                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31109.756098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31109.756098                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          116                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       564500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       564500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 11760.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11760.416667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1330500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1330500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          360                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.455556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.455556                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8112.804878                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8112.804878                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1189500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1189500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.452778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.452778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7297.546012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7297.546012                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       366500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       366500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       344500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       344500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       402386                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         402386                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417260                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417260                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44423426000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44423426000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819646                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509073                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106464.616786                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106464.616786                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417260                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417260                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44006166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44006166000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509073                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105464.616786                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105464.616786                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.411009                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14992084                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1020823                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.686272                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356248000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.411009                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.919094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.919094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34957143                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34957143                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1253934008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          48369586                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10463807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46821024                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20060769                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1168                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           616                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1784                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5808186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5808186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      27107771                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     21261818                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           87                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           87                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     81010865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     71961263                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       111163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3041546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       119575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3044239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        81580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3077767                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             162447998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3456462848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3069908352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4742272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129292480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      5101184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129366208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3480064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    130791936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6929145344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        23257041                       # Total snoops (count)
system.tol2bus.snoopTraffic                 204466112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77391368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.162353                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389379                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65248163     84.31%     84.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11889775     15.36%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 100134      0.13%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 138483      0.18%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14809      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77391368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       108290804971                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1534567887                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          59978588                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1551316033                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          40955652                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       35996229445                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       40506087218                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1532308289                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55756133                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1364200127500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 445028                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747752                       # Number of bytes of host memory used
host_op_rate                                   446926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2584.66                       # Real time elapsed on the host
host_tick_rate                               42661670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1150248051                       # Number of instructions simulated
sim_ops                                    1155152748                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110266                       # Number of seconds simulated
sim_ticks                                110266119500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.032679                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               10146892                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            11794230                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1255046                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         17824003                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1175646                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1403292                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          227646                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22878862                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5798                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3633                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1027228                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8958856                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1088837                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         892905                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       33790338                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            37866220                       # Number of instructions committed
system.cpu0.commit.committedOps              38308804                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    209408880                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.182938                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.830106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    192803862     92.07%     92.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      8524503      4.07%     96.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2923707      1.40%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2377494      1.14%     98.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       759674      0.36%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       614159      0.29%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       232290      0.11%     99.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        84354      0.04%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1088837      0.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    209408880                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1031                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1039950                       # Number of function calls committed.
system.cpu0.commit.int_insts                 36553131                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8191370                       # Number of loads committed
system.cpu0.commit.membars                     664460                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       664767      1.74%      1.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        28116641     73.39%     75.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28087      0.07%     75.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           69932      0.18%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            32      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           130      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           375      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          147      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        8194771     21.39%     96.78% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1233575      3.22%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          232      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         38308804                       # Class of committed instruction
system.cpu0.commit.refs                       9428644                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   37866220                       # Number of Instructions Simulated
system.cpu0.committedOps                     38308804                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.785413                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.785413                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            161648977                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               228298                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7831081                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              77628962                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                15168179                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 35029360                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1028303                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               133475                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1627549                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22878862                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13006511                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    195064933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               169385                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      92231474                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 126                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          727                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2512472                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.104435                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          18180306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          11322538                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.421010                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         214502368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.443306                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.952158                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               159129814     74.19%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31074646     14.49%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17554178      8.18%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2770475      1.29%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1027794      0.48%     98.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1678139      0.78%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  780828      0.36%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  483077      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3417      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           214502368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      981                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     683                       # number of floating regfile writes
system.cpu0.idleCycles                        4569348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1053966                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12967591                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.263151                       # Inst execution rate
system.cpu0.iew.exec_refs                    13755142                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1515270                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               46531120                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15022183                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            434247                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           971435                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2074476                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           72057690                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             12239872                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           692236                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             57649048                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                448360                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3858888                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1028303                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4656962                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        94797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           28365                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1882                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6830813                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       837202                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           452                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       469210                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        584756                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 44744066                       # num instructions consuming a value
system.cpu0.iew.wb_count                     56684918                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.720309                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32229536                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.258751                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      56734071                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                75944411                       # number of integer regfile reads
system.cpu0.int_regfile_writes               42718666                       # number of integer regfile writes
system.cpu0.ipc                              0.172849                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.172849                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           665619      1.14%      1.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             43594146     74.72%     75.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28191      0.05%     75.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                70234      0.12%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 32      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                130      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                397      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                36      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               147      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     76.03% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12465037     21.37%     97.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1516950      2.60%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            281      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              58341283                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1138                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               2244                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1076                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1285                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     122610                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002102                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  74129     60.46%     60.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.01%     60.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     11      0.01%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     60.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 41443     33.80%     94.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 6979      5.69%     99.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57797136                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         331326521                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     56683842                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        105805694                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  70603134                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 58341283                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1454556                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       33748889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            21220                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        561651                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21470660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    214502368                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.271984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.734088                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          179339470     83.61%     83.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           20324494      9.48%     93.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            9724885      4.53%     97.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3018664      1.41%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1455696      0.68%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             298890      0.14%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             226418      0.11%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              75523      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38328      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      214502368                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.266311                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1188514                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          615957                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15022183                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2074476                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1914                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   733                       # number of misc regfile writes
system.cpu0.numCycles                       219071716                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1460593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               56018898                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             28197180                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3031004                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                16284016                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3026518                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                82735                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            100850944                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              74638069                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           55482061                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 34993366                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                898253                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1028303                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7401429                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                27284886                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1099                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       100849845                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      98776356                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            482852                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7913813                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        481953                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   280410397                       # The number of ROB reads
system.cpu0.rob.rob_writes                  149305736                       # The number of ROB writes
system.cpu0.timesIdled                         166356                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  735                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.381060                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9688011                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10961637                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1174896                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         16749458                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1145275                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1205987                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           60712                       # Number of indirect misses.
system.cpu1.branchPred.lookups               21208517                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1302                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           956                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           969029                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7993900                       # Number of branches committed
system.cpu1.commit.bw_lim_events               961726                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         855829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       31149542                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32815474                       # Number of instructions committed
system.cpu1.commit.committedOps              33242538                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    186823424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.177936                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817937                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    172318171     92.24%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7504331      4.02%     96.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2575831      1.38%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2028331      1.09%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       659892      0.35%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       551078      0.29%     99.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       155662      0.08%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68402      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       961726      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    186823424                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              829036                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31592210                       # Number of committed integer instructions.
system.cpu1.commit.loads                      7053460                       # Number of loads committed
system.cpu1.commit.membars                     640557                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       640557      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24780708     74.55%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7054416     21.22%     97.69% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        766709      2.31%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33242538                       # Class of committed instruction
system.cpu1.commit.refs                       7821125                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32815474                       # Number of Instructions Simulated
system.cpu1.committedOps                     33242538                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.853867                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.853867                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            147063685                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               206134                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7191602                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              70396613                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10735704                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31288549                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                969537                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13407                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1496843                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   21208517                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 12096693                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    177384473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               166903                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      84637061                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2350808                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.110405                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12994418                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10833286                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.440594                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191554318                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.455405                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.960061                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               140727112     73.47%     73.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28510818     14.88%     88.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16162406      8.44%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2462184      1.29%     98.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  921440      0.48%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1664094      0.87%     99.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  737866      0.39%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  367996      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     402      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191554318                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         543101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              991741                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11534213                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.263165                       # Inst execution rate
system.cpu1.iew.exec_refs                    11522013                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    842047                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               45420578                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13408894                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            388634                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1391482                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1340843                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64354856                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10679966                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           592646                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             50553307                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                438526                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3237225                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                969537                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4014240                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        73500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             188                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6355434                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       573178                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            39                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       468185                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        523556                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40320013                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49728555                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.712480                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28727222                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.258872                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49770418                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                66839946                       # number of integer regfile reads
system.cpu1.int_regfile_writes               37711506                       # number of integer regfile writes
system.cpu1.ipc                              0.170827                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170827                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           641036      1.25%      1.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38793041     75.85%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  87      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     77.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10869340     21.25%     98.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             842353      1.65%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51145953                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      76229                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.001490                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  60485     79.35%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     79.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 15704     20.60%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   40      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50581146                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         293929533                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49728555                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         95467209                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  62952580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51145953                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1402276                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       31112318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued             7080                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        546447                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     20474334                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191554318                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.267005                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.727144                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          160847772     83.97%     83.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17569092      9.17%     93.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8573010      4.48%     97.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2708569      1.41%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1352355      0.71%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             251853      0.13%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156302      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              64283      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31082      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191554318                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.266250                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1139255                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          589441                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13408894                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1340843                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    479                       # number of misc regfile reads
system.cpu1.numCycles                       192097419                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    28321996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               54021304                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24469820                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2926988                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11791187                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2672623                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                85135                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             91109917                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              67228155                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           49984286                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31221337                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                805509                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                969537                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6814471                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25514466                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        91109917                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      86736482                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            419908                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  7465241                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        419898                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   250251308                       # The number of ROB reads
system.cpu1.rob.rob_writes                  133529758                       # The number of ROB writes
system.cpu1.timesIdled                           5126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.734030                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9241024                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10298238                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1216870                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         16650771                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            959324                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        1014767                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           55443                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20865579                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1268                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           984                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1010805                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7789096                       # Number of branches committed
system.cpu2.commit.bw_lim_events               966991                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         825303                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30217456                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            31973038                       # Number of instructions committed
system.cpu2.commit.committedOps              32384799                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    177555467                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182393                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.828869                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    163382775     92.02%     92.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7361737      4.15%     96.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2546086      1.43%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1986115      1.12%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       595002      0.34%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       515560      0.29%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       129598      0.07%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        71603      0.04%     99.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       966991      0.54%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    177555467                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              781944                       # Number of function calls committed.
system.cpu2.commit.int_insts                 30756512                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6861014                       # Number of loads committed
system.cpu2.commit.membars                     617584                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       617584      1.91%      1.91% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24147068     74.56%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6861998     21.19%     97.66% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        757997      2.34%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         32384799                       # Class of committed instruction
system.cpu2.commit.refs                       7619995                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   31973038                       # Number of Instructions Simulated
system.cpu2.committedOps                     32384799                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.715743                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.715743                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            138268341                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               206337                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6985928                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              68549440                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                10556452                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 30937172                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1011345                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                14450                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1438956                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20865579                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11038493                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    169003765                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               111591                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      81938422                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                2434820                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.114176                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11991091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          10200348                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.448364                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         182212266                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.469749                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.005510                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               134078857     73.58%     73.58% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                26072842     14.31%     87.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15756538      8.65%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 2290232      1.26%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  923945      0.51%     98.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1485038      0.82%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1217588      0.67%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  386818      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     408      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           182212266                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         537391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1032644                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11286259                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.269735                       # Inst execution rate
system.cpu2.iew.exec_refs                    11191301                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    838201                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               44827665                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             13013155                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            379374                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1107658                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1354150                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           62566297                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10353100                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           626715                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             49293913                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                435380                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3256873                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1011345                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              4022927                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        67622                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             169                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      6152141                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       595169                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       512504                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        520140                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 38725892                       # num instructions consuming a value
system.cpu2.iew.wb_count                     48425763                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.716383                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 27742588                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.264984                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      48467164                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                65155032                       # number of integer regfile reads
system.cpu2.int_regfile_writes               36651476                       # number of integer regfile writes
system.cpu2.ipc                              0.174955                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174955                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           618108      1.24%      1.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             37919247     75.96%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  79      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     77.20% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10544722     21.12%     98.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838376      1.68%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              49920628                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      76932                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.001541                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  59254     77.02%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     77.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 17651     22.94%     99.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   27      0.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49379452                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         282137887                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     48425763                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         92747815                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  61221693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 49920628                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1344604                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30181498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             7433                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        519301                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     19651262                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    182212266                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.273970                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.734157                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          152127092     83.49%     83.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17346931      9.52%     93.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8320246      4.57%     97.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2601274      1.43%     99.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1312350      0.72%     99.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             266239      0.15%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             148667      0.08%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              58950      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              30517      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      182212266                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.273164                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          1127360                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          604324                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            13013155                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1354150                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    524                       # number of misc regfile reads
system.cpu2.numCycles                       182749657                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    37668656                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               53364477                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             23817411                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2769038                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11621124                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2528359                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                80738                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             88336922                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              65199615                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           48587279                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30815164                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                801048                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1011345                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6548352                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                24769868                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        88336922                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      78851804                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            473007                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7403407                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        472646                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   239187923                       # The number of ROB reads
system.cpu2.rob.rob_writes                  129879218                       # The number of ROB writes
system.cpu2.timesIdled                           5119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            90.237420                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8661612                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             9598692                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1088652                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13671525                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            839218                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         874121                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           34903                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18002360                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1494                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           993                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           932811                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7073565                       # Number of branches committed
system.cpu3.commit.bw_lim_events               960722                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         685199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       27043416                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            29111386                       # Number of instructions committed
system.cpu3.commit.committedOps              29453094                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    148781288                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.197962                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.869609                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    135932141     91.36%     91.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6718399      4.52%     95.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2296718      1.54%     97.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1827649      1.23%     98.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       509465      0.34%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       359829      0.24%     99.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        99024      0.07%     99.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        77341      0.05%     99.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       960722      0.65%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    148781288                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              640708                       # Number of function calls committed.
system.cpu3.commit.int_insts                 27928062                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6236025                       # Number of loads committed
system.cpu3.commit.membars                     512555                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       512555      1.74%      1.74% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        21979295     74.62%     76.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             68      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.37% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6237018     21.18%     97.54% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        724062      2.46%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29453094                       # Class of committed instruction
system.cpu3.commit.refs                       6961080                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   29111386                       # Number of Instructions Simulated
system.cpu3.committedOps                     29453094                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.272350                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.272350                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            112932172                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               156208                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6840706                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              61950264                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 9263419                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28496033                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                933314                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                18588                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1329867                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18002360                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10815428                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    140204338                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                81461                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      73836588                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2178310                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.117290                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11661300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9500830                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.481066                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         152954805                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.491182                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.923302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               107001805     69.96%     69.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25653445     16.77%     86.73% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15944657     10.42%     97.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2220263      1.45%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  568650      0.37%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1047337      0.68%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  217250      0.14%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  300865      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     533      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           152954805                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         530622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              955459                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10409138                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.294276                       # Inst execution rate
system.cpu3.iew.exec_refs                    10172629                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    817795                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               37927852                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11670409                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            285541                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1329824                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1308776                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           56459463                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              9354834                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           657504                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45167005                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                386825                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              3633503                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                933314                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4295470                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        62023                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             193                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5434384                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       583721                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       487672                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        467787                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 34287269                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44267109                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.730948                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25062222                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.288412                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44305343                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59611588                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33323414                       # number of integer regfile writes
system.cpu3.ipc                              0.189669                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.189669                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           513035      1.12%      1.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34962808     76.30%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  82      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     77.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             9530041     20.80%     98.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             818447      1.79%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45824509                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      96841                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.002113                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  68419     70.65%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     70.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 28414     29.34%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    8      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45408315                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         244718642                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44267109                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83465860                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  55377539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45824509                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1081924                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       27006369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            17978                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        396725                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     16703269                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    152954805                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.299595                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.771898                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          125581613     82.10%     82.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           15722605     10.28%     92.38% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7595553      4.97%     97.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2315065      1.51%     98.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1105475      0.72%     99.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             377508      0.25%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             173143      0.11%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              53439      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              30404      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      152954805                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.298559                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          1086561                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          616180                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11670409                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1308776                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    480                       # number of misc regfile reads
system.cpu3.numCycles                       153485427                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    66932601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               46396286                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             21634558                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2323428                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                10259312                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2785600                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                81531                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             79812426                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              59194763                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           43852087                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 28390593                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                827761                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                933314                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6353784                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22217529                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        79812426                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      60621516                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            301954                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6115001                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        301919                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   204314775                       # The number of ROB reads
system.cpu3.rob.rob_writes                  117187309                       # The number of ROB writes
system.cpu3.timesIdled                           4975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4745533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9202240                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1424263                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       275214                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5605086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4434769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12216829                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4709983                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4664592                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       649682                       # Transaction distribution
system.membus.trans_dist::WritebackClean           54                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3812034                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7233                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8389                       # Transaction distribution
system.membus.trans_dist::ReadExReq             60253                       # Transaction distribution
system.membus.trans_dist::ReadExResp            60143                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4664592                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13926975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13926975                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    343966144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               343966144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             5811                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4740470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4740470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4740470                       # Request fanout histogram
system.membus.respLayer1.occupancy        25384455000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             23.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13142907060                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                616                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    61137362.459547                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   140184164.004414                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          309    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    538477500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            309                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    91374674500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  18891445000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11032542                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11032542                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11032542                       # number of overall hits
system.cpu2.icache.overall_hits::total       11032542                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5951                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5951                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5951                       # number of overall misses
system.cpu2.icache.overall_misses::total         5951                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    456741000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    456741000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    456741000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    456741000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11038493                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11038493                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11038493                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11038493                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000539                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000539                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000539                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000539                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 76750.294068                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76750.294068                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 76750.294068                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76750.294068                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          241                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    26.777778                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5525                       # number of writebacks
system.cpu2.icache.writebacks::total             5525                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          426                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          426                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5525                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5525                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5525                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5525                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    426427500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    426427500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    426427500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    426427500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 77181.447964                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 77181.447964                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 77181.447964                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 77181.447964                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5525                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11032542                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11032542                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5951                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5951                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    456741000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    456741000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11038493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11038493                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000539                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000539                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 76750.294068                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76750.294068                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          426                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5525                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5525                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    426427500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    426427500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 77181.447964                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 77181.447964                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11145791                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5557                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2005.720893                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22082511                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22082511                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8341298                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8341298                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8341298                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8341298                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2169874                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2169874                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2169874                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2169874                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 174040781993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 174040781993                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 174040781993                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 174040781993                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10511172                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10511172                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10511172                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10511172                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.206435                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.206435                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.206435                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.206435                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 80207.782568                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 80207.782568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 80207.782568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 80207.782568                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5802408                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          317                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            99799                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    58.140943                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    63.400000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1431460                       # number of writebacks
system.cpu2.dcache.writebacks::total          1431460                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       731999                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       731999                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       731999                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       731999                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1437875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1437875                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1437875                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1437875                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 121779253996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 121779253996                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 121779253996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 121779253996                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.136795                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.136795                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.136795                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.136795                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84693.908717                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84693.908717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84693.908717                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84693.908717                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1431460                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      7986885                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7986885                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1972501                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1972501                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 154820707500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 154820707500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      9959386                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9959386                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.198054                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.198054                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78489.545759                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78489.545759                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       549266                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       549266                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1423235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1423235                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 120025967000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 120025967000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.142904                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142904                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84333.203582                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84333.203582                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       354413                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        354413                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       197373                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       197373                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  19220074493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  19220074493                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       551786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       551786                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.357698                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.357698                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 97379.451561                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 97379.451561                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       182733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       182733                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        14640                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        14640                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1753286996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1753286996                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.026532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026532                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119760.040710                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119760.040710                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       205603                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       205603                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          999                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          999                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     31005000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     31005000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       206602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       206602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.004835                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.004835                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 31036.036036                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31036.036036                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          147                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          852                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     21107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     21107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.004124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.004124                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24773.474178                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24773.474178                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       204184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       204184                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1979                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1979                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     35423500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     35423500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       206163                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       206163                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.009599                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.009599                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 17899.696817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17899.696817                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1964                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1964                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     33541500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     33541500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.009526                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.009526                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 17078.156823                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17078.156823                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2189500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2189500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2107500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          295                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            295                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          689                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          689                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     10427000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     10427000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          984                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          984                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.700203                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.700203                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 15133.526851                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 15133.526851                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          689                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          689                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data      9738000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total      9738000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.700203                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.700203                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 14133.526851                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 14133.526851                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.472666                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10194668                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1437756                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.090680                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.472666                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983521                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983521                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23287570                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23287570                       # Number of data accesses
system.cpu3.numPwrStateTransitions                606                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    110274860.197368                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   279515995.094406                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          304    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       131000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1193466500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            304                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    76742562000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  33523557500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10809318                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10809318                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10809318                       # number of overall hits
system.cpu3.icache.overall_hits::total       10809318                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6110                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6110                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6110                       # number of overall misses
system.cpu3.icache.overall_misses::total         6110                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    459495999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    459495999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    459495999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    459495999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10815428                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10815428                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10815428                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10815428                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000565                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000565                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000565                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000565                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 75203.927823                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75203.927823                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 75203.927823                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75203.927823                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1171                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    68.882353                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5735                       # number of writebacks
system.cpu3.icache.writebacks::total             5735                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          375                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          375                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          375                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          375                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5735                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5735                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5735                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5735                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    432299499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    432299499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    432299499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    432299499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000530                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000530                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000530                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000530                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 75379.162860                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 75379.162860                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 75379.162860                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 75379.162860                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5735                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10809318                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10809318                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6110                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6110                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    459495999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    459495999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10815428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10815428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000565                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000565                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 75203.927823                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75203.927823                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          375                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          375                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5735                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5735                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    432299499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    432299499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000530                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 75379.162860                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 75379.162860                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10916867                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5767                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1892.988902                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         21636591                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        21636591                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      7546036                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         7546036                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      7546036                       # number of overall hits
system.cpu3.dcache.overall_hits::total        7546036                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1965402                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1965402                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1965402                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1965402                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 159079282991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 159079282991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 159079282991                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 159079282991                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      9511438                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      9511438                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      9511438                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      9511438                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.206636                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.206636                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.206636                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.206636                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 80939.819432                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 80939.819432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 80939.819432                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 80939.819432                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      5044356                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         4592                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            84652                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             49                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    59.589330                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    93.714286                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1191184                       # number of writebacks
system.cpu3.dcache.writebacks::total          1191184                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       768568                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       768568                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       768568                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       768568                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1196834                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1196834                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1196834                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1196834                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 101761279994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 101761279994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 101761279994                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 101761279994                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.125831                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.125831                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.125831                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.125831                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85025.391988                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85025.391988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85025.391988                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85025.391988                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1191184                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7190662                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7190662                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1767885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1767885                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 139299452000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 139299452000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8958547                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8958547                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.197341                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.197341                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78794.408007                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78794.408007                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       585217                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       585217                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      1182668                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1182668                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  99974835500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  99974835500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.132016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.132016                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84533.305628                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84533.305628                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       355374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        355374                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       197517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       197517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  19779830991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  19779830991                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       552891                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       552891                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.357244                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.357244                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100142.423138                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100142.423138                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       183351                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       183351                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        14166                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        14166                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1786444494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1786444494                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.025622                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.025622                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126107.898772                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126107.898772                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       170682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       170682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          836                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          836                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28896000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28896000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       171518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       171518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004874                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004874                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34564.593301                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34564.593301                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          141                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          695                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          695                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.004052                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.004052                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25610.071942                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25610.071942                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       169710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       169710                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1434                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1434                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     22923500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     22923500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       171144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       171144                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.008379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.008379                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 15985.704324                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15985.704324                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1425                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1425                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     21565500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     21565500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.008326                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.008326                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 15133.684211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15133.684211                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1670000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1670000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          351                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            351                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          642                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          642                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     10778000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     10778000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          993                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          993                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.646526                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.646526                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 16788.161994                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 16788.161994                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          642                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          642                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     10136000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     10136000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.646526                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.646526                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 15788.161994                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15788.161994                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.892096                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9087402                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1197062                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.591421                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.892096                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.965378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.965378                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20907220                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20907220                       # Number of data accesses
system.cpu0.numPwrStateTransitions                118                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           59                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12378406.779661                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   26519726.859010                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           59    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       248500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    174961500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             59                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   109535793500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    730326000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12754481                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12754481                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12754481                       # number of overall hits
system.cpu0.icache.overall_hits::total       12754481                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       252030                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        252030                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       252030                       # number of overall misses
system.cpu0.icache.overall_misses::total       252030                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5736561499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5736561499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5736561499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5736561499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13006511                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13006511                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13006511                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13006511                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.019377                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.019377                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.019377                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.019377                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22761.423239                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22761.423239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22761.423239                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22761.423239                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3844                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.388889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       221671                       # number of writebacks
system.cpu0.icache.writebacks::total           221671                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        30360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        30360                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        30360                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        30360                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       221670                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       221670                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       221670                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       221670                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5027150999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5027150999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5027150999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5027150999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.017043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.017043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.017043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.017043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22678.535657                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22678.535657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22678.535657                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22678.535657                       # average overall mshr miss latency
system.cpu0.icache.replacements                221671                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12754481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12754481                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       252030                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       252030                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5736561499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5736561499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13006511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13006511                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.019377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.019377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22761.423239                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22761.423239                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        30360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        30360                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       221670                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       221670                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5027150999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5027150999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.017043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22678.535657                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22678.535657                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12976356                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           221703                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            58.530358                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         26234693                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        26234693                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10103071                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10103071                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10103071                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10103071                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2578469                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2578469                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2578469                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2578469                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 198713494956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 198713494956                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 198713494956                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 198713494956                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12681540                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12681540                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12681540                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12681540                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.203325                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.203325                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.203325                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.203325                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77066.466557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77066.466557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77066.466557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77066.466557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7374315                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           128251                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.499084                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   125.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1708657                       # number of writebacks
system.cpu0.dcache.writebacks::total          1708657                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       864150                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       864150                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       864150                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       864150                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1714319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714319                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1714319                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1714319                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 141016967127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 141016967127                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 141016967127                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 141016967127                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.135182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.135182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.135182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.135182                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82258.300309                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82258.300309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82258.300309                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82258.300309                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1708657                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9346560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9346560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2325109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2325109                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 176452887500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 176452887500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11671669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11671669                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.199210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.199210                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75890.157193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75890.157193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       641323                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       641323                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1683786                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1683786                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 138440871000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 138440871000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.144263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.144263                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82219.991733                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82219.991733                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       756511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        756511                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       253360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       253360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22260607456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22260607456                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1009871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1009871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250884                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87861.570319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87861.570319                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       222827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       222827                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        30533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        30533                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2576096127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2576096127                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030235                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030235                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84370.881571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84370.881571                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       233516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       233516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         5817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5817                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     59399500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     59399500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       239333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       239333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.024305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.024305                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10211.363246                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10211.363246                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5136                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          681                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          681                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     23711000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     23711000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002845                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 34817.914831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34817.914831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       220206                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       220206                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3548                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3548                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     82801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     82801500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       223754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223754                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015857                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015857                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23337.514092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23337.514092                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3541                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     79270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     79270500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015825                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22386.472748                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22386.472748                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       185000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       185000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       175000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3077                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     12036500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     12036500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3633                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.153042                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.153042                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21648.381295                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21648.381295                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          556                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          556                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     11480500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     11480500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.153042                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.153042                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20648.381295                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20648.381295                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965670                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12285619                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1711987                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.176234                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965670                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998927                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         28008475                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        28008475                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              194077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              343695                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              285142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1022                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              269826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              222200                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1317931                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             194077                       # number of overall hits
system.l2.overall_hits::.cpu0.data             343695                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                915                       # number of overall hits
system.l2.overall_hits::.cpu1.data             285142                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1022                       # number of overall hits
system.l2.overall_hits::.cpu2.data             269826                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1054                       # number of overall hits
system.l2.overall_hits::.cpu3.data             222200                       # number of overall hits
system.l2.overall_hits::total                 1317931                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             27594                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1357084                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1226678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1154324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            961964                       # number of demand (read+write) misses
system.l2.demand_misses::total                4741482                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            27594                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1357084                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4654                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1226678                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4503                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1154324                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4681                       # number of overall misses
system.l2.overall_misses::.cpu3.data           961964                       # number of overall misses
system.l2.overall_misses::total               4741482                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2287341000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 133881422500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    413519000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 122217364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    405096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 116081295000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    410308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  97103043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     472799389000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2287341000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 133881422500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    413519000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 122217364500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    405096000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 116081295000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    410308000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  97103043000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    472799389000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          221671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1700779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1511820                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1424150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5735                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1184164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6059413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         221671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1700779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1511820                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1424150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5735                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1184164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6059413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.124482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.797919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.835698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811392                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.815023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.810535                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.816216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.812357                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.782499                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.124482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.797919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.835698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811392                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.815023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.810535                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.816216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.812357                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.782499                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82892.694064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98653.747668                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88852.385045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99632.800539                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89961.359094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100562.142865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87653.920103                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 100942.491611                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99715.529659                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82892.694064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98653.747668                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88852.385045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99632.800539                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89961.359094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100562.142865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87653.920103                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 100942.491611                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99715.529659                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              649679                       # number of writebacks
system.l2.writebacks::total                    649679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           3633                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            635                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           3873                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            600                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           3161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               16721                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          3633                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           635                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4005                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          3873                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           600                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          3161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              16721                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        27507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1353451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1222673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1150451                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       958803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4724761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        27507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1353451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1222673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1150451                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       958803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4724761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2006935504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 120139383036                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    329285001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 109754239039                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    317914503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 104352513552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    328655001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  87333307547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 424562233183                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2006935504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 120139383036                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    329285001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 109754239039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    317914503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 104352513552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    328655001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  87333307547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 424562233183                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.124089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.795783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.721674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.683439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.807816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.711595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.809688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.124089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.795783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.721674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.683439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.807816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.711595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.809688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.779739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72960.901007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88765.225365                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81932.072904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89765.815585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84193.459481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90705.743706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80532.957853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91085.767928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89858.986133                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72960.901007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88765.225365                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81932.072904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89765.815585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84193.459481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90705.743706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80532.957853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91085.767928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89858.986133                       # average overall mshr miss latency
system.l2.replacements                        9152304                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       746979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           746979                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       746983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       746983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      4474470                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          4474470                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           54                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             54                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      4474524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      4474524                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           54                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           54                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             673                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              74                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  864                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2269                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           500                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4764                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20979000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4054000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      6685500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2358500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     34077000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          940                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1218                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          528                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.771244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.921277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.926929                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.946970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846482                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9245.923314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4681.293303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  5921.612046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         4717                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7153.022670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           29                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              84                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2240                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          854                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1097                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          489                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          4680                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     46148497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     17669998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     23247498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     10340500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     97406493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.761387                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.908511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.900657                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.926136                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.831557                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20602.007589                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20690.864169                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 21191.885141                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 21146.216769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20813.353205                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           391                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           151                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                706                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         2231                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         1442                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          941                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          558                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             5172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9049000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      5907500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      4458000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2554500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     21969000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         2622                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          995                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          668                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           5878                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.850877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.905210                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.945729                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.835329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.879891                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4056.028687                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4096.740638                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4737.513284                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4577.956989                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4247.679814                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            66                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         2210                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         1426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          926                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          544                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         5106                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     45053000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     29046000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18904498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     11450000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    104453498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.842868                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.895166                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.930653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.814371                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.868663                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20385.972851                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20368.863955                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20415.224622                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21047.794118                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20457.010967                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6147                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              193                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              232                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              339                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6911                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          13076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          13051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          13036                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               60128                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2378416000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1718895000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1697942000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1751735000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7546988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        27112                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        13269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        13283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        13375                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             67039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.773274                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.982534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.974654                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896911                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113446.983067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131454.190884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 130100.528695                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134376.725990                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125515.367217                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        13076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        13051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        13036                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          60128                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2168766000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1588135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1567432000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1621375000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6945708000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.773274                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.982534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.974654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896911                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103446.983067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121454.190884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 120100.528695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124376.725990                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115515.367217                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        194077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1022                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             197068                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        27594                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4654                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41432                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2287341000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    413519000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    405096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    410308000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3516264000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       221671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5735                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         238500                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.124482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.835698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.815023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.816216                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.173719                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82892.694064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88852.385045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89961.359094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87653.920103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84868.314346                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          635                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          727                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          600                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2049                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        27507                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4019                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3776                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2006935504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    329285001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    317914503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    328655001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2982790009                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.124089                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.721674                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.683439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.711595                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.165128                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72960.901007                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81932.072904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84193.459481                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80532.957853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75738.009014                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       337548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       284949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       269594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       221861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1113952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1336119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1213602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1141273                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       948928                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4639922                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 131503006500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 120498469500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 114383353000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  95351308000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 461736137000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1673667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1498551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1410867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      1170789                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5753874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.798318                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.809850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.808916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.810503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806400                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98421.627490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99289.939783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100224.357362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100483.185236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99513.771352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         3633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         3873                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3161                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14672                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1332486                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1209597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1137400                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       945767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4625250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 117970617036                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 108166104039                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 102785081552                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  85711932547                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 414633735174                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.796148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.807178                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.806171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.807803                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.803850                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88534.226278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89423.257530                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90368.455734                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90626.901284                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89645.691622                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        55500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        55500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    11288150                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9152368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.233358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.572733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.350808                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.808080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.283175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.596037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.245574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        3.048388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.224911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.870293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.758949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.075126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.056188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.003837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.047631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.003514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.044848                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  99491872                       # Number of tag accesses
system.l2.tags.data_accesses                 99491872                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1760448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      86619264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        257216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      78251008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        241664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      73628864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        261184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      61363392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          302383040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1760448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       257216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       241664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       261184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2520512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     41579648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41579648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          27507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1353426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1222672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1150451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         958803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4724735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       649682                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             649682                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15965448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        785547405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2332684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        709655952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2191643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        667737872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2368670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        556502689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2742302362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15965448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2332684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2191643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2368670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22858445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      377084531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            377084531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      377084531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15965448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       785547405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2332684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       709655952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2191643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       667737872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2368670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       556502689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3119386894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    644357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     27507.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1333741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4019.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1212498.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1140960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    948133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000376027250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40098                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8505561                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             606252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4724735                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     649736                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4724735                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   649736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50020                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5379                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            195412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            174669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            157514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            481718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            545157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            420175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            343653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            366390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           478513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           359961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           187460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           184215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           171485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           205632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             54802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            76959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            62814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37225                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 141475154250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                23373575000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            229126060500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30263.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49013.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2434342                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  555908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4724735                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               649736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  937688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1151286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  960827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  668642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  425664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  255308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  141155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   71724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  42664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  42675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  42612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  42648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  42211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  40490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2328822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.177856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.515219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.312738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1392213     59.78%     59.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       612663     26.31%     86.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       145777      6.26%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58371      2.51%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31641      1.36%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19595      0.84%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12778      0.55%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8929      0.38%     97.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46855      2.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2328822                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.579879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.640302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    171.057579                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          20431     50.95%     50.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        11939     29.77%     80.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1806      4.50%     85.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         2178      5.43%     90.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1182      2.95%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          362      0.90%     94.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          302      0.75%     95.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          289      0.72%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          263      0.66%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          244      0.61%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          200      0.50%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          179      0.45%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          153      0.38%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          134      0.33%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           73      0.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           71      0.18%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           38      0.09%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           49      0.12%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           32      0.08%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           38      0.09%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           31      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           31      0.08%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471           25      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535           15      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           12      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           10      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40098                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.069179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.065045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.381766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            38584     96.22%     96.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              557      1.39%     97.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              719      1.79%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              186      0.46%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              299181760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3201280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41238336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               302383040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41583104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2713.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       373.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2742.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    377.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  110266015000                       # Total gap between requests
system.mem_ctrls.avgGap                      20516.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1760448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     85359424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       257216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     77599872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       241664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     73021440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       261184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     60680512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     41238336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15965448.026852890849                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 774121955.021732687950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2332683.884826472029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 703750819.851786017418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2191643.281688170973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 662229162.784675717354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2368669.553116902709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 550309671.503403186798                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 373989183.504367351532                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        27507                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1353426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4019                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1222672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1150451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4081                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       958803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       649736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    868341500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64230010750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160335500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  59154287000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    158924250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  56728009000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    157235000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  47668917500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2732568028500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31568.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47457.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39894.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48381.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42087.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     49309.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38528.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49717.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4205658.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9119529300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4847167545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16402786260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1884858480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       8704531680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      49927400100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        298063200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        91184336565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        826.947905                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    366364250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 106217635250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           7508209800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3990719535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16974678840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1478669400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       8704531680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      49819154250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        389217600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        88865181105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        805.915557                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    610890750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3682120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 105973108750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                578                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        49026050                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   103766792.258654                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          290    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    401433500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            290                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96048565000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  14217554500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     12090663                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12090663                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     12090663                       # number of overall hits
system.cpu1.icache.overall_hits::total       12090663                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6030                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6030                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6030                       # number of overall misses
system.cpu1.icache.overall_misses::total         6030                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    465824000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    465824000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    465824000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    465824000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     12096693                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12096693                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     12096693                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12096693                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000498                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000498                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77251.077944                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77251.077944                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77251.077944                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77251.077944                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          806                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.777778                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5569                       # number of writebacks
system.cpu1.icache.writebacks::total             5569                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          461                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          461                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          461                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          461                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5569                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5569                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5569                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    433621000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    433621000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    433621000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    433621000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000460                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000460                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77863.350691                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77863.350691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77863.350691                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77863.350691                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5569                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     12090663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12090663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6030                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    465824000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    465824000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     12096693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12096693                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77251.077944                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77251.077944                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          461                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5569                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    433621000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    433621000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000460                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77863.350691                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77863.350691                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12206257                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5601                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2179.299589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24198955                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24198955                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8571877                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8571877                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8571877                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8571877                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2261930                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2261930                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2261930                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2261930                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 180191479495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 180191479495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 180191479495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 180191479495                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     10833807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     10833807                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     10833807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     10833807                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.208784                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.208784                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.208784                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.208784                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79662.712593                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79662.712593                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79662.712593                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79662.712593                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6208054                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           108188                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.382094                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   188.333333                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1519294                       # number of writebacks
system.cpu1.dcache.writebacks::total          1519294                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       736565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       736565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       736565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       736565                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1525365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1525365                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1525365                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1525365                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128250329499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128250329499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128250329499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128250329499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.140797                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.140797                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.140797                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.140797                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84078.453025                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84078.453025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84078.453025                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84078.453025                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1519294                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8218144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8218144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2062791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2062791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 160751031000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 160751031000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10280935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10280935                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.200642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.200642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77928.898759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77928.898759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       551747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       551747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1511044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1511044                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 126484933500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 126484933500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.146975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.146975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83706.982391                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83706.982391                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       353733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        353733                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       199139                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       199139                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  19440448495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  19440448495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       552872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       552872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.360190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.360190                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97622.507369                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97622.507369                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       184818                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       184818                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        14321                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        14321                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1765395999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1765395999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.025903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025903                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 123273.235039                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 123273.235039                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       213330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       213330                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          860                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          860                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31094500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31094500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       214190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       214190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.004015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.004015                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36156.395349                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36156.395349                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          195                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          195                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          665                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          665                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003105                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003105                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24524.812030                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24524.812030                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       211372                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       211372                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2437                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2437                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     52532000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     52532000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       213809                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       213809                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.011398                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.011398                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 21556.011490                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21556.011490                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2425                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     50186000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     50186000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.011342                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.011342                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20695.257732                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20695.257732                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1750000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1750000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1671000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1671000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            320                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          636                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          636                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     10369000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     10369000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          956                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          956                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.665272                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.665272                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16303.459119                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16303.459119                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          636                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          636                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      9733000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      9733000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.665272                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.665272                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15303.459119                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15303.459119                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.577132                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10527702                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1525348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.901836                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.577132                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.986785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.986785                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24050844                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24050844                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 110266119500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6041910                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1396662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5342102                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8502632                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8090                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          17207                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            68385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           68385                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        238500                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5803411                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            3                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       665013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5134122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4562752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4299222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3576155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18287751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28373888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    218203840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       712832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    193991168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       707200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    182758784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    152022080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              777503872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9209133                       # Total snoops (count)
system.tol2bus.snoopTraffic                  44851200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15280055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.450354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.691166                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9637850     63.07%     63.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4860271     31.81%     94.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 386639      2.53%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 333290      2.18%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  62005      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15280055                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12197600294                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2163503751                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8654636                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1801144274                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8910732                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2577292881                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         332630721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2295097446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8676727                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
