{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554450219265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554450219274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 03:43:39 2019 " "Processing started: Fri Apr 05 03:43:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554450219274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450219274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off XGA_testpattern -c XGA_testpattern " "Command: quartus_eda --read_settings_files=off --write_settings_files=off XGA_testpattern -c XGA_testpattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450219274 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554450220605 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1554450220709 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1554450221501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554450221507 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 03:43:41 2019 " "Processing started: Fri Apr 05 03:43:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554450221507 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450221507 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450221507 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450221507 ""}
{ "Info" "0" "" "executing command line: ip-make-simscript --nativelink-mode --output-directory=XGA_testpattern_iputf_input --spd=Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/clockgen.spd " {  } {  } 0 0 "executing command line: ip-make-simscript --nativelink-mode --output-directory=XGA_testpattern_iputf_input --spd=Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/clockgen.spd " 0 0 "EDA Netlist Writer" 0 0 1554450221910 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_rtl_verilog.do" {  } { { "Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_rtl_verilog.do" "0" { Text "Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_rtl_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1554450224194 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1554450224208 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1554450224209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554450224209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 03:43:44 2019 " "Processing ended: Fri Apr 05 03:43:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554450224209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554450224209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554450224209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450224209 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1554450225945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554450225953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 03:43:45 2019 " "Processing started: Fri Apr 05 03:43:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554450225953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450225953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450225953 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): XGA_testpattern XGA_testpattern --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450225953 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_gate_verilog.do" {  } { { "Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_gate_verilog.do" "0" { Text "Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/XGA_testpattern_run_msim_gate_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1554450226454 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1554450226454 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1554450226455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554450226455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 03:43:46 2019 " "Processing ended: Fri Apr 05 03:43:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554450226455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554450226455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554450226455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450226455 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "XGA_testpattern.vo Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/ simulation " "Generated file XGA_testpattern.vo in folder \"Z:/GitHub/ECE4514/homework-7-jacoblambda/homework6/testpattern/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554450227023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554450227398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 05 03:43:47 2019 " "Processing ended: Fri Apr 05 03:43:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554450227398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554450227398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554450227398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554450227398 ""}
