{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733437719863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733437719863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec  5 14:28:39 2024 " "Processing started: Thu Dec  5 14:28:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733437719863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437719863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction-Timer -c Reaction-Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction-Timer -c Reaction-Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437719863 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733437720191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733437720191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/Debounce.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/Debounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScale-PreScaling " "Found design unit 1: PreScale-PreScaling" {  } { { "PreScale.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/PreScale.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726405 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScale " "Found entity 1: PreScale" {  } { { "PreScale.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/PreScale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file randgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RandGen-Behavioral " "Found design unit 1: RandGen-Behavioral" {  } { { "RandGen.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/RandGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726407 ""} { "Info" "ISGN_ENTITY_NAME" "1 RandGen " "Found entity 1: RandGen" {  } { { "RandGen.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/RandGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GameFSM-FSM " "Found design unit 1: GameFSM-FSM" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726408 ""} { "Info" "ISGN_ENTITY_NAME" "1 GameFSM " "Found entity 1: GameFSM" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/micha/onedrive/documents/github/ensc-252/lab3/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/micha/onedrive/documents/github/ensc-252/lab3/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-behavorial " "Found design unit 1: SegDecoder-behavorial" {  } { { "../ENSC-252/lab3/SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726410 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "../ENSC-252/lab3/SegDecoder.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/ENSC-252/lab3/SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733437726410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GameFSM " "Elaborating entity \"GameFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733437726434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_over GameFSM.vhd(31) " "Verilog HDL or VHDL warning at GameFSM.vhd(31): object \"reset_over\" assigned a value but never read" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733437726435 "|GameFSM"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "counter_p1 GameFSM.vhd(32) " "VHDL Signal Declaration warning at GameFSM.vhd(32): used explicit default value for signal \"counter_p1\" because signal was never assigned a value" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733437726435 "|GameFSM"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "counter_p2 GameFSM.vhd(32) " "VHDL Signal Declaration warning at GameFSM.vhd(32): used explicit default value for signal \"counter_p2\" because signal was never assigned a value" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1733437726435 "|GameFSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counting_p1 GameFSM.vhd(33) " "Verilog HDL or VHDL warning at GameFSM.vhd(33): object \"counting_p1\" assigned a value but never read" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counting_p2 GameFSM.vhd(33) " "Verilog HDL or VHDL warning at GameFSM.vhd(33): object \"counting_p2\" assigned a value but never read" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_game GameFSM.vhd(99) " "VHDL Process Statement warning at GameFSM.vhd(99): signal \"reset_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_game GameFSM.vhd(153) " "VHDL Process Statement warning at GameFSM.vhd(153): signal \"reset_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hex_disp GameFSM.vhd(92) " "VHDL Process Statement warning at GameFSM.vhd(92): inferring latch(es) for signal or variable \"hex_disp\", which holds its previous value in one or more paths through the process" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "time_p1 GameFSM.vhd(92) " "VHDL Process Statement warning at GameFSM.vhd(92): inferring latch(es) for signal or variable \"time_p1\", which holds its previous value in one or more paths through the process" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "time_p2 GameFSM.vhd(92) " "VHDL Process Statement warning at GameFSM.vhd(92): inferring latch(es) for signal or variable \"time_p2\", which holds its previous value in one or more paths through the process" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733437726436 "|GameFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state GameFSM.vhd(92) " "VHDL Process Statement warning at GameFSM.vhd(92): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733437726437 "|GameFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "winner_led GameFSM.vhd(92) " "VHDL Process Statement warning at GameFSM.vhd(92): inferring latch(es) for signal or variable \"winner_led\", which holds its previous value in one or more paths through the process" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733437726437 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_led\[0\] GameFSM.vhd(92) " "Inferred latch for \"winner_led\[0\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "winner_led\[1\] GameFSM.vhd(92) " "Inferred latch for \"winner_led\[1\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Winner GameFSM.vhd(92) " "Inferred latch for \"next_state.Winner\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Compare GameFSM.vhd(92) " "Inferred latch for \"next_state.Compare\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P2Game GameFSM.vhd(92) " "Inferred latch for \"next_state.P2Game\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WaitP2 GameFSM.vhd(92) " "Inferred latch for \"next_state.WaitP2\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DisplayP1 GameFSM.vhd(92) " "Inferred latch for \"next_state.DisplayP1\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.P1Game GameFSM.vhd(92) " "Inferred latch for \"next_state.P1Game\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WaitP1 GameFSM.vhd(92) " "Inferred latch for \"next_state.WaitP1\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Setup GameFSM.vhd(92) " "Inferred latch for \"next_state.Setup\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[0\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[0\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[1\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[1\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[2\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[2\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[3\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[3\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[4\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[4\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[5\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[5\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[6\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[6\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[7\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[7\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[8\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[8\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[9\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[9\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726438 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[10\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[10\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[11\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[11\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[12\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[12\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[13\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[13\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[14\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[14\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[15\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[15\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[16\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[16\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[17\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[17\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[18\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[18\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[19\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[19\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[20\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[20\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[21\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[21\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[22\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[22\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p2\[23\] GameFSM.vhd(92) " "Inferred latch for \"time_p2\[23\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[0\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[0\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[1\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[1\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[2\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[2\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[3\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[3\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[4\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[4\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[5\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[5\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[6\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[6\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[7\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[7\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[8\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[8\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[9\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[9\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[10\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[10\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[11\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[11\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[12\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[12\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[13\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[13\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[14\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[14\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[15\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[15\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[16\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[16\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[17\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[17\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[18\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[18\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[19\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[19\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726439 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[20\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[20\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[21\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[21\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[22\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[22\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "time_p1\[23\] GameFSM.vhd(92) " "Inferred latch for \"time_p1\[23\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_disp\[0\] GameFSM.vhd(92) " "Inferred latch for \"hex_disp\[0\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_disp\[1\] GameFSM.vhd(92) " "Inferred latch for \"hex_disp\[1\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_disp\[2\] GameFSM.vhd(92) " "Inferred latch for \"hex_disp\[2\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex_disp\[3\] GameFSM.vhd(92) " "Inferred latch for \"hex_disp\[3\]\" at GameFSM.vhd(92)" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437726440 "|GameFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PreScale PreScale:prescaler " "Elaborating entity \"PreScale\" for hierarchy \"PreScale:prescaler\"" {  } { { "GameFSM.vhd" "prescaler" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733437726450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RandGen RandGen:RandomGen " "Elaborating entity \"RandGen\" for hierarchy \"RandGen:RandomGen\"" {  } { { "GameFSM.vhd" "RandomGen" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733437726451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecoder SegDecoder:seg_decoder0 " "Elaborating entity \"SegDecoder\" for hierarchy \"SegDecoder:seg_decoder0\"" {  } { { "GameFSM.vhd" "seg_decoder0" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733437726452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_disp\[0\]\$latch " "Latch hex_disp\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DisplayP1 " "Ports D and ENA on the latch are fed by the same signal current_state.DisplayP1" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726743 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_disp\[1\]\$latch " "Latch hex_disp\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DisplayP1 " "Ports D and ENA on the latch are fed by the same signal current_state.DisplayP1" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726743 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_disp\[2\]\$latch " "Latch hex_disp\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DisplayP1 " "Ports D and ENA on the latch are fed by the same signal current_state.DisplayP1" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hex_disp\[3\]\$latch " "Latch hex_disp\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DisplayP1 " "Ports D and ENA on the latch are fed by the same signal current_state.DisplayP1" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.DisplayP1_438 " "Latch next_state.DisplayP1_438 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.P1Game " "Ports D and ENA on the latch are fed by the same signal current_state.P1Game" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Setup_468 " "Latch next_state.Setup_468 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.P1Game_448 " "Latch next_state.P1Game_448 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.P2Game_418 " "Latch next_state.P2Game_418 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.WaitP1_458 " "Latch next_state.WaitP1_458 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.WaitP2_428 " "Latch next_state.WaitP2_428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[1\] " "Ports D and ENA on the latch are fed by the same signal KEY\[1\]" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.Compare_408 " "Latch next_state.Compare_408 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.P2Game " "Ports D and ENA on the latch are fed by the same signal current_state.P2Game" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733437726744 ""}  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733437726744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "winner_led\[0\] VCC " "Pin \"winner_led\[0\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|winner_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "winner_led\[1\] VCC " "Pin \"winner_led\[1\]\" is stuck at VCC" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733437726755 "|GameFSM|winner_led[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733437726755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733437726808 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_Standard 24 " "Ignored 24 assignments for entity \"DE10_Standard\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_Standard -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733437726928 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "de10 24 " "Ignored 24 assignments for entity \"de10\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de10 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1733437726928 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1733437726928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733437727025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733437727025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733437727051 "|GameFSM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rand_num\[0\] " "No output dependent on input pin \"rand_num\[0\]\"" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733437727051 "|GameFSM|rand_num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rand_num\[1\] " "No output dependent on input pin \"rand_num\[1\]\"" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733437727051 "|GameFSM|rand_num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rand_num\[2\] " "No output dependent on input pin \"rand_num\[2\]\"" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733437727051 "|GameFSM|rand_num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rand_num\[3\] " "No output dependent on input pin \"rand_num\[3\]\"" {  } { { "GameFSM.vhd" "" { Text "C:/Users/micha/OneDrive/Documents/GitHub/FPGA-Reaction-Timer/GameFSM.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733437727051 "|GameFSM|rand_num[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733437727051 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733437727052 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733437727052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733437727052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733437727052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733437727065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec  5 14:28:47 2024 " "Processing ended: Thu Dec  5 14:28:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733437727065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733437727065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733437727065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733437727065 ""}
