"use strict";(self.webpackChunkverilog_learning_platform_client=self.webpackChunkverilog_learning_platform_client||[]).push([[3869],{20134:(e,i,t)=>{t.d(i,{A:()=>n});t(65043);var a=t(49367),s=t(70579);const n=e=>{let{title:i,description:t,url:n}=e;return(0,s.jsxs)(a.mg,{children:[(0,s.jsxs)("title",{children:[i," | VeriGeek"]}),(0,s.jsx)("meta",{name:"description",content:t}),(0,s.jsx)("link",{rel:"canonical",href:n})]})}},23869:(e,i,t)=>{t.r(i),t.d(i,{default:()=>N});t(65043);var a=t(35475),s=t(10737),n=t(95846),r=t(74021),l=t(19215),o=t(78994),d=t(15136),c=t(85225),p=t(81407),m=t(39509),x=t(45278),h=t(96446),g=t(85865),u=t(11906),y=t(52090),b=(t(78023),t(70579));const v=e=>{let{icon:i,color:t}=e;return(0,b.jsxs)(y.P.div,{className:"relative",whileHover:{scale:1.2},whileTap:{scale:.9},children:[i,(0,b.jsx)(y.P.div,{className:"absolute inset-0 rounded-full border-2 border-purple-300",initial:{scale:.8,opacity:0},animate:{scale:1.2,opacity:0},transition:{duration:2,repeat:1/0,ease:"easeOut"}}),(0,b.jsx)(y.P.div,{className:"absolute inset-0 rounded-full border border-purple-200",initial:{scale:.8,opacity:0},animate:{scale:1.5,opacity:0},transition:{duration:2,repeat:1/0,ease:"easeOut",delay:.5}})]})};var f=t(20134);const w={hidden:{opacity:0},visible:{opacity:1,transition:{staggerChildren:.1,when:"beforeChildren"}}},j={hidden:{y:20,opacity:0},visible:{y:0,opacity:1,transition:{duration:.5}}},N=()=>{const e=[{id:"6804e484d38b8b72116449fd",title:" Assembly Language",description:"Master assembly language programming with this comprehensive course covering everything from basic concepts to advanced optimization techniques.",image:"https://om-bhaiya-testing.s3.ap-south-1.amazonaws.com/50dc2fb1a2f45a52dc239588b10efeedadd8633399353d538b8b8fe106df151f.jpg",level:"Intermediate"},{id:"6803ae22b6cba2e7c0581d05",title:"RISC-V Processor Design",description:"Design a complete RISC-V processor from scratch with pipelining and hazard resolution",image:"https://om-bhaiya-testing.s3.ap-south-1.amazonaws.com/d492159c2ecb55f823944fb7dd698bf7928e91b2e44c4c0e2c151e10d1577d3b.png",level:"Advanced"},{id:"680473d60f5aeee456bde1ab",title:"Verilog Fundamentals",description:"Master the basics of Verilog HDL and start your journey in digital design with industry-relevant skills and knowledge for FPGA/ASIC careers",image:"https://om-bhaiya-testing.s3.ap-south-1.amazonaws.com/34bf516dc676ae457890d67b04e03068825b7a683e3d1d153129290e878aa7ee.jpeg",level:"Advanced "}],i=[{title:"RTL Design Engineer",description:"Design digital circuits using HDLs like Verilog and VHDL",skills:["Verilog/VHDL","Digital Design","Timing Analysis","Low Power Techniques"],salary:"$110,000 - $150,000",demand:"High",icon:(0,b.jsx)(s.A,{})},{title:"Verification Engineer",description:"Create and execute test plans to verify hardware designs",skills:["SystemVerilog","UVM","Assertions","Code Coverage","Functional Verification"],salary:"$115,000 - $160,000",demand:"Very High",icon:(0,b.jsx)(n.A,{})},{title:"Physical Design Engineer",description:"Transform RTL code into optimized physical layouts",skills:["Floorplanning","Placement","Routing","Timing Closure","DRC/LVS"],salary:"$120,000 - $165,000",demand:"High",icon:(0,b.jsx)(r.A,{})},{title:"FPGA Engineer",description:"Implement and optimize designs for FPGA platforms",skills:["Verilog/VHDL","FPGA Architecture","Synthesis","Timing Constraints"],salary:"$100,000 - $140,000",demand:"Steady",icon:(0,b.jsx)(l.A,{})}];return(0,b.jsxs)(b.Fragment,{children:[(0,b.jsx)(f.A,{title:"Home",description:"Learn logic, code your circuit at VeriGeek.",url:"https://www.verigeek.xyz/"}),(0,b.jsxs)(y.P.div,{className:"container page-container",initial:"hidden",animate:"visible",children:[(0,b.jsxs)(h.A,{component:y.P.div,sx:{textAlign:"center",py:8,background:"linear-gradient(to right,#8e44ad,#6a0dad)",color:"white",borderRadius:2,mb:6,position:"relative",overflow:"hidden"},children:[(0,b.jsx)("div",{style:{position:"absolute",inset:0,overflow:"hidden",opacity:.3},children:Array(30).fill(0).map(((e,i)=>(0,b.jsx)(y.P.div,{style:{position:"absolute",borderRadius:"50%",backgroundColor:"rgb(216, 180, 254)",width:5*Math.random()+2+"px",height:5*Math.random()+2+"px",left:100*Math.random()+"%",top:100*Math.random()+"%"},animate:{x:[50*(Math.random()-.5)],y:[50*(Math.random()-.5)],opacity:[.2,.8,.2]},transition:{duration:10*Math.random()+10,repeat:1/0,repeatType:"reverse",ease:"linear"}},i)))}),(0,b.jsx)(y.P.div,{style:{position:"absolute",inset:0,opacity:.2,pointerEvents:"none"},animate:{background:["radial-gradient(circle at 20% 50%, rgba(255,255,255,0.8) 0%, rgba(142,68,173,0) 70%)","radial-gradient(circle at 80% 30%, rgba(255,255,255,0.8) 0%, rgba(142,68,173,0) 70%)","radial-gradient(circle at 50% 80%, rgba(255,255,255,0.8) 0%, rgba(142,68,173,0) 70%)","radial-gradient(circle at 20% 50%, rgba(255,255,255,0.8) 0%, rgba(142,68,173,0) 70%)"]},transition:{duration:15,repeat:1/0,ease:"linear"}}),(0,b.jsxs)(y.P.div,{style:{position:"relative",zIndex:10},variants:{hidden:{opacity:0},visible:{opacity:1,transition:{staggerChildren:.2,when:"beforeChildren"}}},children:[(0,b.jsxs)(h.A,{component:y.P.div,sx:{display:"flex",justifyContent:"center",alignItems:"center",mb:2},variants:{hidden:{y:-50,opacity:0},visible:{y:0,opacity:1,transition:{type:"spring",stiffness:100,damping:10}}},children:[(0,b.jsx)(h.A,{component:y.P.img,src:"/images/BACKGROUNDLESS_LOGO.png",alt:"VeriGeek Logo",loading:"lazy",sx:{height:60,mr:2},initial:{scale:.8,rotate:-15},animate:{scale:1,rotate:0,transition:{type:"spring",stiffness:300,delay:.2}},whileHover:{rotate:[0,5,-5,0],transition:{duration:.5}}}),(0,b.jsx)(g.A,{component:y.P.h1,variant:"h2",gutterBottom:!0,fontWeight:"bold",sx:{mb:0},initial:{x:30,opacity:0},animate:{x:0,opacity:1,transition:{type:"spring",stiffness:100,delay:.3}},children:"VeriGeek"})]}),(0,b.jsx)(g.A,{component:y.P.p,variant:"h5",sx:{fontStyle:"italic",mb:3},variants:{hidden:{opacity:0,y:20},visible:{opacity:1,y:0,transition:{delay:.5,type:"spring",stiffness:50}}},children:"Empower Your Logic, Code Your Circuit!"}),(0,b.jsx)(g.A,{component:y.P.p,variant:"h5",gutterBottom:!0,sx:{maxWidth:"800px",mx:"auto",mb:4},initial:{opacity:0,y:20},animate:{opacity:1,y:0,transition:{delay:.7,type:"spring",stiffness:50}},children:"Master digital design with comprehensive Verilog modules, hands-on exercises, and industry-relevant skills"}),(0,b.jsx)(y.P.div,{initial:{opacity:0,y:30,scale:.9},animate:{opacity:1,y:0,scale:1,transition:{delay:.9,type:"spring",stiffness:200}},whileHover:{scale:1.05,transition:{duration:.3}},whileTap:{scale:.95},children:(0,b.jsxs)(u.A,{component:a.N_,to:"/modules",variant:"contained",size:"large",endIcon:(0,b.jsx)(y.P.span,{initial:{x:0},animate:{x:[0,5,0]},transition:{duration:2,repeat:1/0,repeatDelay:3},children:(0,b.jsx)(o.A,{})}),sx:{backgroundColor:"white",color:"#6a0dad","&:hover":{backgroundColor:"#f0f0f0"},position:"relative",overflow:"hidden"},children:[(0,b.jsx)(y.P.span,{style:{position:"absolute",top:0,left:0,width:"100%",height:"100%",background:"linear-gradient(to right, transparent, rgba(255,255,255,0.7), transparent)"},initial:{x:"-100%"},whileHover:{x:"100%"},transition:{duration:.8}}),"Start Learning"]})})]}),(0,b.jsx)(y.P.div,{style:{position:"absolute",bottom:0,left:0,width:"100%",height:"2px",background:"linear-gradient(to right, rgb(216, 180, 254), rgb(192, 132, 252))"},initial:{scaleX:0,originX:0},animate:{scaleX:1,transition:{duration:1.5,delay:.5,ease:[.22,1,.36,1]}}})]}),(0,b.jsxs)(y.P.div,{variants:w,children:[(0,b.jsxs)(y.P.h2,{variants:j,className:"text-3xl mb-8 text-purple-800 text-center font-bold",children:["What We Offer",(0,b.jsx)(y.P.span,{className:"block h-1 w-24 bg-purple-600 mx-auto mt-2 rounded-full",initial:{scaleX:0},animate:{scaleX:1},transition:{duration:.6,delay:.3}})]}),(0,b.jsx)("div",{className:"grid grid-cols-1 md:grid-cols-4 gap-6 mb-12",children:[{icon:(0,b.jsx)(d.A,{className:"text-6xl",style:{color:"#6a0dad"}}),title:"Industry-Relevant Modules",desc:"Comprehensive curriculum covering beginner to expert topics."},{icon:(0,b.jsx)(c.A,{className:"text-6xl",style:{color:"#6a0dad"}}),title:"Interactive Code Editor",desc:"Simulate and debug Verilog code with our browser-based editor."},{icon:(0,b.jsx)(p.A,{className:"text-6xl",style:{color:"#6a0dad"}}),title:"Expert Community",desc:"Connect with industry professionals and discuss VLSI topics."},{icon:(0,b.jsx)(m.A,{className:"text-6xl",style:{color:"#6a0dad"}}),title:"Career Resources",desc:"Gain insights into VLSI career paths and industry trends."}].map(((e,i)=>(0,b.jsxs)(y.P.div,{variants:j,whileHover:{y:-8,boxShadow:"0 15px 30px -10px rgba(106, 13, 173, 0.3)",transition:{duration:.3}},className:"p-6 h-full flex flex-col items-center text-center shadow-md rounded-md bg-white",children:[(0,b.jsx)(v,{icon:e.icon,color:"#6a0dad"}),(0,b.jsx)(y.P.h3,{className:"text-xl mb-2 font-semibold mt-4",whileHover:{color:"#6a0dad"},transition:{duration:.2},children:e.title}),(0,b.jsx)(y.P.p,{whileHover:{scale:1.02},transition:{duration:.2},children:e.desc})]},i)))})]}),(0,b.jsxs)(y.P.div,{variants:w,children:[(0,b.jsxs)(y.P.h2,{variants:j,className:"text-3xl mb-8 text-purple-800 text-center font-bold",children:["Featured Modules",(0,b.jsx)(y.P.span,{className:"block h-1 w-24 bg-purple-600 mx-auto mt-2 rounded-full",initial:{scaleX:0},animate:{scaleX:1},transition:{duration:.6,delay:.3}})]}),(0,b.jsx)("div",{className:"grid grid-cols-1 sm:grid-cols-2 md:grid-cols-3 gap-8 mb-12",children:e.map(((e,i)=>(0,b.jsx)(y.P.div,{variants:j,initial:"hidden",whileInView:"visible",viewport:{once:!0,margin:"-100px"},whileHover:{scale:1.03},transition:{type:"spring",stiffness:300},className:"h-full",children:(0,b.jsx)("div",{className:"h-full shadow-lg rounded-md overflow-hidden bg-white transition-all duration-300 hover:shadow-xl",children:(0,b.jsxs)(a.N_,{className:"block",to:`/modules/${e.id}`,children:[(0,b.jsx)(y.P.img,{className:"w-full h-48 object-cover",src:e.image,loading:"lazy",alt:e.title,whileHover:{scale:1.05},transition:{duration:.3}}),(0,b.jsxs)("div",{className:"p-5",children:[(0,b.jsxs)("div",{className:"flex justify-between items-center mb-3",children:[(0,b.jsx)("h3",{className:"text-lg font-semibold",children:e.title}),(0,b.jsx)("span",{className:"text-xs font-medium px-2 py-1 rounded-full "+("Beginner"===e.level?"bg-blue-50 text-blue-800":"Intermediate"===e.level?"bg-amber-50 text-amber-800":"bg-red-50 text-red-800"),children:e.level})]}),(0,b.jsx)("p",{className:"text-sm text-gray-600 mb-4",children:e.description}),(0,b.jsxs)(y.P.div,{whileHover:{x:5},className:"text-purple-600 hover:text-purple-800 text-sm font-medium flex items-center",children:["Learn More",(0,b.jsx)(o.A,{size:16,className:"ml-1"})]})]})]})})},e.id)))}),(0,b.jsx)(y.P.div,{className:"text-center mt-6",whileHover:{scale:1.05},whileTap:{scale:.95},children:(0,b.jsxs)(h.A,{className:"trending-papers",sx:{mt:8,py:5,px:4,borderRadius:4},children:[(0,b.jsx)(g.A,{variant:"h4",component:"h2",gutterBottom:!0,sx:{fontWeight:700},children:"Featured Books"}),(0,b.jsx)(h.A,{sx:{display:"flex",justifyContent:"center"},children:(0,b.jsx)(g.A,{variant:"body1",paragraph:!0,sx:{opacity:.8,maxWidth:"800px",mb:4,textAlign:"center"},children:'Step into the world of digital logic with "Mastering Verilog for Digital Design", your comprehensive guide to hardware description and system modeling. Whether you\'re a beginner or an intermediate learner, this book offers a clear, structured path to understanding Verilog and applying it in real-world scenarios.'})})]})})]}),(0,b.jsx)(y.P.div,{variants:w,children:(0,b.jsx)("div",{className:"container mx-auto px-4",children:(0,b.jsx)("div",{style:{display:"flex"},className:" grid grid-cols-1 sm:grid-cols-2 md:grid-cols-3 gap-8 mb-12 justify-evenly      ",children:[{id:"https://store.pothi.com/book/om-maheshwari-verilog-foundations-digital-design-essentials/",title:"Verilog Foundation: Building Digital Design from the Ground Up",description:"",image:"https://om-bhaiya-testing.s3.ap-south-1.amazonaws.com/74699aafd58c45b842bcfa0731addb8f3e5444a838ef4ad839a0437dd8701003.png",level:""},{id:"https://store.pothi.com/book/om-maheshwari-advanced-verilog-modeling-verification-soc-design/",title:"Advance Verilog Modelling and Verification",description:"",image:"https://om-bhaiya-testing.s3.ap-south-1.amazonaws.com/2e6d8b21737d014daba7f1cc3820158d1eafaf2d79d901efa26dbdd05377e7d7.png",level:""}].map((e=>(0,b.jsx)(y.P.div,{variants:j,initial:"hidden",whileInView:"visible",viewport:{once:!0,margin:"-100px"},whileHover:{scale:1.03},transition:{type:"spring",stiffness:300},style:{maxWidth:"21vw"},className:"w-full h-full",children:(0,b.jsx)("div",{className:"w-full h-full shadow-lg rounded-md overflow-hidden bg-white transition-all duration-300 hover:shadow-xl flex flex-col",children:(0,b.jsxs)(a.N_,{to:`${e.id}`,className:"flex flex-col h-full",children:[(0,b.jsx)(y.P.div,{className:"w-full h-64 overflow-hidden",whileHover:{scale:1.01},transition:{duration:.3},children:(0,b.jsx)("img",{loading:"lazy",src:e.image,alt:e.title,className:"w-full h-full object-cover"})}),(0,b.jsxs)("div",{className:"p-5 flex flex-col flex-grow",children:[(0,b.jsxs)("div",{className:"flex justify-between items-center mb-3",children:[(0,b.jsx)("h3",{className:"text-lg font-semibold",children:e.title}),(0,b.jsx)("span",{className:"text-xs font-medium px-2 py-1 rounded-full "+("Beginner"===e.level?"bg-blue-50 text-blue-800":"Intermediate"===e.level?"bg-amber-50 text-amber-800":"bg-red-50 text-red-800"),children:e.level})]}),(0,b.jsx)("p",{className:"text-sm text-gray-600 mb-4",children:e.description}),(0,b.jsxs)(y.P.div,{whileHover:{x:5},className:"text-purple-600 hover:text-purple-800 text-sm font-medium flex items-center mt-auto",children:["Learn More",(0,b.jsx)(o.A,{size:16,className:"ml-1"})]})]})]})})},e.id)))})})}),(0,b.jsxs)(y.P.div,{variants:w,className:"mt-16",children:[(0,b.jsxs)(y.P.h2,{variants:j,className:"text-3xl mb-8 text-purple-800 text-center font-bold",children:["VLSI Career Paths",(0,b.jsx)(y.P.span,{className:"block h-1 w-24 bg-purple-600 mx-auto mt-2 rounded-full",initial:{scaleX:0},animate:{scaleX:1},transition:{duration:.6,delay:.3}})]}),(0,b.jsx)("div",{className:"grid grid-cols-1 sm:grid-cols-2 md:grid-cols-4 gap-6 mb-12",children:i.map(((e,i)=>(0,b.jsxs)(y.P.div,{initial:"hidden",whileInView:"visible",viewport:{once:!0,margin:"-100px"},variants:{hidden:{opacity:0,y:20,scale:.95},visible:{opacity:1,y:0,scale:1,transition:{delay:.1*i,type:"spring",stiffness:100,damping:10}}},whileHover:{y:-10,scale:1.05,transition:{type:"spring",stiffness:400,damping:10}},className:"p-6 h-full flex flex-col shadow-md rounded-md bg-white hover:shadow-lg",style:{transformOrigin:"center bottom",zIndex:1},children:[(0,b.jsxs)("div",{className:"flex items-center mb-3",children:[(0,b.jsx)(y.P.div,{className:"bg-purple-100 rounded-full p-2 mr-3 text-purple-800",variants:{hidden:{scale:.8,rotate:-10},visible:{scale:1,rotate:0,transition:{type:"spring",stiffness:200}}},whileHover:{rotate:15,scale:1.1,transition:{type:"spring",bounce:.5}},children:e.icon}),(0,b.jsx)(y.P.h3,{className:"text-lg font-semibold",variants:{hidden:{opacity:0,x:10},visible:{opacity:1,x:0,transition:{delay:.1}}},children:e.title})]}),(0,b.jsx)(y.P.p,{className:"text-sm mb-4",variants:{hidden:{opacity:0,y:5},visible:{opacity:1,y:0,transition:{delay:.2}}},children:e.description}),(0,b.jsxs)(y.P.div,{className:"mb-4",variants:{hidden:{opacity:0},visible:{opacity:1,transition:{delay:.3}}},children:[(0,b.jsx)("p",{className:"text-xs font-semibold mb-2",children:"Key Skills:"}),(0,b.jsx)("div",{className:"flex flex-wrap gap-2",children:e.skills.map(((e,i)=>(0,b.jsx)(y.P.span,{className:"text-xs px-2 py-1 rounded-full bg-purple-50 border border-purple-100",variants:{hidden:{scale:0},visible:{scale:1,transition:{delay:.3+.05*i,type:"spring",stiffness:300}}},whileHover:{scale:1.1,backgroundColor:"rgba(233, 213, 255, 1)",transition:{type:"spring",stiffness:500}},children:e},i)))})]}),(0,b.jsxs)(y.P.div,{className:"mt-auto",variants:{hidden:{opacity:0,y:10},visible:{opacity:1,y:0,transition:{delay:.4}}},children:[(0,b.jsx)(y.P.hr,{className:"my-3 border-t border-gray-200",variants:{hidden:{scaleX:0},visible:{scaleX:1,transition:{delay:.4}}}}),(0,b.jsxs)("div",{className:"grid grid-cols-2 gap-2",children:[(0,b.jsxs)(y.P.div,{variants:{hidden:{opacity:0,x:-10},visible:{opacity:1,x:0,transition:{delay:.5}}},children:[(0,b.jsx)("p",{className:"text-xs text-gray-500",children:"Salary Range:"}),(0,b.jsx)("p",{className:"text-sm font-medium",children:e.salary})]}),(0,b.jsxs)(y.P.div,{variants:{hidden:{opacity:0,x:10},visible:{opacity:1,x:0,transition:{delay:.6}}},children:[(0,b.jsx)("p",{className:"text-xs text-gray-500",children:"Market Demand:"}),(0,b.jsx)("p",{className:"text-sm font-medium",children:e.demand})]})]})]})]},i)))})]}),(0,b.jsxs)(y.P.div,{variants:w,className:"relative py-12 px-6 mb-12 rounded-lg",style:{background:"linear-gradient(to right, rgba(142, 68, 173, 0.05), rgba(106, 13, 173, 0.1))"},children:[(0,b.jsxs)(y.P.h2,{variants:j,className:"text-3xl mb-8 text-purple-800 text-center font-bold",children:["Current VLSI Industry Trends",(0,b.jsx)(y.P.span,{className:"block h-1 w-24 bg-purple-600 mx-auto mt-2 rounded-full",initial:{scaleX:0},animate:{scaleX:1},transition:{duration:.6,delay:.3}})]}),(0,b.jsx)("div",{className:"grid grid-cols-1 sm:grid-cols-2 gap-6",children:[{title:"AI Hardware Acceleration",description:"Growing demand for specialized hardware to accelerate machine learning and AI workloads",impact:"High",timeframe:"Now - 5 years"},{title:"RISC-V Adoption",description:"The open-source RISC-V architecture is gaining momentum as an alternative to proprietary instruction sets",impact:"Medium-High",timeframe:"Now - 3 years"},{title:"Chiplet-Based Design",description:"Moving from monolithic chips to smaller, specialized chiplets integrated together",impact:"Medium-High",timeframe:"1-4 years"},{title:"Hardware Security",description:"Increasing focus on security features built directly into hardware designs",impact:"High",timeframe:"Now - Ongoing"}].map(((e,i)=>(0,b.jsxs)(y.P.div,{initial:"hidden",whileInView:"visible",viewport:{once:!1,margin:"-50px",amount:.2},variants:{hidden:{opacity:0,y:20,rotateX:-5,scale:.98},visible:{opacity:1,y:0,rotateX:0,scale:1,transition:{delay:.15*i,duration:.6,ease:[.16,1,.3,1]}}},whileHover:{scale:1.02,y:-3,boxShadow:"0 10px 25px -5px rgba(139, 92, 246, 0.2)",transition:{type:"spring",stiffness:400,damping:15}},className:"p-6 shadow-md rounded-md bg-white border-l-4 border-purple-800 transition-all duration-100",style:{transformOrigin:"center bottom",transformStyle:"preserve-3d"},children:[(0,b.jsx)(y.P.h3,{className:"text-lg font-semibold mb-3",initial:{opacity:0,x:-10},animate:{opacity:1,x:0},transition:{delay:.15*i+.1},children:e.title}),(0,b.jsx)(y.P.p,{className:"text-sm mb-4",initial:{opacity:0},animate:{opacity:1},transition:{delay:.15*i+.2},children:e.description}),(0,b.jsxs)(y.P.div,{className:"grid grid-cols-2 gap-4",initial:{opacity:0},animate:{opacity:1},transition:{delay:.15*i+.3},children:[(0,b.jsxs)(y.P.div,{initial:{opacity:0,x:-10},animate:{opacity:1,x:0},transition:{delay:.15*i+.35},children:[(0,b.jsx)("p",{className:"text-xs text-gray-500",children:"Industry Impact:"}),(0,b.jsx)(y.P.p,{className:"text-sm font-medium",initial:{opacity:0},animate:{opacity:1},transition:{delay:.15*i+.4},children:e.impact})]}),(0,b.jsxs)(y.P.div,{initial:{opacity:0,x:10},animate:{opacity:1,x:0},transition:{delay:.15*i+.35},children:[(0,b.jsx)("p",{className:"text-xs text-gray-500",children:"Timeframe:"}),(0,b.jsx)(y.P.p,{className:"text-sm font-medium",initial:{opacity:0},animate:{opacity:1},transition:{delay:.15*i+.4},children:e.timeframe})]})]}),(0,b.jsx)(y.P.div,{className:"absolute inset-0 rounded-md pointer-events-none",initial:{opacity:0},whileHover:{opacity:.1,background:"radial-gradient(circle at center, rgba(139, 92, 246, 0.4) 0%, transparent 70%)"},transition:{duration:.3}})]},i)))}),(0,b.jsx)(y.P.div,{className:"absolute inset-0 w-full h-full pointer-events-none opacity-10",animate:{backgroundPosition:["0% 0%","100% 100%"]},transition:{duration:20,repeat:1/0,ease:"linear"},style:{backgroundImage:"\n              linear-gradient(90deg, rgba(106, 13, 173, 0.1) 1px, transparent 1px),\n              linear-gradient(rgba(106, 13, 173, 0.1) 1px, transparent 1px)\n            ",backgroundSize:"20px 20px"}})]}),(0,b.jsxs)(y.P.div,{variants:w,className:"grid grid-cols-1 md:grid-cols-2 gap-8 mb-16",children:[(0,b.jsxs)(y.P.div,{variants:j,children:[(0,b.jsx)(y.P.h2,{className:"text-3xl mb-6 text-purple-800 font-bold",initial:{x:-20,opacity:0},whileInView:{x:0,opacity:1},viewport:{once:!0},transition:{duration:.6},children:"Try It Yourself"}),(0,b.jsx)(y.P.h3,{className:"text-xl mb-4",initial:{x:-20,opacity:0},whileInView:{x:0,opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.2},children:"4-bit ALU Implementation"}),(0,b.jsx)(y.P.p,{className:"mb-4",initial:{x:-20,opacity:0},whileInView:{x:0,opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.3},children:"This example demonstrates a 4-bit ALU implementation in Verilog that supports addition, subtraction, AND, and OR operations."}),(0,b.jsx)(y.P.p,{className:"text-sm text-gray-600 mb-6",initial:{x:-20,opacity:0},whileInView:{x:0,opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.4},children:"The ALU is a fundamental building block in processor design. This implementation provides the core arithmetic and logic operations used in CPU execution units."}),(0,b.jsxs)(y.P.div,{className:"flex flex-wrap gap-4",initial:{opacity:0},whileInView:{opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.5},children:[(0,b.jsxs)(a.N_,{to:"/workspace",className:"inline-flex items-center px-6 py-3 bg-purple-600 text-white rounded-md hover:bg-purple-700 transition-colors duration-300",children:["Open in Editor",(0,b.jsx)(c.A,{className:"ml-2"})]}),(0,b.jsx)(a.N_,{to:"/modules/7",className:"inline-flex items-center px-6 py-3 border border-purple-600 text-purple-600 rounded-md hover:bg-purple-50 transition-colors duration-300",children:"Learn More About ALUs"})]})]}),(0,b.jsxs)(y.P.div,{className:"relative",initial:{opacity:0,y:50},whileInView:{opacity:1,y:0},viewport:{once:!0},transition:{duration:.6,delay:.3},children:[(0,b.jsx)("div",{className:"p-6  text-purple-900 font-mono text-sm overflow-auto max-h-96 rounded-md shadow-lg",children:(0,b.jsx)("pre",{children:"module alu_4bit(\n  input [3:0] a, b,\n  input [1:0] op,\n  output reg [3:0] result\n);\n  \n  always @(*) begin\n    case(op)\n      2'b00: result = a + b;    // Addition\n      2'b01: result = a - b;    // Subtraction\n      2'b10: result = a & b;    // Bitwise AND\n      2'b11: result = a | b;    // Bitwise OR\n    endcase\n  end\nendmodule"})}),(0,b.jsx)(y.P.div,{className:"absolute top-0 right-0 mt-2 mr-2 bg-purple-600 text-white text-xs px-2 py-1 rounded",animate:{opacity:[.6,1,.6]},transition:{duration:2,repeat:1/0},children:"Verilog"})]})]}),(0,b.jsxs)(y.P.div,{className:"text-center py-12 px-6 mb-12 bg-gradient-to-r from-purple-900 to-purple-600 rounded-lg relative overflow-hidden",initial:{opacity:0},whileInView:{opacity:1},viewport:{once:!0},transition:{duration:.8},children:[(0,b.jsx)(y.P.div,{className:"absolute inset-0 opacity-20",animate:{backgroundPosition:["0% 0%","100% 100%"]},transition:{duration:30,repeat:1/0,ease:"linear"},style:{backgroundImage:"radial-gradient(circle at center, rgba(255, 255, 255, 0.3) 1px, transparent 1px)",backgroundSize:"30px 30px"}}),(0,b.jsxs)("div",{className:"relative z-10",children:[(0,b.jsx)(y.P.h2,{className:"text-3xl md:text-4xl mb-6 text-white font-bold",initial:{y:20,opacity:0},whileInView:{y:0,opacity:1},viewport:{once:!0},transition:{duration:.6},children:"Ready to advance your VLSI career?"}),(0,b.jsx)(y.P.p,{className:"mb-8 max-w-4xl mx-auto text-white opacity-90",initial:{y:20,opacity:0},whileInView:{y:0,opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.2},children:"Join thousands of professionals mastering Verilog and advanced VLSI design concepts with VeriGeek. Our platform provides the industry-relevant skills you need to excel in hardware design roles."}),(0,b.jsx)(y.P.div,{className:"flex flex-wrap justify-center gap-4",initial:{opacity:0},whileInView:{opacity:1},viewport:{once:!0},transition:{duration:.6,delay:.4},children:(0,b.jsxs)(a.N_,{to:"/modules",className:"inline-flex items-center px-8 py-4 border border-white text-white rounded-md hover:bg-purple-800 transition-all duration-300 font-medium",children:["Browse Modules",(0,b.jsx)(x.A,{className:"ml-2"})]})})]})]})]})]})}}}]);
//# sourceMappingURL=3869.8baa3266.chunk.js.map