@manual{features,
  author = {i.MX 6Dual/6Quad Applications Processor Reference Manual},
  title = {p.204-205}
}

@manual{lockdown,
  author = {PL310 Cache Controller Technical Reference Manual},
  title = {p.3\-27-3\-28}
}

@manual{mmdc_flow,
  author = {i.MX 6Dual/6Quad Applications Processor Reference Manual},
  title = {p.3834-3835}
}

@manual{mmdc_dbi,
  author = {i.MX 6Dual/6Quad Applications Processor Reference Manual},
  title = {p.3852}
}

@inproceedings{blin2016maximizing,
  title={Maximizing parallelism without exploding deadlines in a mixed criticality embedded system},
  author={Blin, Antoine and Courtaud, C{\'e}dric and Sopena, Julien and Lawall, Julia and Muller, Gilles},
  booktitle={Real-Time Systems (ECRTS), 2016 28th Euromicro Conference on},
  pages={109--119},
  year={2016},
  organization={IEEE}
}

@inproceedings{kritikakou2014run,
  title={Run-time control to increase task parallelism in mixed-critical systems},
  author={Kritikakou, Angeliki and Pagetti, Claire and Baldellon, Olivier and Roy, Matthieu and Rochange, Christine},
  booktitle={2014 26th Euromicro Conference on Real-Time Systems},
  pages={119--128},
  year={2014},
  organization={IEEE}
}

@inproceedings{kritikakou2014distributed,
  title={Distributed run-time WCET controller for concurrent critical tasks in mixed-critical systems},
  author={Kritikakou, Angeliki and Rochange, Christine and Faug{\`e}re, Madeleine and Pagetti, Claire and Roy, Matthieu and Girbal, Sylvain and P{\'e}rez, Daniel Gracia},
  booktitle={Proceedings of the 22nd International Conference on Real-Time Networks and Systems},
  pages={139},
  year={2014},
  organization={ACM}
}

@inproceedings{yun2013memguard,
  title={Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms},
  author={Yun, Heechul and Yao, Gang and Pellizzoni, Rodolfo and Caccamo, Marco and Sha, Lui},
  booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2013 IEEE 19th},
  pages={55--64},
  year={2013},
  organization={IEEE}
}

@inproceedings{girbal2015deterministic,
  title={Deterministic platform software for hard real-time systems using multi-core COTS},
  author={Girbal, Sylvain and Jean, Xavier and Le Rhun, Jimmy and P{\'e}rez, Daniel Gracia and Gatti, Marc},
  booktitle={Digital Avionics Systems Conference (DASC), 2015 IEEE/AIAA 34th},
  pages={8D4--1},
  year={2015},
  organization={IEEE}
}

@inproceedings{yun2014palloc,
  title={PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms},
  author={Yun, Heechul and Mancuso, Renato and Wu, Zheng-Pei and Pellizzoni, Rodolfo},
  booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th},
  pages={155--166},
  year={2014},
  organization={IEEE}
}

@inproceedings{kim2014bounding,
  title={Bounding memory interference delay in COTS-based multi-core systems},
  author={Kim, Hyoseung and De Niz, Dionisio and Andersson, Bj{\"o}rn and Klein, Mark and Mutlu, Onur and Rajkumar, Ragunathan
},
  booktitle={Real-Time and Embedded Technology and Applications Symposium (RTAS), 2014 IEEE 20th},
  pages={145--154},
  year={2014},
  organization={IEEE}
}


@article{kim2017attacking,
  title={Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning},
  author={Kim, Namhoon and Ward, Bryan C and Chisholm, Micaiah and Anderson, James H and Smith, F Donelson},
  journal={Real-Time Systems},
  volume={53},
  number={5},
  pages={709--759},
  year={2017},
  publisher={Springer}
}

@inproceedings{zhuravlev2010addressing,
  title={Addressing shared resource contention in multicore processors via scheduling},
  author={Zhuravlev, Sergey and Blagodurov, Sergey and Fedorova, Alexandra},
  booktitle={ACM Sigplan Notices},
  volume={45},
  number={3},
  pages={129--142},
  year={2010},
  organization={ACM}
}

@article{breiman2001random,
  title={Random forests},
  author={Breiman, Leo},
  journal={Machine learning},
  volume={45},
  number={1},
  pages={5--32},
  year={2001},
  publisher={Springer}
}


@inproceedings{blin_understanding_2016,
	title = {Understanding the {Memory} {Consumption} of the {MiBench} {Embedded} {Benchmark}},
	url = {https://hal.inria.fr/hal-01349421/document},
	abstract = {Complex embedded systems today commonly involve a mix of real-time and best-effort applications. The recent emergence of small low-cost commodity multi-core processors raises the possibility of running both kinds of applications on a single machine, with virtualization ensuring that the best-effort applications cannot steal CPU cycles from the real-time applications. Nevertheless, memory contention can introduce other sources of delay, that can lead to missed deadlines. In this paper, we analyze the sources of memory consumption for the real-time applications found in the MiBench embedded benchmark suite.},
	language = {en},
	urldate = {2019-03-07},
	author = {Blin, Antoine and Courtaud, CÃ©dric and Sopena, Julien and Lawall, Julia and Muller, Gilles},
	month = may,
	year = {2016},
	file = {Full Text PDF:/home/calimero/Zotero/storage/P3MKIUWC/Blin et al. - 2016 - Understanding the Memory Consumption of the MiBenc.pdf:application/pdf;Snapshot:/home/calimero/Zotero/storage/9XT966C4/hal-01349421v1.html:text/html}
}

@inproceedings{muralidhara_reducing_2011,
	address = {New York, NY, USA},
	series = {{MICRO}-44},
	title = {Reducing {Memory} {Interference} in {Multicore} {Systems} via {Application}-aware {Memory} {Channel} {Partitioning}},
	isbn = {978-1-4503-1053-6},
	url = {http://doi.acm.org/10.1145/2155620.2155664},
	doi = {10.1145/2155620.2155664},
	abstract = {Main memory is a major shared resource among cores in a multicore system. If the interference between different applications' memory requests is not controlled effectively, system performance can degrade significantly. Previous work aimed to mitigate the problem of interference between applications by changing the scheduling policy in the memory controller, i.e., by prioritizing memory requests from applications in a way that benefits system performance. In this paper, we first present an alternative approach to reducing inter-application interference in the memory system: application-aware memory channel partitioning (MCP). The idea is to map the data of applications that are likely to severely interfere with each other to different memory channels. The key principles are to partition onto separate channels 1) the data of light (memory non-intensive) and heavy (memory-intensive) applications, 2) the data of applications with low and high row-buffer locality. Second, we observe that interference can be further reduced with a combination of memory channel partitioning and scheduling, which we call integrated memory partitioning and scheduling (IMPS). The key idea is to 1) always prioritize very light applications in the memory scheduler since such applications cause negligible interference to others, 2) use MCP to reduce interference among the remaining applications. We evaluate MCP and IMPS on a variety of multi-programmed workloads and system configurations and compare them to four previously proposed state-of-the-art memory scheduling policies. Averaged over 240 workloads on a 24-core system with 4 memory channels, MCP improves system throughput by 7.1\% over an application-unaware memory scheduler and 1\% over the previous best scheduler, while avoiding modifications to existing memory schedulers. IMPS improves system throughput by 11.1\% over an application-unaware scheduler and 5\% over the previous best scheduler, while incurring much lower hardware complexity than the latter.},
	urldate = {2019-03-07},
	booktitle = {Proceedings of the 44th {Annual} {IEEE}/{ACM} {International} {Symposium} on {Microarchitecture}},
	publisher = {ACM},
	author = {Muralidhara, Sai Prashanth and Subramanian, Lavanya and Mutlu, Onur and Kandemir, Mahmut and Moscibroda, Thomas},
	year = {2011},
	note = {event-place: Porto Alegre, Brazil},
	keywords = {data allocation, interference, main memory, memory controllers, memory scheduling, multicore},
	pages = {374--385},
	file = {ACM Full Text PDF:/home/calimero/Zotero/storage/6Q6KTQ83/Muralidhara et al. - 2011 - Reducing Memory Interference in Multicore Systems .pdf:application/pdf}
}

@inproceedings{panchamukhi_providing_2015,
	title = {Providing task isolation via {TLB} coloring},
	doi = {10.1109/RTAS.2015.7108391},
	abstract = {The translation look aside buffer (TLB) improves the performance of systems by caching the virtual page to physical frame mapping. But TLBs present a source of unpredictability for real-time systems. Standard heap allocated regions do not provide guarantees on the TLB set that will hold a particular page translation. This unpredictability can lead to TLB misses with a penalty of up to thousands of cycles and consequently intra- and inter-task interference resulting in loose bounds on the worst case execution time (WCET) and TLB-related preemption delay. In this work, we design and implement a new heap allocator that guarantees the TLB set, which will hold a particular page translation on a uniprocessor of a contemporary architecture. The allocator is based on the concept of page coloring, a software TLB partitioning method. Virtual pages are colored such that two pages of different color cannot map to the same TLB set. Our experimental evaluations confirm the unpredictability associated with the standard heap allocation. Using a set of synthetic and standard benchmarks, we show that our allocator provides task isolation for real-time tasks. To the best of our knowledge, such TLB isolation without special hardware support is unprecedented, increases TLB predictability and can facilitate WCET analysis.},
	booktitle = {21st {IEEE} {Real}-{Time} and {Embedded} {Technology} and {Applications} {Symposium}},
  author = {Panchamukhi, S. A. and Mueller, F.},
	year = {2015},
	keywords = {Real-time systems, cache storage, Color, Hardware, Resource management, heap allocator, Image color analysis, inter-task interference, Interference, intra-task interference, page coloring concept, page translation, physical frame mapping, software engineering, software TLB partitioning method, Standards, task isolation, TLB coloring, TLB-related preemption delay, translation look aside buffer, uniprocessor, WCET analysis, worst case execution time},
	pages = {3--13},
	file = {IEEE Xplore Abstract Record:/home/calimero/Zotero/storage/VQJW8DDS/7108391.html:text/html}
}

@inproceedings{pellizzoni2010worst,
  title={Worst case delay analysis for memory interference in multicore systems},
  author={Pellizzoni, Rodolfo and Schranzhofer, Andreas and Chen, Jian-Jia and Caccamo, Marco and Thiele, Lothar},
  booktitle={2010 Design, Automation \& Test in Europe Conference \& Exhibition (DATE 2010)},
  pages={741--746},
  year={2010},
  organization={IEEE}
}

@article{maiza2018survey,
  title={A Survey of Timing Verification Techniques for Multi-Core Real-Time Systems},
  author={Maiza, Claire and Rihani, Hamza and Rivas, Juan M and Goossens, JoÃ«l and Altmeyer, Sebastian and Davis, Robert I},
  year={2018}
}

@article{kessler1992page,
    title={Page placement algorithms for large real-indexed caches},
      author={Kessler, Richard E and Hill, Mark D},
        journal={ACM Transactions on Computer Systems (TOCS)},
          volume={10},
            number={4},
              pages={338--359},
                year={1992},
                  publisher={ACM}
}

@inproceedings{bienia2008parsec,
  title={The PARSEC benchmark suite: Characterization and architectural implications},
  author={Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
  booktitle={Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
  pages={72--81},
  year={2008},
  organization={ACM}
}

@inproceedings{guthaus2001mibench,
  title={MiBench: A free, commercially representative embedded benchmark suite},
  author={Guthaus, Matthew R and Ringenberg, Jeffrey S and Ernst, Dan and Austin, Todd M and Mudge, Trevor and Brown, Richard B},
  booktitle={Proceedings of the fourth annual IEEE international workshop on workload characterization. WWC-4 (Cat. No. 01EX538)},
  pages={3--14},
  year={2001},
  organization={IEEE}
}

@inproceedings{nethercote2007valgrind,
  title={Valgrind: a framework for heavyweight dynamic binary instrumentation},
  author={Nethercote, Nicholas and Seward, Julian},
  booktitle={ACM Sigplan notices},
  volume={42},
  number={6},
  pages={89--100},
  year={2007},
  organization={ACM}
}

@ARTICLE{McCalpin1995,
  author = {John D. McCalpin},
  title = {Memory Bandwidth and Machine Balance in Current High Performance
  Computers},
  journal = {IEEE Computer Society Technical Committee on Computer Architecture
  (TCCA) Newsletter},
  year = {1995},
  pages = {19--25},
  month = dec,
  abstract = {The ratio of cpu speed to memory speed in current high-performance
  computers is growing rapidly, with significant implications for the
  design and implementation of algorithms in scientific computing.
  I present the results of a broad survey of memory bandwidth and machine
  balance for a large variety of current computers, including uniprocessors,
  vector processors, shared-memory systems, and districuted-memory
  systems. The results are analyzed in terms of the sustainable data
  transfer rates for uncached unit-stride vector operation for each
  machine, and for each class.},
  pdf = {http://tab.computer.org/tcca/NEWS/DEC95/dec95_mccalpin.ps}
}

@article{farrar1967multicollinearity,
  title={Multicollinearity in regression analysis: the problem revisited},
  author={Farrar, Donald E and Glauber, Robert R},
  journal={The Review of Economic and Statistics},
  pages={92--107},
  year={1967},
  publisher={JSTOR}
}

@article{wold1987principal,
  title={Principal component analysis},
  author={Wold, Svante and Esbensen, Kim and Geladi, Paul},
  journal={Chemometrics and intelligent laboratory systems},
  volume={2},
  number={1-3},
  pages={37--52},
  year={1987},
  publisher={Elsevier}
}

@article{jolliffe2002principal,
  title={Principal components in regression analysis},
  author={Jolliffe, Ian T},
  journal={Principal component analysis},
  pages={167--198},
  year={2002},
  publisher={Springer}
}

@inproceedings{valsan2016taming,
  title={Taming non-blocking caches to improve isolation in multicore real-time systems},
  author={Valsan, Prathap Kumar and Yun, Heechul and Farshchi, Farzad},
  booktitle={2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  pages={1--12},
  year={2016},
  organization={IEEE}
}

@inproceedings{calandrino2006litmus,
  title={Litmus\^{} rt: A testbed for empirically comparing real-time multiprocessor schedulers},
  author={Calandrino, John M and Leontyev, Hennadiy and Block, Aaron and Devi, UmaMaheswari C and Anderson, James H},
  booktitle={2006 27th IEEE International Real-Time Systems Symposium (RTSS'06)},
  pages={111--126},
  year={2006},
  organization={IEEE}
}


@online{rtpreemt,
  author = {Technical details of PREEMPT\_RT patch},
  title ={},
  url = {https://wiki.linuxfoundation.org/realtime/documentation/technical_details/start},
  urldate = {2019-04-27}
}

@online{yocto,
  author = {The Yocto project},
  title = {},
  url = {https://www.yoctoproject.org},
  urldate = {2019-04-27}
}

@online{sabrelite,
  author = {RD-IMX6Q-SABRE: SABRE Board for Smart Devices Based on the i.MX 6Quad Applications Processors},
  url = {https://www.nxp.com/support/developer-resources/evaluation-and-development-boards/sabre-development-system/sabre-board-for-smart-devices-based-on-the-i.mx-6quad-applications-processors:RD-IMX6Q-SABRE},
  urldate = {2019-04-27}
}

@article{scikit-learn,
 title={Scikit-learn: Machine Learning in {P}ython},
 author={Pedregosa, F. and Varoquaux, G. and Gramfort, A. and Michel, V.
         and Thirion, B. and Grisel, O. and Blondel, M. and Prettenhofer, P.
         and Weiss, R. and Dubourg, V. and Vanderplas, J. and Passos, A. and
         Cournapeau, D. and Brucher, M. and Perrot, M. and Duchesnay, E.},
 journal={Journal of Machine Learning Research},
 volume={12},
 pages={2825--2830},
 year={2011}
}

@inproceedings{mancuso2013real,
  title={Real-time cache management framework for multi-core architectures},
  author={Mancuso, Renato and Dudko, Roman and Betti, Emiliano and Cesati, Marco and Caccamo, Marco and Pellizzoni, Rodolfo},
  booktitle={2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  pages={45--54},
  year={2013},
  organization={IEEE}
}

@inproceedings{pellizzoni2011predictable,
  title={A predictable execution model for COTS-based embedded systems},
  author={Pellizzoni, Rodolfo and Betti, Emiliano and Bak, Stanley and Yao, Gang and Criswell, John and Caccamo, Marco and Kegley, Russell},
  booktitle={2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium},
  pages={269--279},
  year={2011},
  organization={IEEE}
}

@INPROCEEDINGS{6214768,
author={J. {Nowotsch} and M. {Paulitsch}},
booktitle={2012 Ninth European Dependable Computing Conference},
title={Leveraging Multi-core Computing Architectures in Avionics},
year={2012},
volume={},
number={},
pages={132-143},
keywords={avionics;computer architecture;multiprocessing systems;multicore computing architectures;multicore computer architectures;consumer electronics;safety-critical applications;critical path execution times;avionics computing platform;worst-case execution time;WCET;Multicore processing;Aerospace electronics;Hardware;Program processors;Operating systems;multi-core;safety-critical applications;worst-case execution time;avionics},
doi={10.1109/EDCC.2012.27},
ISSN={},
month={May},}

@article{radojkovic2012evaluation,
  title={On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments},
  author={Radojkovi{\'c}, Petar and Girbal, Sylvain and Grasset, Arnaud and Qui{\~n}ones, Eduardo and Yehia, Sami and Cazorla, Francisco J},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={8},
  number={4},
  pages={34},
  year={2012},
  publisher={ACM}
}

@inproceedings{bin2014studying,
  title={Studying co-running avionic real-time applications on multi-core COTS architectures},
  author={Bin, Jingyi and Girbal, Sylvain and PÃ©rez, D Gracia and Grasset, Arnaud and Merigot, Alain},
  booktitle={Embedded Real Time Software and Systems conference},
  volume={15},
  year={2014}
}

@inproceedings{funston2018placement,
  title={Placement of Virtual Containers on $\{$NUMA$\}$ systems: A Practical and Comprehensive Model},
  author={Funston, Justin and Lorrillere, Maxime and Fedorova, Alexandra and Lepers, Baptiste and Vengerov, David and Lozi, Jean-Pierre and Qu{\'e}ma, Vivien},
  booktitle={2018 $\{$USENIX$\}$ Annual Technical Conference ($\{$USENIX$\}$$\{$ATC$\}$ 18)},
  pages={281--294},
  year={2018}
}

@article{zhao2016predicting,
  title={Predicting cross-core performance interference on multicore processors with regression analysis},
  author={Zhao, Jiacheng and Cui, Huimin and Xue, Jingling and Feng, Xiaobing},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={27},
  number={5},
  pages={1443--1456},
  year={2016},
  publisher={IEEE}
}

@inproceedings{ward2013outstanding,
  title={Outstanding paper award: Making shared caches more predictable on multicore platforms},
  author={Ward, Bryan C and Herman, Jonathan L and Kenna, Christopher J and Anderson, James H},
  booktitle={2013 25th Euromicro Conference on Real-Time Systems},
  pages={157--167},
  year={2013},
  organization={IEEE}
}
@misc{specification2010jesd79,
  title={Jesd79},
  author={Specification, DDR3 SDRAM},
  year={2010},
  publisher={JEDEC}
}

@phdthesis{jean2015hypervisor,
  title={Hypervisor control of COTS multicores processors in order to enforce determinism for future avionics equipment},
  author={Jean, Xavier},
  year={2015},
  school={PhD Thesis, Telecom ParisTech}
}

@article{wilhelm2008worst,
  title={The worst-case execution-time problemâoverview of methods and survey of tools},
  author={Wilhelm, Reinhard and Engblom, Jakob and Ermedahl, Andreas and Holsti, Niklas and Thesing, Stephan and Whalley, David and Bernat, Guillem and Ferdinand, Christian and Heckmann, Reinhold and Mitra, Tulika and others},
  journal={ACM Transactions on Embedded Computing Systems (TECS)},
  volume={7},
  number={3},
  pages={36},
  year={2008},
  publisher={ACM}
}

@article{hahn2015towards,
  title={Towards compositionality in execution time analysis: definition and challenges},
  author={Hahn, Sebastian and Reineke, Jan and Wilhelm, Reinhard},
  journal={ACM SIGBED Review},
  volume={12},
  number={1},
  pages={28--36},
  year={2015},
  publisher={ACM}
}

@inproceedings{mars2011bubble,
  title={Bubble-up: Increasing utilization in modern warehouse scale computers via sensible co-locations},
  author={Mars, Jason and Tang, Lingjia and Hundt, Robert and Skadron, Kevin and Soffa, Mary Lou},
  booktitle={Proceedings of the 44th annual IEEE/ACM International Symposium on Microarchitecture},
  pages={248--259},
  year={2011},
  organization={ACM}
}

@inproceedings{black2013bandwidth,
  title={Bandwidth bandit: Quantitative characterization of memory contention},
  author={Black-Schaffer, David and Nikoleris, Nikos and Hagersten, Erik and Eklov, David},
  booktitle={Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)},
  pages={1--10},
  year={2013},
  organization={IEEE Computer Society}
}

@inproceedings {215971,
author = {Justin Funston and Maxime Lorrillere and Alexandra Fedorova and Baptiste Lepers and David Vengerov and Jean-Pierre Lozi and Vivien Quema},
title = {Placement of Virtual Containers on {NUMA} systems: A Practical and Comprehensive Model},
booktitle = {2018 {USENIX} Annual Technical Conference ({USENIX} {ATC} 18)},
year = {2018},
isbn = {978-1-931971-44-7},
address = {Boston, MA},
pages = {281--294},
url = {https://www.usenix.org/conference/atc18/presentation/funston},
publisher = {{USENIX} Association},
}

@INPROCEEDINGS{5757922,
author={I. {Liu} and J. {Reineke} and E. A. {Lee}},
booktitle={2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers},
title={A PRET architecture supporting concurrent programs with composable timing properties},
year={2010},
volume={},
number={},
pages={2111-2115},
keywords={computer architecture;DRAM chips;embedded systems;large-scale systems;pipeline processing;PRET architecture;concurrent programs;composable timing property;computer architectures;timing interference;timing predictability;thread-interleaved pipeline;scratchpad memory;predictable DRAM controller;large scale system design;embedded systems;Timing;Instruction sets;Computer architecture;Hardware;Random access memory;Pipeline processing;Real time systems},
doi={10.1109/ACSSC.2010.5757922},
ISSN={1058-6393},
month={Nov},}

@article{ungerer2010merasa,
  title={Merasa: Multicore execution of hard real-time applications supporting analyzability},
  author={Ungerer, Theo and Cazorla, Francisco and Sainrat, Pascal and Bernat, Guillem and Petrov, Zlatko and Rochange, Christine and Quinones, Eduardo and Gerdes, Mike and Paolieri, Marco and Wolf, Julian and others},
  journal={IEEE Micro},
  volume={30},
  number={5},
  pages={66--75},
  year={2010},
  publisher={IEEE}
}

@article{schoeberl2015t,
  title={T-CREST: Time-predictable multi-core architecture for embedded systems},
  author={Schoeberl, Martin and Abbaspour, Sahar and Akesson, Benny and Audsley, Neil and Capasso, Raffaele and Garside, Jamie and Goossens, Kees and Goossens, Sven and Hansen, Scott and Heckmann, Reinhold and others},
  journal={Journal of Systems Architecture},
  volume={61},
  number={9},
  pages={449--471},
  year={2015},
  publisher={Elsevier}
}

@article{fisher2013certifying,
  title={Certifying applications in a multi-core environment: The worldâs first multi-core certification to sil 4},
  author={Fisher, Stuart},
  journal={SYSGO white paper},
  year={2013}
}

@inproceedings{schranzhofer2011timing,
  title={Timing analysis for resource access interference on adaptive resource arbiters},
  author={Schranzhofer, Andreas and Pellizzoni, Rodolfo and Chen, Jian-Jia and Thiele, Lothar and Caccamo, Marco},
  booktitle={2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium},
  pages={213--222},
  year={2011},
  organization={IEEE}
}

@inproceedings{durrieu2014predictable,
  title={Predictable flight management system implementation on a multicore processor},
  author={Durrieu, Guy and Faug{\`e}re, Madeleine and Girbal, Sylvain and Gracia P{\'e}rez, Daniel and Pagetti, Claire and Puffitsch, Wolfgang},
  booktitle={Embedded Real Time Software (ERTS'14)},
  year={2014}
}

@INPROCEEDINGS{7461363,
author={Q. {Perret} and P. {Maurere} and E. {Noulard} and C. {Pagetti} and P. {Sainrat} and B. {Triquet}},
booktitle={2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)},
title={Temporal Isolation of Hard Real-Time Applications on Many-Core Processors},
year={2016},
volume={},
number={},
pages={1-11},
keywords={aerospace computing;aerospace safety;avionics;multiprocessing systems;parallel processing;parallel computation;integrated avionics systems;temporal isolation;WCET;real-time safety critical applications;applications behaviours;KALRAY MPPA-256;hard real-time applications;many-core processors;Program processors;Random access memory;Computer architecture;Hardware;Aerospace electronics;Computational modeling;Real-time systems},
doi={10.1109/RTAS.2016.7461363},
ISSN={},
month={April},}

@article{yao2012memory,
  title={Memory-centric scheduling for multicore hard real-time systems},
  author={Yao, Gang and Pellizzoni, Rodolfo and Bak, Stanley and Betti, Emiliano and Caccamo, Marco},
  journal={Real-Time Systems},
  volume={48},
  number={6},
  pages={681--715},
  year={2012},
  publisher={Springer}
}

@inproceedings{concepcion2019implementation,
  title={Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems},
  author={Concepcion, Rivas and Maria, Juan and Goossens, Jo{\"e}l and Poczekajlo, Xavier and Paolillo, Antonio},
  booktitle={Proceedings (Euromicro Conference on Real-Time Systems)},
  year={2019}
}

@article{liu1973scheduling,
  title={Scheduling algorithms for multiprogramming in a hard-real-time environment},
  author={Liu, Chung Laung and Layland, James W},
  journal={Journal of the ACM (JACM)},
  volume={20},
  number={1},
  pages={46--61},
  year={1973},
  publisher={ACM}
}

@inproceedings{kotaba2013multicore,
  title={Multicore in real-time systems--temporal isolation challenges due to shared resources},
  author={Kotaba, Ondrej and Nowotsch, Jan and Paulitsch, Michael and Petters, Stefan M and Theiling, Henrik},
  booktitle={Workshop on industry-driven approaches for cost-effective certification of safety-critical, mixed-criticality systems},
  year={2013}
}

@article{rawat2018novel,
author = {Rawat, Ram},
year = {2018},
month = {03},
pages = {},
title = {A Novel Low power and Swing Restoration SRAM Logic Circuit Technique},
volume = {V7},
journal = {International Journal of Engineering Research and},
doi = {10.17577/IJERTV7IS020174}
}

@book{hennessy2011computer,
  title={Computer architecture: a quantitative approach},
  author={Hennessy, John L and Patterson, David A},
  year={2011},
  publisher={Elsevier}
}

@article{wilhelm2009memory,
  title={Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems},
  author={Wilhelm, Reinhard and Grund, Daniel and Reineke, Jan and Schlickling, Marc and Pister, Markus and Ferdinand, Christian},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={28},
  number={7},
  pages={966--978},
  year={2009},
  publisher={IEEE}
}

@article{von1946preliminary,
  title={Preliminary discussion of the logical design of an electronic computing instrument},
  author={Von Neumann, John and Brucks, Goldstine},
  year={1946}
}

@article{borkar1999design,
  title={Design challenges of technology scaling},
  author={Borkar, Shekhar},
  journal={IEEE micro},
  volume={19},
  number={4},
  pages={23--29},
  year={1999},
  publisher={IEEE}
}

@article{liptay1968structural,
  title={Structural aspects of the System/360 Model 85, II: The cache},
  author={Liptay, John S.},
  journal={IBM Systems Journal},
  volume={7},
  number={1},
  pages={15--21},
  year={1968},
  publisher={IBM}
}

@article{wilkes1965slave,
  title={Slave memories and dynamic storage allocation},
  author={Wilkes, Maurice V},
  journal={IEEE Transactions on Electronic Computers},
  number={2},
  pages={270--271},
  year={1965},
  publisher={IEEE}
}

@inproceedings{Kaxiras:2013:NPE:2485922.2485968,
 author = {Kaxiras, Stefanos and Ros, Alberto},
 title = {A New Perspective for Efficient Virtual-cache Coherence},
 booktitle = {Proceedings of the 40th Annual International Symposium on Computer Architecture},
 series = {ISCA '13},
 year = {2013},
 isbn = {978-1-4503-2079-5},
 location = {Tel-Aviv, Israel},
 pages = {535--546},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2485922.2485968},
 doi = {10.1145/2485922.2485968},
 acmid = {2485968},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {TLB organization, cache coherence, multicore, request-response protocol, self-invalidation, synonyms, virtual caches},
} 

@article{heckmann2003influence,
  title={The influence of processor architecture on the design and the results of WCET tools},
  author={Heckmann, Reinhold and Langenbach, Marc and Thesing, Stephan and Wilhelm, Reinhard},
  journal={Proceedings of the IEEE},
  volume={91},
  number={7},
  pages={1038--1054},
  year={2003},
  publisher={IEEE}
}

@inproceedings{reineke2006definition,
  title={A definition and classification of timing anomalies},
  author={Reineke, Jan and Wachter, Bj{\"o}rn and Thesing, Stefan and Wilhelm, Reinhard and Polian, Ilia and Eisinger, Jochen and Becker, Bernd},
  booktitle={6th International Workshop on Worst-Case Execution Time Analysis (WCET'06)},
  year={2006},
  organization={Schloss Dagstuhl-Leibniz-Zentrum f{\"u}r Informatik}
}

@article{borkar1999design,
  title={Design challenges of technology scaling},
  author={Borkar, Shekhar},
  journal={IEEE micro},
  volume={19},
  number={4},
  pages={23--29},
  year={1999},
  publisher={IEEE}
}

@incollection{ferdinand2004ait,
  title={ait: Worst-case execution time prediction by static program analysis},
  author={Ferdinand, Christian and Heckmann, Reinhold},
  booktitle={Building the Information Society},
  pages={377--383},
  year={2004},
  publisher={Springer}
}

@inproceedings{lisper2014sweet,
  title={SWEET--a tool for WCET flow analysis},
  author={Lisper, Bj{\"o}rn},
  booktitle={International Symposium On Leveraging Applications of Formal Methods, Verification and Validation},
  pages={482--485},
  year={2014},
  organization={Springer}
}

@inproceedings{ballabriga2010otawa,
  title={OTAWA: an open toolbox for adaptive WCET analysis},
  author={Ballabriga, Cl{\'e}ment and Cass{\'e}, Hugues and Rochange, Christine and Sainrat, Pascal},
  booktitle={IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems},
  pages={35--46},
  year={2010},
  organization={Springer}
}

@inproceedings{fernandez2012assessing,
  title={Assessing the suitability of the NGMP multi-core processor in the space domain},
  author={Fern{\'a}ndez, Mikel and Gioiosa, Roberto and Qui{\~n}ones, Eduardo and Fossati, Luca and Zulianello, Marco and Cazorla, Francisco J},
  booktitle={Proceedings of the tenth ACM international conference on Embedded software},
  pages={175--184},
  year={2012},
  organization={ACM}
}

@article{iorga2018your,
  title={Do Your Cores Play Nicely? A Portable Framework for Multi-core Interference Tuning and Analysis},
  author={Iorga, Dan and Sorensen, Tyler and Donaldson, Alastair F},
  journal={arXiv preprint arXiv:1809.05197},
  year={2018}
}

@inproceedings{griffin2017forecast,
  title={Forecast-based interference: modelling multicore interference from observable factors},
  author={Griffin, David and Lesage, Benjamin and Bate, Iain and Soboczenski, Frank and Davis, Robert I},
  booktitle={Proceedings of the 25th International Conference on Real-Time Networks and Systems},
  pages={198--207},
  year={2017},
  organization={ACM}
}

@manual{manuel:MPC5643L_Microcontroller,
    title = {Leopard MPC5643L Microcontroller},
    author = {Freescale Semiconductor}
}

@manual{manuel:i_MX_6Dual_6Quad_automotive_and_infotainment_applications_processors,
    title = {i.MX 6Dual/6Quad Automotive and Infotainment Applications Processors},
    edition = {Revision: 2},
    year = {2013},
    month = {April},
    author = {Freescale Semiconductor}
}

@manual{manuel:i_MX_6Dual_6Quad_applications_processor_reference_manual,
    title = {i.MX 6Dual/6Quad Applications Processor Reference Manual},
    edition = {Revision: 1},
    year = {2013},
    month = {April},
    author = {Freescale Semiconductor}
}

@manual{manuel:coreLink_level_2_cache_controller_L2C_310,
    title = {CoreLink Level 2 Cache Controller L2C-310, Technical Reference Manual},
    edition = {Revision: r3p3},
    year = {2012},
    author = {Freescale Semiconductor}
}

@manual{manuel:cortex_a_series_programmer_s_guide,
    title = {Cortex-A Series, Programmer s Guide},
    edition = {Version: 3.0},
    year = {2012},
    month = {June},
    author = {ARM}
}

@manual{manuel:cortex_a9_mpcore_trm,
    title = {Cortex A9 MPCore, Technical Reference Manual},
    edition = {Revision: r4p1},
    year = {2012},
    month = {June},
    author = {ARM}
}

@manual{manuel:cortex_A9_technical_reference_manual,
    title = {Cortex-A9, Technical Reference Manual},
    edition = {Revision: r4p1},
    year = {2012},
    month = {June},
    author = {ARM}
}

@manual{manuel:ARMv7,
    title = {ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition},
    edition = {C.b},
    year = {2012},
    month = {November},
    author = {ARM}
}

@manual{manuel:gic,
    title = {ARM Generic Interrupt Controller Architecture Specification 2.0},
    edition = {B.b},
    year = {2013},
    month = {July},
    author = {ARM}
}

@manual{manuel:SABRE_lite_hardware_user_manual,
    title = {SABRE Lite Hardware User Manual},
    edition = {1.1},
    year = {2011},
    month = {July},
    author = {ARM}
}

@article{shannon1948mathematical,
  title={A mathematical theory of communication},
  author={Shannon, Claude Elwood},
  journal={Bell system technical journal},
  volume={27},
  number={3},
  pages={379--423},
  year={1948},
  publisher={Wiley Online Library}
}

@book{breiman2017classification,
  title={Classification and regression trees},
  author={Breiman, Leo},
  year={2017},
  publisher={Routledge}
}

@article{breiman1996bagging,
  title={Bagging predictors},
  author={Breiman, Leo},
  journal={Machine learning},
  volume={24},
  number={2},
  pages={123--140},
  year={1996},
  publisher={Springer}
}

@inproceedings{2008_Yan_WCET_analysis_for_Multi_Core_processors_with_shared_L2_instruction_caches,
  title={WCET analysis for multi-core processors with shared L2 instruction caches},
  author={Yan, Jun and Zhang, Wei},
  booktitle={Real-Time and Embedded Technology and Applications Symposium, 2008. RTAS'08. IEEE},
  pages={80--89},
  year={2008},
  organization={IEEE}
}

@inproceedings{2009_hardy_using_bypass_to_tighten_WCET_estimates_for_Multi_Core_processors_with_shared_instruction_caches,
  title={Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches},
  author={Hardy, Damien and Piquet, Thomas and Puaut, Isabelle},
  booktitle={Real-Time Systems Symposium, 2009, RTSS 2009. 30th IEEE},
  pages={68--77},
  year={2009},
  organization={IEEE}
}

@inproceedings{2009_Li_Timing_analysis_of_concurrent_programs_running_on_shared_cache_Multi_Cores,
  title={Timing analysis of concurrent programs running on shared cache multi-cores},
  author={Li, Yan and Suhendra, Vivy and Liang, Yun and Mitra, Tulika and Roychoudhury, Abhik},
  booktitle={Real-Time Systems Symposium, 2009, RTSS 2009. 30th IEEE},
  pages={57--67},
  year={2009},
  organization={IEEE}
}

@inproceedings{2010_Lesage_shared_data_caches_conflicts_reduction_for_WCET_computation_in_Multi_Core_architectures,
  title={Shared Data Caches Conflicts Reduction for WCET Computation in Multi-Core Architectures.},
  author={Lesage, Benjamin and Hardy, Damien and Puaut, Isabelle},
  booktitle={18th International Conference on Real-Time and Network Systems},
  pages={2283},
  year={2010}
}

@inproceedings{2010_Gustavsson_towards_WCET_analysis_of_multicore_architectures_using_UPPAAL,
  title={Towards WCET analysis of multicore architectures using UPPAAL},
  author={Gustavsson, Andreas and Ermedahl, Andreas and Lisper, Bj{\"o}rn and Pettersson, Paul},
  booktitle={OASIcs-OpenAccess Series in Informatics},
  volume={15},
  year={2010},
  organization={Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}
@inproceedings{cousot1977abstract,
  title={Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints},
  author={Cousot, Patrick and Cousot, Radhia},
  booktitle={Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages},
  pages={238--252},
  year={1977},
  organization={ACM}
}
@inproceedings{lv2010combining,
  title={Combining abstract interpretation with model checking for timing analysis of multicore software},
  author={Lv, Mingsong and Yi, Wang and Guan, Nan and Yu, Ge},
  booktitle={2010 31st IEEE Real-Time Systems Symposium},
  pages={339--349},
  year={2010},
  organization={IEEE}
}

@inproceedings{2008_mische_Exploiting_spare_resources_of_in_order_SMT_processors_executing_hard_real_time_threads,
  title={Exploiting spare resources of in-order SMT processors executing hard real-time threads},
  author={Mische, Jorg and Uhrig, Sascha and Kluge, Florian and Ungerer, Theo},
  booktitle={Computer Design, 2008. ICCD 2008. IEEE International Conference on},
  pages={371--376},
  year={2008},
  organization={IEEE}
}

@inproceedings{2007_Akesson_Predator_A_predictable_SDRAM_memory_controller,
  title={Predator: a predictable SDRAM memory controller},
  author={Akesson, Benny and Goossens, Kees and Ringhofer, Markus},
  booktitle={Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis},
  pages={251--256},
  year={2007},
  organization={ACM}
}

@inproceedings{2008_Akesson_Real_Time_scheduling_using_Credit_Controlled_Static_Priority_arbitration,
  title={Real-time scheduling using credit-controlled static-priority arbitration},
  author={Akesson, Benny and Steffens, Liesbeth and Strooisma, Eelke and Goossens, Kees},
  booktitle={2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications},
  pages={3--14},
  year={2008},
  organization={IEEE}
}

@article{2009_Paoleri_An_analyzable_memory_controller_for_hard_Real-Time_CMPs,
  title={An analyzable memory controller for hard real-time CMPs},
  author={Paolieri, Marco and Quinones, Eduardo and Cazorla, Francisco J and Valero, Mateo},
  journal={IEEE Embedded Systems Letters},
  volume={1},
  number={4},
  pages={86--90},
  year={2009},
  publisher={IEEE}
}

@inproceedings{2011_Reineke_PRET_DRAM_controller_bank_privatization_for_predictability_and_temporal_isolation,
  title={PRET DRAM controller: Bank privatization for predictability and temporal isolation},
  author={Reineke, Jan and Liu, Isaac and Patel, Hiren D and Kim, Sungjun and Lee, Edward A},
  booktitle={Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis},
  pages={99--108},
  year={2011}
}

@inproceedings{2014_Krishnapillai_ROC_A_rank_switching_open_row_DRAM_controller_for_time_predictable_systems,
  title={A rank-switching, open-row DRAM controller for time-predictable systems},
  author={Krishnapillai, Yogen and Wu, Zheng Pei and Pellizzoni, Rodolfo},
  booktitle={2014 26th Euromicro Conference on Real-Time Systems},
  pages={27--38},
  year={2014},
  organization={IEEE}
}

@article{2009_hansson_CoMPSoC_A_template_for_composable_and_predictable_Multi_Processor_system_on_chips,
  title={CoMPSoC: A template for composable and predictable multi-processor system on chips},
  author={Hansson, Andreas and Goossens, Kees and Bekooij, Marco and Huisken, Jos},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  volume={14},
  number={1},
  pages={2},
  year={2009},
  publisher={ACM}
}

@inproceedings{2013_Goossens_The_compsoc_design_flow_for_virtual_execution_platforms,
  title={The CompSOC design flow for virtual execution platforms},
  author={Goossens, Sven and Akesson, Benny and Koedam, Martijn and Nejad, Ashkan Beyranvand and Nelson, Andrew and Goossens, Kees},
  booktitle={Proceedings of the 10th FPGAworld conference},
  pages={7},
  year={2013},
  organization={ACM}
}

@article{2013_Salloum_The_ACROSS_MPSoC_A_new_generation_of_Multi_Core_processors_designed_for_Safety_Critical_embedded_systems,
  title={The ACROSS MPSoC--A new generation of multi-core processors designed for safety--critical embedded systems},
  author={El Salloum, Christian and Elshuber, Martin and H{\"o}ftberger, Oliver and Isakovic, Haris and Wasicek, Armin},
  journal={Microprocessors and Microsystems},
  volume={37},
  number={8},
  pages={1020--1032},
  year={2013},
  publisher={Elsevier}
}

@inproceedings{zhang2009accurately,
  title={Accurately estimating worst-case execution time for multi-core processors with shared direct-mapped instruction caches},
  author={Zhang, Wei and Yan, Jun},
  booktitle={2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications},
  pages={455--463},
  year={2009},
  organization={IEEE}
}

@inproceedings{1996_bugnion_Compiler_directed_page_coloring_for_multiprocessors,
  title={Compiler-directed page coloring for multiprocessors},
  author={Bugnion, Edouard and Anderson, Jennifer M and Mowry, Todd C and Rosenblum, Mendel and Lam, Monica S},
  booktitle={ACM SIGPLAN Notices},
  volume={31},
  number={9},
  pages={244--255},
  year={1996},
  organization={ACM}
}
@inproceedings{taylor1990tlb,
  title={The TLB slice-a low-cost high-speed address translation mechanism},
  author={Taylor, George and Davies, Peter and Farmwald, Michael},
  booktitle={[1990] Proceedings. The 17th Annual International Symposium on Computer Architecture},
  pages={355--363},
  year={1990},
  organization={IEEE}
}

@inproceedings{sherwood1999reducing,
  title={Reducing cache misses using hardware and software page placement},
  author={Sherwood, Timothy and Calder, Brad and Emer, Joel},
  booktitle={Proceedings of the 13th international conference on Supercomputing},
  pages={155--164},
  year={1999},
  organization={Citeseer}
}

@inproceedings{romer1994dynamic,
  title={Dynamic page mapping policies for cache con ict resolution on standard hardware},
  author={Romer, Theodore H and Lee, Dennis and Bershad, Brian N and Chen, J Bradley},
  booktitle={First Symposium on Operating Systems Design and Implementation},
  year={1994}
}

@inproceedings{bui2008impact,
  title={Impact of cache partitioning on multi-tasking real time embedded systems},
  author={Bui, Bach D and Caccamo, Marco and Sha, Lui and Martinez, Joseph},
  booktitle={2008 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications},
  pages={101--110},
  year={2008},
  organization={IEEE}
}

@inproceedings{cucu2012measurement,
  title={Measurement-based probabilistic timing analysis for multi-path programs},
  author={Cucu-Grosjean, Liliana and Santinelli, Luca and Houston, Michael and Lo, Code and Vardanega, Tullio and Kosmidis, Leonidas and Abella, Jaume and Mezzetti, Enrico and Qui{\~n}ones, Eduardo and Cazorla, Francisco J},
  booktitle={2012 24th euromicro conference on real-time systems},
  pages={91--101},
  year={2012},
  organization={IEEE}
}

@article{kim2016bounding,
  title={Bounding and reducing memory interference in COTS-based multi-core systems},
  author={Kim, Hyoseung and De Niz, Dionisio and Andersson, Bj{\"o}rn and Klein, Mark and Mutlu, Onur and Rajkumar, Ragunathan},
  journal={Real-Time Systems},
  volume={52},
  number={3},
  pages={356--395},
  year={2016},
  publisher={Springer}
}

@inproceedings{yun2015parallelism,
  title={Parallelism-aware memory interference delay analysis for COTS multicore systems},
  author={Yun, Heechul and Pellizzon, Rodolfo and Valsan, Prathap Kumar},
  booktitle={2015 27th Euromicro Conference on Real-Time Systems},
  pages={184--195},
  year={2015},
  organization={IEEE}
}

@inproceedings{wu2013worst,
  title={Worst case analysis of DRAM latency in multi-requestor systems},
  author={Wu, Zheng Pei and Krish, Yogen and Pellizzoni, Rodolfo},
  booktitle={2013 IEEE 34th Real-Time Systems Symposium},
  pages={372--383},
  year={2013},
  organization={IEEE}
}
@article{lecun2015deep,
  title={Deep learning},
  author={LeCun, Yann and Bengio, Yoshua and Hinton, Geoffrey},
  journal={nature},
  volume={521},
  number={7553},
  pages={436},
  year={2015},
  publisher={Nature Publishing Group}
}

@inproceedings{abel2013impact,
  title={Impact of resource sharing on performance and performance prediction: A survey},
  author={Abel, Andreas and Benz, Florian and Doerfert, Johannes and D{\"o}rr, Barbara and Hahn, Sebastian and Haupenthal, Florian and Jacobs, Michael and Moin, Amir H and Reineke, Jan and Schommer, Bernhard and others},
  booktitle={International Conference on Concurrency Theory},
  pages={25--43},
  year={2013},
  organization={Springer}
}

@inproceedings{hahn2016enabling,
  title={Enabling compositionality for multicore timing analysis},
  author={Hahn, Sebastian and Jacobs, Michael and Reineke, Jan},
  booktitle={Proceedings of the 24th international conference on real-time networks and systems},
  pages={299--308},
  year={2016},
  organization={ACM}
}

@inproceedings{oehlert2018compiler,
  title={Compiler-based extraction of event arrival functions for real-time systems analysis},
  author={Oehlert, Dominic and Saidi, Selma and Falk, Heiko},
  booktitle={30th Euromicro Conference on Real-Time Systems (ECRTS 2018)},
  year={2018},
  organization={Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}
@article{yarom2015mapping,
  title={Mapping the Intel Last-Level Cache.},
  author={Yarom, Yuval and Ge, Qian and Liu, Fangfei and Lee, Ruby B and Heiser, Gernot},
  journal={IACR Cryptology ePrint Archive},
  volume={2015},
  pages={905},
  year={2015}
}

@online{torvald2003coloring,
  title={Cache coloring},
  url={https://yarchive.net/comp/linux/cache_coloring.html},
  author={Torvald, Linus}
}

@online{pikeOS,
    organization = {SYSGO AG},
    url = {http://www.sysgo.com},
    title = {Pike{OS}}
}

@inproceedings{zhang2009towards,
  title={Towards practical page coloring-based multicore cache management},
  author={Zhang, Xiao and Dwarkadas, Sandhya and Shen, Kai},
  booktitle={Proceedings of the 4th ACM European conference on Computer systems},
  pages={89--102},
  year={2009},
  organization={ACM}
}

@inproceedings{rivas2019implementation,
  title={Implementation of Memory Centric Scheduling for COTS Multi-Core Real-Time Systems},
  author={Rivas, Juan M and Goossens, Jo{\"e}l and Poczekajlo, Xavier and Paolillo, Antonio},
  booktitle={31st Euromicro Conference on Real-Time Systems (ECRTS 2019)},
  year={2019},
  organization={Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}

@online{hipperos,
  title={HIPERROS SA},
  url={https://www.hipperos.com/maestro/}
}

@inproceedings{2012_bak_memory,
  title={Memory-aware scheduling of multicore task sets for real-time systems},
  author={Bak, Stanley and Yao, Gang and Pellizzoni, Rodolfo and Caccamo, Marco},
  booktitle={Embedded and Real-Time Computing Systems and Applications (RTCSA), 2012 IEEE 18th International Conference on},
  pages={300--309},
  year={2012},
  organization={IEEE}
}

@inproceedings{2014_alhammad_schedulability,
  title={Schedulability analysis of global memory-predictable scheduling},
  author={Alhammad, Ahmed and Pellizzoni, Rodolfo},
  booktitle={Proceedings of the 14th International Conference on Embedded Software},
  pages={20},
  year={2014},
  organization={ACM}
}

@incollection{2012_boniol_deterministic,
  title={Deterministic execution model on cots hardware},
  author={Boniol, Fr{\'e}d{\'e}ric and Cass{\'e}, Hugues and Noulard, Eric and Pagetti, Claire},
  booktitle={Architecture of Computing Systems--ARCS 2012},
  pages={98--110},
  year={2012},
  publisher={Springer}
}

@inproceedings{vestal2007preemptive,
  title={Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance},
  author={Vestal, Steve},
  booktitle={28th IEEE International Real-Time Systems Symposium (RTSS 2007)},
  pages={239--243},
  year={2007},
  organization={IEEE}
}

@inproceedings{inam2014multi,
  title={The multi-resource server for predictable execution on multi-core platforms},
  author={Inam, Rafia and Mahmud, Nesredin and Behnam, Moris and Nolte, Thomas and Sj{\"o}din, Mikael},
  booktitle={2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  pages={1--12},
  year={2014},
  organization={IEEE}
}

@online{autosar,
  title={AUTOSAR},
  url={http://www.autosar.org/}
}

@inproceedings{prisaznuk1992integrated,
  title={Integrated modular avionics},
  author={Prisaznuk, Paul J},
  booktitle={Proceedings of the IEEE 1992 National Aerospace and Electronics Conference@ m\_NAECON 1992},
  pages={39--45},
  year={1992},
  organization={IEEE}
}

@article{kosnac2015kalray,
  title={Kalray MPPA Many-Core Processors},
  author={Kosnac, Stefan},
  year={2015}
}

@inproceedings{itier2007a380,
  title={A380 integrated modular avionics},
  author={Itier, Jean-Bernard},
  booktitle={Proceedings of the ARTIST2 meeting on integrated modular avionics},
  volume={1},
  number={2},
  pages={72--75},
  year={2007}
}

@inproceedings{prisaznuk2008arinc,
  title={ARINC 653 role in integrated modular avionics (IMA)},
  author={Prisaznuk, Paul J},
  booktitle={2008 IEEE/AIAA 27th Digital Avionics Systems Conference},
  pages={1--E},
  year={2008},
  organization={IEEE}
}

@inproceedings{ballabriga2010otawa,
  title={OTAWA: an open toolbox for adaptive WCET analysis},
  author={Ballabriga, Cl{\'e}ment and Cass{\'e}, Hugues and Rochange, Christine and Sainrat, Pascal},
  booktitle={IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems},
  pages={35--46},
  year={2010},
  organization={Springer}
}

@incollection{ferdinand2004ait,
  title={ait: Worst-case execution time prediction by static program analysis},
  author={Ferdinand, Christian and Heckmann, Reinhold},
  booktitle={Building the Information Society},
  pages={377--383},
  year={2004},
  publisher={Springer}
}

@article{perret2016predictable,
  title={Predictable composition of memory accesses on manycore processors},
  author={Perret, Quentin and Maurere, Pascal and Noulard, Eric and Pagetti, Claire and Sainrat, Pascal and Triquet, Beno{\^\i}t},
  year={2016},
  publisher={SIA/3AF/SEE}
}



@inproceedings{nowotsch2014multi,
  title={Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement},
  author={Nowotsch, Jan and Paulitsch, Michael and B{\"u}hler, Daniel and Theiling, Henrik and Wegener, Simon and Schmidt, Michael},
  booktitle={2014 26th Euromicro Conference on Real-Time Systems},
  pages={109--118},
  year={2014},
  organization={IEEE}
}

@article{zhao2015predicting,
  title={Predicting cross-core performance interference on multicore processors with regression analysis},
  author={Zhao, Jiacheng and Cui, Huimin and Xue, Jingling and Feng, Xiaobing},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  volume={27},
  number={5},
  pages={1443--1456},
  year={2015},
  publisher={IEEE}
}

@misc{valgindmemcheck,
  title={Memcheck: a memory error detector},
  url={http://valgrind.org/docs/manual/mc-manual.html}
}

@online{valgindcachegrind,
  title={Cachegrind: a cache and branch-prediction profiler},
  url={http://valgrind.org/docs/manual/cg-manual.html}
}

@online{valgrindmonitor,
  title={\texttt{valgrind\_monitor\_command} documentation},
  url={http://valgrind.org/docs/manual/manual-core-adv.html#manual-core-adv.valgrind-monitor-commands}
}

@online{overfitting,
  author={Bhande, Abnup},
  title={What is underfitting and overfitting in machine learning and how to deal with it.},
  url={https://medium.com/greyatom/what-is-underfitting-and-overfitting-in-machine-learning-and-how-to-deal-with-it-6803a989c76}
}

@online{docrandomforest,
  url={https://scikit-learn.org/stable/modules/generated/sklearn.ensemble.RandomForestRegressor.html},
  title={SciKit Learn RandomForestRegressor documentation}
}

@article{halbwachs1991synchronous,
  title={The synchronous data flow programming language LUSTRE},
  author={Halbwachs, Nicholas and Caspi, Paul and Raymond, Pascal and Pilaud, Daniel},
  journal={Proceedings of the IEEE},
  volume={79},
  number={9},
  pages={1305--1320},
  year={1991},
  publisher={IEEE}
}

@article{navet1998controller,
  title={Controller area network: CANs use within automobiles},
  author={Navet, Nicolas},
  journal={IEEE Potentials},
  volume={17},
  number={4},
  pages={12--14},
  year={1998}
}

@inproceedings{makowitz2006flexray,
  title={FlexRay-a communication network for automotive control systems},
  author={Makowitz, Rainer and Temple, Christopher},
  booktitle={2006 IEEE International Workshop on Factory Communication Systems},
  pages={207--212},
  year={2006},
  organization={IEEE}
}

@inproceedings{heise2015avionics,
  title={Avionics Full Duplex Ethernet and the Time Sensitive Networking Standard},
  author={Heise, Peter and Gaillardet, Iris and Rahman, Haseeb and Mannur, Vijay},
  booktitle={IEEE 802.1 Interim Meeting},
  year={2015}
}

@article{denuto2001lin,
  title={LIN Bus and its Potential for use in Distributed Multiplex Applications},
  author={DeNuto, John V and Ewbank, Stephen and Kleja, Francis and Lupini, Christopher A and Perisho Jr, Robert A},
  journal={SAE transactions},
  pages={135--142},
  year={2001},
  publisher={JSTOR}
}

@inproceedings{soares2008reducing,
  title={Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer},
  author={Soares, Livio and Tam, David and Stumm, Michael},
  booktitle={Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture},
  pages={258--269},
  year={2008},
  organization={IEEE Computer Society}
}

@inproceedings{agrawal2017contention,
  title={Contention-aware dynamic memory bandwidth isolation with predictability in cots multicores: An avionics case study},
  author={Agrawal, Ankit and Fohler, Gerhard and Freitag, Johannes and Nowotsch, Jan and Uhrig, Sascha and Paulitsch, Michael},
  booktitle={29th Euromicro Conference on Real-Time Systems (ECRTS 2017)},
  year={2017},
  organization={Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik}
}

@inproceedings{pellizzoni2016memory,
  title={Memory servers for multicore systems},
  author={Pellizzoni, Rodolfo and Yun, Heechul},
  booktitle={2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS)},
  pages={1--12},
  year={2016},
  organization={IEEE}
}

@article{li2007chronos,
  title={Chronos: A timing analyzer for embedded software},
  author={Li, Xianfeng and Liang, Yun and Mitra, Tulika and Roychoudhury, Abhik},
  journal={Science of Computer Programming},
  volume={69},
  number={1-3},
  pages={56--67},
  year={2007},
  publisher={Elsevier}
}

@inproceedings{ballabriga2010otawa,
  title={OTAWA: an open toolbox for adaptive WCET analysis},
  author={Ballabriga, Cl{\'e}ment and Cass{\'e}, Hugues and Rochange, Christine and Sainrat, Pascal},
  booktitle={IFIP International Workshop on Software Technolgies for Embedded and Ubiquitous Systems},
  pages={35--46},
  year={2010},
  organization={Springer}
}

@online{rapitime,
  author={Rapita Systems},
  title={RapiTime product's homepage},
  url={https://www.rapitasystems.com/products/rapitime}
}

@inproceedings{courtaud2019improving,
  keyword={international},
  title={Improving Prediction Accuracy of Memory Interferences for Multicore Platforms},
  author={Courtaud, C{\'e}dric and Sopena, Julien and Muller, Gilles and Gracia P{\'e}rez, Daniel},
  booktitle={2019 40th IEEE International Real-Time Systems Symposium (RTSS'19)},
  year={2019},
  organization={IEEE}
}

@inproceedings{courtaud2017compas,
  keyword={national},
  title={ReprÃ©sentation spatiale et pseudo-temporelle des comportements mÃ©moire d'une application},
  author={Courtaud, C{\'e}dric and  Jean, Xavier and FaugÃ¨re, Madeleine and Muller, Gilles and Sopena, Julien},
  booktitle={ConfÃ©rence dâinformatique en ParallÃ©lisme, Architecture et SystÃ¨me (COMPAS'2017)},
  year={2017}
}

@inproceedings{courtaud2019compas,
  keyword={national},
  title={CaractÃ©riser lâimpact des interfÃ©rences mÃ©moires dans les systÃ¨mes temps rÃ©el et multicoeur Ã  partir des comportements applicatifs},
  author={Courtaud, C{\'e}dric and Sopena, Julien and Muller, Gilles and Gracia P{\'e}rez, Daniel},
  booktitle={ConfÃ©rence dâinformatique en ParallÃ©lisme, Architecture et SystÃ¨me (COMPAS'2019)},
  year={2019}
}