
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118360                       # Number of seconds simulated
sim_ticks                                118360295270                       # Number of ticks simulated
final_tick                               1171029313335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89284                       # Simulator instruction rate (inst/s)
host_op_rate                                   112586                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3200525                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908628                       # Number of bytes of host memory used
host_seconds                                 36981.52                       # Real time elapsed on the host
sim_insts                                  3301855840                       # Number of instructions simulated
sim_ops                                    4163598769                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2434176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       583808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       461312                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3484672                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1175296                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1175296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19017                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4561                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3604                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27224                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9182                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9182                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20565816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4932465                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3897523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29441224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9929816                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9929816                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9929816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20565816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4932465                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3897523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39371041                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142089191                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23415145                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18975536                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028893                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9409416                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8992003                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2502556                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90234                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102122199                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128890148                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23415145                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11494559                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28159545                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6581482                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3259157                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11917327                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1636546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138048547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.139863                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109889002     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2648463      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2022479      1.47%     82.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959116      3.59%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114099      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1600944      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1215111      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          760762      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13838571     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138048547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164792                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907107                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100925713                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4820779                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27724879                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111340                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4465834                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041054                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41821                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155468538                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        78660                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4465834                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101781334                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1349897                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2015544                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26971471                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1464465                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153872376                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        22678                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        270719                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601523                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       161095                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216191950                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716673169                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716673169                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45496440                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37429                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20894                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4976269                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14836727                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7246684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122812                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1607654                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151143078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37407                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140413127                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189555                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27531469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59664464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138048547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017129                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564723                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79242504     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24711847     17.90%     75.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546419      8.36%     83.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8464543      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7527020      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2987841      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959908      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459640      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148825      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138048547                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564074     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113054     13.80%     82.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142041     17.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117849159     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111112      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13259666      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7176656      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140413127                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988204                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005834                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419883525                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178712366                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136881491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141232296                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345696                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3602759                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1029                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       220911                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4465834                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         837269                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        92167                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151180485                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14836727                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7246684                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20873                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         80526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2260311                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137885770                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12743316                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2527357                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918195                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19585754                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7174879                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970417                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137061938                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136881491                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82097427                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227432872                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963349                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360974                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28372764                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031766                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133582713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919351                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692742                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83216557     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23560474     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10383844      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5447270      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4334920      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561666      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321610      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989183      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2767189      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133582713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2767189                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281997723                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306830467                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4040644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420892                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420892                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703783                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703783                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621764750                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190663196                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145459547                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142088850                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23791767                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19297596                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2028725                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9833097                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9158776                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2561495                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94066                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103975219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130097431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23791767                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11720271                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28636245                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6602555                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2667421                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12144920                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1594956                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139826766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.138769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.542732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111190521     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2018013      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3692253      2.64%     83.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3348385      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2129231      1.52%     87.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1746849      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1012702      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1055226      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13633586      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139826766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167443                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.915606                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102916961                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4046699                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28267462                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47990                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4547650                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4112422                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157459522                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4547650                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       103743710                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1085795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1783256                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27470294                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1196057                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155703138                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        227879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       516314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    220274371                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    725050392                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    725050392                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174461101                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45813191                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34356                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17178                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4291806                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14753258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7324281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83349                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637683                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152756647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141990031                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160256                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26709420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     58596006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    139826766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015471                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560616                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80343450     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24489727     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12868564      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7438564      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8234640      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3052085      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2714246      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       520897      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       164593      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139826766                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         569547     68.92%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116763     14.13%     83.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       140114     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119571810     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2009620      1.42%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17178      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13104452      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7286971      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141990031                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999305                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             826424                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005820                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424793508                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    179500640                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138877638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142816455                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       273266                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3380020                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119388                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4547650                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         701341                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       108435                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152791003                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14753258                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7324281                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17178                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         94088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          217                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1135845                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1132800                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2268645                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139647829                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12585439                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2342202                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19872070                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19873564                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7286631                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982820                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139004992                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138877638                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81046077                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        227581055                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977400                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101605457                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125106476                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     27684910                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34356                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2054261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135279116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83817410     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23840013     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11842214      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4027824      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4959671      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1738644      1.29%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1223339      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1013383      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2816618      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135279116                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101605457                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125106476                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18578111                       # Number of memory references committed
system.switch_cpus1.commit.loads             11373225                       # Number of loads committed
system.switch_cpus1.commit.membars              17178                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18057796                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112711442                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2580403                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2816618                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285253884                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310130663                       # The number of ROB writes
system.switch_cpus1.timesIdled                  42987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2262084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101605457                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125106476                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101605457                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.398437                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.398437                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.715084                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.715084                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628805282                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194414837                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      146702929                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34356                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142089191                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23939830                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19614916                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2025586                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9836724                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9473967                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2449697                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93180                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106085323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128461530                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23939830                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11923664                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27852167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6076931                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3604742                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12413902                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1583171                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141576098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113723931     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2246373      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3836303      2.71%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2216200      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1737489      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1543423      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          934889      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2333472      1.65%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13004018      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141576098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168485                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904091                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105432235                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4773185                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27264383                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72639                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4033655                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3922465                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154869262                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4033655                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105963111                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         605600                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3275392                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26788900                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       909437                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153816791                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95201                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217112711                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    715647111                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    715647111                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173829007                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43283696                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34594                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17325                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2665964                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14310526                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7303447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70987                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1663709                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148766731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139600666                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88827                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22219715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49387586                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141576098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986047                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546894                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84607727     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21861207     15.44%     75.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11780757      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8751643      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8521095      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3165819      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2385923      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321413      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       180514      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141576098                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124361     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165876     37.40%     65.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153309     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117818603     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1890848      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17269      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12595429      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7278517      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139600666                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982486                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             443546                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    421309802                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171021279                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136623520                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140044212                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286496                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3015114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120421                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4033655                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         405426                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53969                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148801326                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       836532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14310526                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7303447                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17325                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1162549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080935                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243484                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137432109                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12279024                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2168556                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19557338                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19452579                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7278314                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967224                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136623562                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136623520                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80804363                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223853825                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961534                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360969                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101069085                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124582233                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24219323                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34540                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2042700                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137542443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714462                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87161061     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24281173     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9492248      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4997259      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4254377      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2043398      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       961004      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1491119      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2860804      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137542443                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101069085                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124582233                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18478438                       # Number of memory references committed
system.switch_cpus2.commit.loads             11295412                       # Number of loads committed
system.switch_cpus2.commit.membars              17270                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18075454                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112156249                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2576759                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2860804                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283483195                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301638435                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 513093                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101069085                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124582233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101069085                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405862                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405862                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711307                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711307                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       618034935                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190748028                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144564225                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34540                       # number of misc regfile writes
system.l20.replacements                         19031                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727323                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29271                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.847904                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.459551                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.322663                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3659.413939                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6325.803848                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024068                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000813                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357365                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617754                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53935                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53935                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19882                       # number of Writeback hits
system.l20.Writeback_hits::total                19882                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53935                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53935                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53935                       # number of overall hits
system.l20.overall_hits::total                  53935                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        19017                       # number of ReadReq misses
system.l20.ReadReq_misses::total                19030                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        19017                       # number of demand (read+write) misses
system.l20.demand_misses::total                 19030                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        19017                       # number of overall misses
system.l20.overall_misses::total                19030                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5306345709                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5310094578                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5306345709                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5310094578                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5306345709                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5310094578                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72952                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72965                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19882                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19882                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72952                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72965                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72952                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72965                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.260678                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260810                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.260678                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.260810                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.260678                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.260810                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 279031.693169                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 279038.075565                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 279031.693169                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 279038.075565                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 279031.693169                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 279038.075565                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3532                       # number of writebacks
system.l20.writebacks::total                     3532                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        19017                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           19030                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        19017                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            19030                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        19017                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           19030                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4128701559                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4131646575                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4128701559                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4131646575                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4128701559                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4131646575                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.260678                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260810                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.260678                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.260810                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.260678                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.260810                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217105.829468                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217112.274041                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217105.829468                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217112.274041                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217105.829468                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217112.274041                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4575                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          371003                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14815                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.042389                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.934456                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.738667                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2131.919862                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7779.407014                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030853                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001244                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.208195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759708                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34786                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34786                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10481                       # number of Writeback hits
system.l21.Writeback_hits::total                10481                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34786                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34786                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34786                       # number of overall hits
system.l21.overall_hits::total                  34786                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4561                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4575                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4561                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4575                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4561                       # number of overall misses
system.l21.overall_misses::total                 4575                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3414859                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1298708419                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1302123278                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3414859                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1298708419                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1302123278                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3414859                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1298708419                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1302123278                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39347                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39361                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10481                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10481                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39347                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39361                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39347                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39361                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115917                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116232                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115917                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116232                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115917                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116232                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284742.034422                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284617.109945                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284742.034422                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284617.109945                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 243918.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284742.034422                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284617.109945                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3282                       # number of writebacks
system.l21.writebacks::total                     3282                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4561                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4575                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4561                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4575                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4561                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4575                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1016226704                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1018774293                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1016226704                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1018774293                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2547589                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1016226704                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1018774293                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115917                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116232                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115917                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116232                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115917                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116232                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222807.871958                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222682.905574                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222807.871958                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222682.905574                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 181970.642857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222807.871958                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222682.905574                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3619                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          333859                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15907                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.988181                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.960046                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997281                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1717.942458                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.577048                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9856.523168                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056475                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001220                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.139807                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000372                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.802126                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29743                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29743                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9772                       # number of Writeback hits
system.l22.Writeback_hits::total                 9772                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29743                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29743                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29743                       # number of overall hits
system.l22.overall_hits::total                  29743                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3619                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3604                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3619                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3604                       # number of overall misses
system.l22.overall_misses::total                 3619                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4328569                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1016172052                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1020500621                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4328569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1016172052                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1020500621                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4328569                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1016172052                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1020500621                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33347                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33362                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9772                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9772                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33347                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33362                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33347                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33362                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108076                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108477                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108076                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108477                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108076                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108477                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 281956.729190                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 281984.145068                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 281956.729190                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 281984.145068                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 281956.729190                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 281984.145068                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2369                       # number of writebacks
system.l22.writebacks::total                     2369                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3619                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3604                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3619                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3604                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3619                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    792977040                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    796378609                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    792977040                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    796378609                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    792977040                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    796378609                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108076                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108477                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108076                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108477                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108076                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108477                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220026.925638                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220054.879525                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220026.925638                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220054.879525                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220026.925638                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220054.879525                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011924928                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040171.225806                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11917311                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11917311                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11917311                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11917311                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11917311                       # number of overall hits
system.cpu0.icache.overall_hits::total       11917311                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11917327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11917327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11917327                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11917327                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11917327                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11917327                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72952                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582910                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73208                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2453.050350                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504325                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495675                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900408                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099592                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9592565                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9592565                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20622                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20622                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16585270                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16585270                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16585270                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16585270                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       177310                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       177310                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       177310                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        177310                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       177310                       # number of overall misses
system.cpu0.dcache.overall_misses::total       177310                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23833095890                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23833095890                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23833095890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23833095890                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23833095890                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23833095890                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9769875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9769875                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16762580                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16762580                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16762580                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16762580                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018149                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018149                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010578                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 134414.843438                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 134414.843438                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 134414.843438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 134414.843438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 134414.843438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 134414.843438                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19882                       # number of writebacks
system.cpu0.dcache.writebacks::total            19882                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       104358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       104358                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       104358                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       104358                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       104358                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       104358                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72952                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72952                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72952                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8990825346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8990825346                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8990825346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8990825346                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8990825346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8990825346                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004352                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004352                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 123243.027552                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 123243.027552                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 123243.027552                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 123243.027552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 123243.027552                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 123243.027552                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997459                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1010045212                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2181523.136069                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997459                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12144903                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12144903                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12144903                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12144903                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12144903                       # number of overall hits
system.cpu1.icache.overall_hits::total       12144903                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4375896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4375896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4375896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4375896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12144920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12144920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12144920                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12144920                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12144920                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12144920                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 257405.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 257405.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 257405.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3531059                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3531059                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3531059                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252218.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252218.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39346                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167999893                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39602                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4242.207288                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.751348                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.248652                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905279                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094721                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9466755                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9466755                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7171084                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7171084                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17178                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17178                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17178                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17178                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16637839                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16637839                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16637839                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16637839                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       119157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       119157                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       119157                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        119157                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       119157                       # number of overall misses
system.cpu1.dcache.overall_misses::total       119157                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14103884787                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14103884787                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14103884787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14103884787                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14103884787                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14103884787                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9585912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9585912                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7171084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7171084                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17178                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16756996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16756996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16756996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16756996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012430                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007111                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007111                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118363.879478                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118363.879478                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118363.879478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118363.879478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118363.879478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118363.879478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10481                       # number of writebacks
system.cpu1.dcache.writebacks::total            10481                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79810                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79810                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79810                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79810                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79810                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39347                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39347                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39347                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39347                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3598214141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3598214141                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3598214141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3598214141                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3598214141                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3598214141                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002348                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002348                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91448.246143                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91448.246143                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91448.246143                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91448.246143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91448.246143                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91448.246143                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997273                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013710172                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198937.466377                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997273                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12413886                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12413886                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12413886                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12413886                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12413886                       # number of overall hits
system.cpu2.icache.overall_hits::total       12413886                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4907419                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4907419                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4907419                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4907419                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4907419                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4907419                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12413902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12413902                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12413902                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12413902                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12413902                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12413902                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 306713.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 306713.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 306713.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4453069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4453069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4453069                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 296871.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33347                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162709998                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33603                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4842.127132                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.051082                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.948918                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902543                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097457                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9157421                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9157421                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7148487                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7148487                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17297                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17297                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17270                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17270                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16305908                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16305908                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16305908                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16305908                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85355                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85355                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85355                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85355                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85355                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85355                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8290464996                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8290464996                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8290464996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8290464996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8290464996                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8290464996                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9242776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9242776                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7148487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7148487                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17270                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16391263                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16391263                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16391263                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16391263                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009235                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009235                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97129.224955                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97129.224955                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97129.224955                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97129.224955                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97129.224955                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97129.224955                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9772                       # number of writebacks
system.cpu2.dcache.writebacks::total             9772                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52008                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52008                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52008                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52008                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52008                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33347                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33347                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33347                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2987008628                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2987008628                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2987008628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2987008628                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2987008628                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2987008628                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89573.533691                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89573.533691                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89573.533691                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89573.533691                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89573.533691                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89573.533691                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
