$date
	Mon Jan 25 12:54:15 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module i $end
$var wire 1 ! arriveCtrl $end
$var wire 1 " arriving $end
$var wire 1 # clk $end
$var wire 3 $ debugStateArriving [0:2] $end
$var wire 3 % debugStateDeparting [0:2] $end
$var wire 1 & departCtrl $end
$var wire 1 ' departing $end
$var wire 1 ( evacuateCtrl $end
$var wire 1 ) evacuated $end
$var wire 1 * innerDoor $end
$var wire 1 + innerDoorCtrl $end
$var wire 1 , outerDoor $end
$var wire 1 - outerDoorCtrl $end
$var wire 1 . pressurizeCtrl $end
$var wire 1 / pressurized $end
$var wire 1 0 rst $end
$var reg 1 1 garageFull $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
11
00
x/
0.
0-
x,
0+
x*
x)
0(
0'
0&
bx %
bx $
0#
0"
0!
$end
#20
b0 $
b0 %
1#
#40
1)
0/
01
0#
10
#60
0*
0,
1#
#80
0#
00
#100
1#
#120
0#
1!
#140
1"
1#
#160
0#
0!
#180
b1 $
1#
#200
0#
1.
#220
0)
1#
#240
0#
0.
#260
1#
#280
0#
#300
1#
#320
0#
#340
1#
#360
0#
#380
1#
#400
0#
#420
b10 $
1#
#440
0#
#460
1#
#480
0#
#500
1/
1#
#520
0#
#540
1#
#560
1,
0#
1-
#580
b11 $
1#
#600
0#
0-
#620
b100 $
1#
#640
0,
0#
1-
#660
1#
#680
0#
0-
#700
1#
#720
0#
1(
#740
0/
1#
#760
0#
0(
#780
1#
#800
0#
#820
1#
#840
0#
#860
1#
#880
0#
#900
1#
#920
0#
#940
1#
#960
0#
#980
1#
#1000
0#
#1020
1)
1#
#1040
0#
#1060
1#
#1080
1*
0#
1+
#1100
11
0"
b101 $
1#
#1120
0#
0+
#1140
b0 $
1#
#1200
