<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="./isim.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_auto_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="75" />
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_ext" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_ext[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ext[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_ext" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_ext[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_ext[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/A_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">A_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">A_data[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[7:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/mem_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/mem_re" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_re</obj_property>
      <obj_property name="ObjectShortName">mem_re</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/halt" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">halt</obj_property>
      <obj_property name="ObjectShortName">halt</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/clock" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_bus" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_bus[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr_bus[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_bus" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_bus[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_bus[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">F_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">F_data[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/temp1_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">temp1_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">temp1_data[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/temp0_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">temp0_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">temp0_data[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data_out[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_flags_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_flags_in[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_flags_in[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_flags_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_flags_out[3:0]</obj_property>
      <obj_property name="ObjectShortName">alu_flags_out[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_data_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_data_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_data_out[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_data_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_data_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_data_addr[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_data_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_data_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_buf_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">addr_buf_load</obj_property>
      <obj_property name="ObjectShortName">addr_buf_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_buf_write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">addr_buf_write</obj_property>
      <obj_property name="ObjectShortName">addr_buf_write</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_buf_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_buf_load</obj_property>
      <obj_property name="ObjectShortName">data_buf_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_buf_write" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_buf_write</obj_property>
      <obj_property name="ObjectShortName">data_buf_write</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_buf_load_ext" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">addr_buf_load_ext</obj_property>
      <obj_property name="ObjectShortName">addr_buf_load_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_buf_write_ext" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">addr_buf_write_ext</obj_property>
      <obj_property name="ObjectShortName">addr_buf_write_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_buf_load_ext" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_buf_load_ext</obj_property>
      <obj_property name="ObjectShortName">data_buf_load_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/data_buf_write_ext" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">data_buf_write_ext</obj_property>
      <obj_property name="ObjectShortName">data_buf_write_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/inst_reg_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">inst_reg_load</obj_property>
      <obj_property name="ObjectShortName">inst_reg_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/A_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">A_load</obj_property>
      <obj_property name="ObjectShortName">A_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">F_load</obj_property>
      <obj_property name="ObjectShortName">F_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/temp1_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">temp1_load</obj_property>
      <obj_property name="ObjectShortName">temp1_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/temp0_load" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">temp0_load</obj_property>
      <obj_property name="ObjectShortName">temp0_load</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_data_gate" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_data_gate</obj_property>
      <obj_property name="ObjectShortName">regfile_data_gate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/A_data_gate" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">A_data_gate</obj_property>
      <obj_property name="ObjectShortName">A_data_gate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_data_gate" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">F_data_gate</obj_property>
      <obj_property name="ObjectShortName">F_data_gate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_addr_gate" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_addr_gate</obj_property>
      <obj_property name="ObjectShortName">regfile_addr_gate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data_gate" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data_gate</obj_property>
      <obj_property name="ObjectShortName">alu_data_gate</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data1_in_sel" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data1_in_sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data1_in_sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data0_in_sel" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data0_in_sel[1:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data0_in_sel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/addr_ff00_sel" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">addr_ff00_sel</obj_property>
      <obj_property name="ObjectShortName">addr_ff00_sel</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_op" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_op[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_op[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_size" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_size</obj_property>
      <obj_property name="ObjectShortName">alu_size</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_rn_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_rn_in[4:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_rn_in[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_rn_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_rn_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">regfile_rn_out[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_we</obj_property>
      <obj_property name="ObjectShortName">regfile_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_change16" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_change16</obj_property>
      <obj_property name="ObjectShortName">regfile_change16</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_inc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_inc</obj_property>
      <obj_property name="ObjectShortName">regfile_inc</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/regfile_jp_hl" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_jp_hl</obj_property>
      <obj_property name="ObjectShortName">regfile_jp_hl</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/regfile_we_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_we_l</obj_property>
      <obj_property name="ObjectShortName">regfile_we_l</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/regfile_inc_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_inc_l</obj_property>
      <obj_property name="ObjectShortName">regfile_inc_l</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/regfile_change16_l" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_change16_l</obj_property>
      <obj_property name="ObjectShortName">regfile_change16_l</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_out_hi" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_out_hi</obj_property>
      <obj_property name="ObjectShortName">rn16_out_hi</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_out_lo" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_out_lo</obj_property>
      <obj_property name="ObjectShortName">rn16_out_lo</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_in_hi" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_in_hi</obj_property>
      <obj_property name="ObjectShortName">rn16_in_hi</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_in_lo" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_in_lo</obj_property>
      <obj_property name="ObjectShortName">rn16_in_lo</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_out" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_out</obj_property>
      <obj_property name="ObjectShortName">rn16_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/rn16_in" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rn16_in</obj_property>
      <obj_property name="ObjectShortName">rn16_in</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/nin_rn_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">nin_rn_out[2:0]</obj_property>
      <obj_property name="ObjectShortName">nin_rn_out[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/nin_rn_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">nin_rn_in[2:0]</obj_property>
      <obj_property name="ObjectShortName">nin_rn_in[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/m_cycles" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">m_cycles[3:0]</obj_property>
      <obj_property name="ObjectShortName">m_cycles[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/next_cycle" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">next_cycle[4:0]</obj_property>
      <obj_property name="ObjectShortName">next_cycle[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/cycle" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">cycle[4:0]</obj_property>
      <obj_property name="ObjectShortName">cycle[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/cb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cb</obj_property>
      <obj_property name="ObjectShortName">cb</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/next_cb" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">next_cb</obj_property>
      <obj_property name="ObjectShortName">next_cb</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_decode/regfile_inc_pc" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">regfile_inc_pc</obj_property>
      <obj_property name="ObjectShortName">regfile_inc_pc</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data1_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data1_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data1_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/alu_data0_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_data0_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">alu_data0_in[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/taken" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">taken</obj_property>
      <obj_property name="ObjectShortName">taken</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/fd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">fd[31:0]</obj_property>
      <obj_property name="ObjectShortName">fd[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_Z" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">F_Z[31:0]</obj_property>
      <obj_property name="ObjectShortName">F_Z[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_N" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">F_N[31:0]</obj_property>
      <obj_property name="ObjectShortName">F_N[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_H" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">F_H[31:0]</obj_property>
      <obj_property name="ObjectShortName">F_H[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/F_C" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">F_C[31:0]</obj_property>
      <obj_property name="ObjectShortName">F_C[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mem[0:4,15:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:4,15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem[0]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[0,15:0]</obj_property>
         <obj_property name="ObjectShortName">mem[0,15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem[1]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[1,15:0]</obj_property>
         <obj_property name="ObjectShortName">mem[1,15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem[2]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[2,15:0]</obj_property>
         <obj_property name="ObjectShortName">mem[2,15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem[3]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[3,15:0]</obj_property>
         <obj_property name="ObjectShortName">mem[3,15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject fp_name="/cpu_auto_testbench/dut/gb80_regfile/mem[4]" type="array" db_ref_id="1">
         <obj_property name="ElementShortName">[4,15:0]</obj_property>
         <obj_property name="ObjectShortName">mem[4,15:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
