/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/include/registers/p9a_misc_scom_addresses.h $             */
/*                                                                        */
/* OpenPOWER OnChipController Project                                     */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2011,2017                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */
// Axone MC Primary Memory Configuration Register, Inband
#define P9A_MI_0_MCFGPR0  0x0501080C
#define P9A_MI_1_MCFGPR0  0x0501088C
#define P9A_MI_2_MCFGPR0  0x0301080C
#define P9A_MI_3_MCFGPR0  0x0301088C

#define P9A_MI_0_MCFGPR1  0x0501080D
#define P9A_MI_1_MCFGPR1  0x0501088D
#define P9A_MI_2_MCFGPR1  0x0301080D
#define P9A_MI_3_MCFGPR1  0x0301088D

// Axone MC Sync Command Register
#define P9A_MI_0_MCSYNC   0x05010815
#define P9A_MI_1_MCSYNC   0x05010895
#define P9A_MI_2_MCSYNC   0x03010815
#define P9A_MI_3_MCSYNC   0x03010895

// Axone PB Mode register
#define P9A_PU_NMMU_MMCQ_PB_MODE_REG 0x05012C15
