--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -1.256(F)|    1.528(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    3.107(R)|   -1.355(R)|clock_27mhz_BUFGP |   0.000|
button_up   |    2.784(R)|   -1.229(R)|clock_27mhz_BUFGP |   0.000|
switch<6>   |    3.275(R)|   -2.472(R)|clock_27mhz_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.949(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   14.282(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.929(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.247(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   16.255(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.665(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   15.357(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   15.308(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   15.527(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.407(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   15.750(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   15.357(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.661(R)|clock_27mhz_BUFGP |   0.000|
analyzer3_clock  |   14.991(R)|clock_27mhz_BUFGP |   0.000|
audio_reset_b    |   12.956(R)|clock_27mhz_BUFGP |   0.000|
disp_clock       |    9.447(R)|clock_27mhz_BUFGP |   0.000|
led<6>           |   10.843(R)|clock_27mhz_BUFGP |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    7.827|         |    9.298|    3.283|
clock_27mhz    |    2.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.526|         |         |         |
clock_27mhz    |    6.039|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.661|
---------------+-----------------+---------+


Analysis completed Tue Nov 25 18:06:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



