{"Source Block": ["oh/elink/dv/dv_elink.v@244:254@HdlIdDef", "   reg [31:0] \t\t etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk; //for pll-->cclk, rxclk, txclk\n\n   //######\n   //CLOCKS for all\n   //######\n   /*eclocks AUTO_TEMPLATE (\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@240:250", "   \n   wire                 emem_wait;\n\n   \n   reg [31:0] \t\t etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk; //for pll-->cclk, rxclk, txclk\n\n"], ["oh/elink/dv/dv_elink.v@239:249", "\n   \n   wire                 emem_wait;\n\n   \n   reg [31:0] \t\t etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk; //for pll-->cclk, rxclk, txclk\n"]], "Diff Content": {"Delete": [[249, "   wire clkin         = clk; //for pll-->cclk, rxclk, txclk\n"]], "Add": []}}