From 252eacb7a415ab426c2bbf363923babb97791557 Mon Sep 17 00:00:00 2001
From: Luc Verhaegen <libv@codethink.co.uk>
Date: Fri, 26 Oct 2012 14:16:20 +0200
Subject: [PATCH 846/944] video:sunxi:disp: unify disp_clk.c Signed-off-by:
 Luc Verhaegen <libv@codethink.co.uk>

---
 .../video/sunxi/disp/de_bsp_sun4i/de/disp_clk.c    |  57 ++++++++++-
 .../video/sunxi/disp/de_bsp_sun5i/de/disp_clk.c    | 104 +++++++++++++++++++--
 2 files changed, 151 insertions(+), 10 deletions(-)

diff --git a/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_clk.c b/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_clk.c
index 3e9279c..f8e9f02 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_clk.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_clk.c
@@ -170,8 +170,10 @@ __s32 image_clk_init(__u32 sel)
 			OSAL_CCMU_SetMclkDiv(h_debe0mclk, 2);
 		}
 		OSAL_CCMU_MclkOnOff(h_debe0ahbclk, CLK_ON);
+#ifdef CONFIG_ARCH_SUN4I
 		OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_ON);
 		OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_OFF);
+#endif
 		OSAL_CCMU_MclkOnOff(h_debe0mclk, CLK_ON);
 
 		g_clk_status |= (CLK_DEBE0_AHB_ON | CLK_DEBE0_MOD_ON);
@@ -198,8 +200,10 @@ __s32 image_clk_init(__u32 sel)
 		}
 
 		OSAL_CCMU_MclkOnOff(h_debe1ahbclk, CLK_ON);
+#ifdef CONFIG_ARCH_SUN4I
 		OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_ON);
 		OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_OFF);
+#endif
 		OSAL_CCMU_MclkOnOff(h_debe1mclk, CLK_ON);
 
 		g_clk_status |= (CLK_DEBE1_AHB_ON | CLK_DEBE1_MOD_ON);
@@ -403,9 +407,15 @@ __s32 lcdc_clk_init(__u32 sel)
 		h_lcd0ch1mclk1 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD0CH1_S1);
 		h_lcd0ch1mclk2 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD0CH1_S2);
 
+#ifdef CONFIG_ARCH_SUN4I
 		OSAL_CCMU_SetMclkSrc(h_lcd0ch0mclk0, AW_SYS_CLK_PLL7);	//Default to Video Pll0
 		OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk1, AW_SYS_CLK_PLL7);	//Default to Video Pll0
 		//OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk2, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+#else
+		OSAL_CCMU_SetMclkSrc(h_lcd0ch0mclk0, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+		OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk1, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+#endif
+
 		OSAL_CCMU_SetMclkDiv(h_lcd0ch1mclk2, 10);
 		OSAL_CCMU_SetMclkDiv(h_lcd0ch1mclk1, 10);
 #ifdef RESET_OSAL
@@ -428,9 +438,15 @@ __s32 lcdc_clk_init(__u32 sel)
 		h_lcd1ch1mclk1 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD1CH1_S1);
 		h_lcd1ch1mclk2 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD1CH1_S2);
 
+#ifdef CONFIG_ARCH_SUN4I
 		OSAL_CCMU_SetMclkSrc(h_lcd1ch0mclk0, AW_SYS_CLK_PLL7);	//Default to Video Pll0
 		OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk1, AW_SYS_CLK_PLL7);	//Default to Video Pll0
 		//OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk2, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+#else
+		OSAL_CCMU_SetMclkSrc(h_lcd1ch0mclk0, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+		OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk1, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+#endif
+
 		OSAL_CCMU_SetMclkDiv(h_lcd1ch1mclk2, 10);
 		OSAL_CCMU_SetMclkDiv(h_lcd1ch1mclk1, 10);
 #ifdef RESET_OSAL
@@ -535,6 +551,9 @@ __s32 tve_clk_init(__u32 sel)
 {
 	if(sel == 0)
 	{
+#ifdef CONFIG_ARCH_SUN5I
+		OSAL_CCMU_MclkReset(h_lcd0ch1mclk2, RST_INVAILD);
+#endif
 		h_tvenc0ahbclk = OSAL_CCMU_OpenMclk(AW_MOD_CLK_AHB_TVE0);
 		OSAL_CCMU_MclkOnOff(h_tvenc0ahbclk, CLK_ON);
 
@@ -557,6 +576,9 @@ __s32 tve_clk_exit(__u32 sel)
 	{
 		OSAL_CCMU_MclkOnOff(h_tvenc0ahbclk, CLK_OFF);
 		OSAL_CCMU_CloseMclk(h_tvenc0ahbclk);
+#ifdef CONFIG_ARCH_SUN5I
+		OSAL_CCMU_MclkReset(h_lcd0ch1mclk2, RST_VAILD);
+#endif
 
 		g_clk_status &= CLK_TVENC0_AHB_OFF;
 	}
@@ -587,12 +609,21 @@ __s32 hdmi_clk_init(void)
 #ifdef RESET_OSAL
 	OSAL_CCMU_MclkReset(h_hdmimclk, RST_INVAILD);
 #endif
+#ifdef CONFIG_ARCH_SUN4I
 	OSAL_CCMU_SetMclkSrc(h_hdmimclk, AW_SYS_CLK_PLL7);
+#else
+	OSAL_CCMU_SetMclkSrc(h_hdmimclk, AW_SYS_CLK_PLL3);
+#endif
 	OSAL_CCMU_SetMclkDiv(h_hdmimclk, 1);
 
 	OSAL_CCMU_MclkOnOff(h_hdmiahbclk, CLK_ON);
 	g_clk_status |= CLK_HDMI_AHB_ON;
 
+#ifdef CONFIG_ARCH_SUN5I
+	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_ON);
+	g_clk_status |= CLK_HDMI_MOD_ON;
+#endif
+
 	return DIS_SUCCESS;
 }
 
@@ -605,6 +636,9 @@ __s32 hdmi_clk_exit(void)
 	OSAL_CCMU_MclkOnOff(h_hdmiahbclk, CLK_OFF);
 	OSAL_CCMU_CloseMclk(h_hdmiahbclk);
 	OSAL_CCMU_CloseMclk(h_hdmimclk);
+#ifdef CONFIG_ARCH_SUN5I
+	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_OFF);
+#endif
 
 	g_clk_status &= (CLK_HDMI_AHB_OFF & CLK_HDMI_MOD_OFF);
 
@@ -613,18 +647,20 @@ __s32 hdmi_clk_exit(void)
 
 __s32 hdmi_clk_on(void)
 {
+#ifdef CONFIG_ARCH_SUN4I
 	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_ON);
-
 	g_clk_status |= CLK_HDMI_MOD_ON;
+#endif
 
 	return DIS_SUCCESS;
 }
 
 __s32 hdmi_clk_off(void)
 {
+#ifdef CONFIG_ARCH_SUN4I
 	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_OFF);
-
 	g_clk_status &= CLK_HDMI_MOD_OFF;
+#endif
 
 	return DIS_SUCCESS;
 }
@@ -754,6 +790,7 @@ static __s32 LCD_PLL_Calc(__u32 sel, __panel_para_t * info, __u32 *divider)
 *
 *********************************************************************************************************
 */
+#ifdef CONFIG_ARCH_SUN4I
 static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
 {
 	__u32 another_lcdc, another_pll_use_status;
@@ -801,7 +838,23 @@ static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
 
     return ret;
 }
+#else
+static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
+{
+	__s32 ret = -1;
 
+    if(pll_clk <= (381000000 * 2))
+	{
+		ret = 0;
+    }
+    else
+    {
+        DE_WRN("Can't assign PLL for screen%d, pll_clk:%d\n",sel, pll_clk);
+    }
+
+    return ret;
+}
+#endif /* CONFIG_ARCH_SUN4I */
 
 /*
 *********************************************************************************************************
diff --git a/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_clk.c b/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_clk.c
index b9417d8..f8e9f02 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_clk.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_clk.c
@@ -170,8 +170,10 @@ __s32 image_clk_init(__u32 sel)
 			OSAL_CCMU_SetMclkDiv(h_debe0mclk, 2);
 		}
 		OSAL_CCMU_MclkOnOff(h_debe0ahbclk, CLK_ON);
-		//OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_ON);
-		//OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_OFF);
+#ifdef CONFIG_ARCH_SUN4I
+		OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_ON);
+		OSAL_CCMU_MclkOnOff(h_debe0dramclk, CLK_OFF);
+#endif
 		OSAL_CCMU_MclkOnOff(h_debe0mclk, CLK_ON);
 
 		g_clk_status |= (CLK_DEBE0_AHB_ON | CLK_DEBE0_MOD_ON);
@@ -198,8 +200,10 @@ __s32 image_clk_init(__u32 sel)
 		}
 
 		OSAL_CCMU_MclkOnOff(h_debe1ahbclk, CLK_ON);
-		//OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_ON);
-		//OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_OFF);
+#ifdef CONFIG_ARCH_SUN4I
+		OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_ON);
+		OSAL_CCMU_MclkOnOff(h_debe1dramclk, CLK_OFF);
+#endif
 		OSAL_CCMU_MclkOnOff(h_debe1mclk, CLK_ON);
 
 		g_clk_status |= (CLK_DEBE1_AHB_ON | CLK_DEBE1_MOD_ON);
@@ -403,8 +407,15 @@ __s32 lcdc_clk_init(__u32 sel)
 		h_lcd0ch1mclk1 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD0CH1_S1);
 		h_lcd0ch1mclk2 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD0CH1_S2);
 
+#ifdef CONFIG_ARCH_SUN4I
+		OSAL_CCMU_SetMclkSrc(h_lcd0ch0mclk0, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+		OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk1, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+		//OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk2, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+#else
 		OSAL_CCMU_SetMclkSrc(h_lcd0ch0mclk0, AW_SYS_CLK_PLL3);	//Default to Video Pll0
 		OSAL_CCMU_SetMclkSrc(h_lcd0ch1mclk1, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+#endif
+
 		OSAL_CCMU_SetMclkDiv(h_lcd0ch1mclk2, 10);
 		OSAL_CCMU_SetMclkDiv(h_lcd0ch1mclk1, 10);
 #ifdef RESET_OSAL
@@ -427,8 +438,15 @@ __s32 lcdc_clk_init(__u32 sel)
 		h_lcd1ch1mclk1 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD1CH1_S1);
 		h_lcd1ch1mclk2 = OSAL_CCMU_OpenMclk(AW_MOD_CLK_LCD1CH1_S2);
 
+#ifdef CONFIG_ARCH_SUN4I
+		OSAL_CCMU_SetMclkSrc(h_lcd1ch0mclk0, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+		OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk1, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+		//OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk2, AW_SYS_CLK_PLL7);	//Default to Video Pll0
+#else
 		OSAL_CCMU_SetMclkSrc(h_lcd1ch0mclk0, AW_SYS_CLK_PLL3);	//Default to Video Pll0
 		OSAL_CCMU_SetMclkSrc(h_lcd1ch1mclk1, AW_SYS_CLK_PLL3);	//Default to Video Pll0
+#endif
+
 		OSAL_CCMU_SetMclkDiv(h_lcd1ch1mclk2, 10);
 		OSAL_CCMU_SetMclkDiv(h_lcd1ch1mclk1, 10);
 #ifdef RESET_OSAL
@@ -533,7 +551,9 @@ __s32 tve_clk_init(__u32 sel)
 {
 	if(sel == 0)
 	{
+#ifdef CONFIG_ARCH_SUN5I
 		OSAL_CCMU_MclkReset(h_lcd0ch1mclk2, RST_INVAILD);
+#endif
 		h_tvenc0ahbclk = OSAL_CCMU_OpenMclk(AW_MOD_CLK_AHB_TVE0);
 		OSAL_CCMU_MclkOnOff(h_tvenc0ahbclk, CLK_ON);
 
@@ -556,7 +576,9 @@ __s32 tve_clk_exit(__u32 sel)
 	{
 		OSAL_CCMU_MclkOnOff(h_tvenc0ahbclk, CLK_OFF);
 		OSAL_CCMU_CloseMclk(h_tvenc0ahbclk);
+#ifdef CONFIG_ARCH_SUN5I
 		OSAL_CCMU_MclkReset(h_lcd0ch1mclk2, RST_VAILD);
+#endif
 
 		g_clk_status &= CLK_TVENC0_AHB_OFF;
 	}
@@ -587,15 +609,20 @@ __s32 hdmi_clk_init(void)
 #ifdef RESET_OSAL
 	OSAL_CCMU_MclkReset(h_hdmimclk, RST_INVAILD);
 #endif
+#ifdef CONFIG_ARCH_SUN4I
+	OSAL_CCMU_SetMclkSrc(h_hdmimclk, AW_SYS_CLK_PLL7);
+#else
 	OSAL_CCMU_SetMclkSrc(h_hdmimclk, AW_SYS_CLK_PLL3);
+#endif
 	OSAL_CCMU_SetMclkDiv(h_hdmimclk, 1);
 
 	OSAL_CCMU_MclkOnOff(h_hdmiahbclk, CLK_ON);
+	g_clk_status |= CLK_HDMI_AHB_ON;
 
+#ifdef CONFIG_ARCH_SUN5I
 	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_ON);
-
-	g_clk_status |= CLK_HDMI_AHB_ON;
 	g_clk_status |= CLK_HDMI_MOD_ON;
+#endif
 
 	return DIS_SUCCESS;
 }
@@ -609,20 +636,32 @@ __s32 hdmi_clk_exit(void)
 	OSAL_CCMU_MclkOnOff(h_hdmiahbclk, CLK_OFF);
 	OSAL_CCMU_CloseMclk(h_hdmiahbclk);
 	OSAL_CCMU_CloseMclk(h_hdmimclk);
+#ifdef CONFIG_ARCH_SUN5I
 	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_OFF);
+#endif
 
-	g_clk_status &= (CLK_HDMI_AHB_OFF & CLK_HDMI_MOD_OFF & CLK_HDMI_MOD_OFF);
+	g_clk_status &= (CLK_HDMI_AHB_OFF & CLK_HDMI_MOD_OFF);
 
 	return DIS_SUCCESS;
 }
 
 __s32 hdmi_clk_on(void)
 {
+#ifdef CONFIG_ARCH_SUN4I
+	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_ON);
+	g_clk_status |= CLK_HDMI_MOD_ON;
+#endif
+
 	return DIS_SUCCESS;
 }
 
 __s32 hdmi_clk_off(void)
 {
+#ifdef CONFIG_ARCH_SUN4I
+	OSAL_CCMU_MclkOnOff(h_hdmimclk, CLK_OFF);
+	g_clk_status &= CLK_HDMI_MOD_OFF;
+#endif
+
 	return DIS_SUCCESS;
 }
 
@@ -751,6 +790,55 @@ static __s32 LCD_PLL_Calc(__u32 sel, __panel_para_t * info, __u32 *divider)
 *
 *********************************************************************************************************
 */
+#ifdef CONFIG_ARCH_SUN4I
+static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
+{
+	__u32 another_lcdc, another_pll_use_status;
+	__s32 ret = -1;
+
+	another_lcdc = (sel == 0)? 1:0;
+	another_pll_use_status = gdisp.screen[another_lcdc].pll_use_status;
+
+	if(pll_clk >= 250000000 && pll_clk <= 300000000)
+	{
+		if((!(another_pll_use_status & VIDEO_PLL1_USED)) || (OSAL_CCMU_GetSrcFreq(AW_SYS_CLK_PLL7) == pll_clk))
+		{
+			ret = 1;
+		}
+		else if((!(another_pll_use_status & VIDEO_PLL0_USED)) || (OSAL_CCMU_GetSrcFreq(AW_SYS_CLK_PLL3) == pll_clk))
+		{
+			ret = 0;
+		}
+	}
+	else if(pll_clk <= (381000000 * 2))
+	{
+		if((!(another_pll_use_status & VIDEO_PLL0_USED)) || (OSAL_CCMU_GetSrcFreq(AW_SYS_CLK_PLL3) == pll_clk))
+		{
+			ret = 0;
+		}
+		else if((!(another_pll_use_status & VIDEO_PLL1_USED)) || (OSAL_CCMU_GetSrcFreq(AW_SYS_CLK_PLL7) == pll_clk))
+		{
+			ret = 1;
+		}
+    }
+	else if(pll_clk <= 1200000000)
+	{
+	    if(OSAL_sw_get_ic_ver() > 0xA)
+	    {
+	        ret = 2;//sata pll
+	    }
+	}
+
+    if(ret == -1)
+    {
+        DE_WRN("Can't assign PLL for screen%d, pll_clk:%d\n",sel, pll_clk);
+    }
+
+    DE_INF("====disp_pll_assign====: sel:%d,pll_clk:%d,pll_sel:%d\n", sel, pll_clk, ret);
+
+    return ret;
+}
+#else
 static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
 {
 	__s32 ret = -1;
@@ -766,7 +854,7 @@ static __s32 disp_pll_assign(__u32 sel, __u32 pll_clk)
 
     return ret;
 }
-
+#endif /* CONFIG_ARCH_SUN4I */
 
 /*
 *********************************************************************************************************
-- 
1.8.0

