// Seed: 865015410
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd65
) (
    output supply1 id_0,
    inout tri0 id_1,
    input tri _id_2,
    output tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    output supply0 id_7
);
  assign id_7 = 1;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  parameter id_10 = 1;
  logic id_11[id_2 : 1 'b0];
  ;
  always begin : LABEL_0
    if (1);
    else id_11 = 1;
  end
endmodule
