<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4011" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4011{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_4011{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4011{left:780px;bottom:1141px;letter-spacing:-0.14px;}
#t4_4011{left:70px;bottom:1084px;}
#t5_4011{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_4011{left:70px;bottom:1038px;letter-spacing:-0.09px;}
#t7_4011{left:156px;bottom:1038px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t8_4011{left:70px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_4011{left:70px;bottom:986px;}
#ta_4011{left:96px;bottom:989px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#tb_4011{left:96px;bottom:972px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tc_4011{left:96px;bottom:948px;}
#td_4011{left:122px;bottom:948px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#te_4011{left:122px;bottom:931px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_4011{left:122px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tg_4011{left:96px;bottom:890px;}
#th_4011{left:122px;bottom:890px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#ti_4011{left:122px;bottom:873px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tj_4011{left:96px;bottom:850px;letter-spacing:-0.15px;word-spacing:-0.29px;}
#tk_4011{left:96px;bottom:833px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tl_4011{left:70px;bottom:807px;}
#tm_4011{left:96px;bottom:810px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tn_4011{left:70px;bottom:784px;}
#to_4011{left:96px;bottom:787px;letter-spacing:-0.2px;}
#tp_4011{left:96px;bottom:763px;}
#tq_4011{left:122px;bottom:763px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_4011{left:122px;bottom:746px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#ts_4011{left:96px;bottom:722px;}
#tt_4011{left:122px;bottom:722px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_4011{left:122px;bottom:695px;}
#tv_4011{left:148px;bottom:697px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tw_4011{left:122px;bottom:672px;}
#tx_4011{left:148px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_4011{left:70px;bottom:648px;}
#tz_4011{left:96px;bottom:652px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t10_4011{left:96px;bottom:627px;}
#t11_4011{left:122px;bottom:627px;letter-spacing:-0.12px;word-spacing:-0.52px;}
#t12_4011{left:96px;bottom:604px;}
#t13_4011{left:122px;bottom:604px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_4011{left:122px;bottom:578px;}
#t15_4011{left:148px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_4011{left:122px;bottom:556px;}
#t17_4011{left:148px;bottom:558px;letter-spacing:-0.2px;word-spacing:-0.64px;}
#t18_4011{left:147px;bottom:542px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t19_4011{left:148px;bottom:517px;}
#t1a_4011{left:174px;bottom:517px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t1b_4011{left:148px;bottom:493px;}
#t1c_4011{left:174px;bottom:493px;letter-spacing:-0.15px;word-spacing:1.68px;}
#t1d_4011{left:174px;bottom:476px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1e_4011{left:148px;bottom:451px;}
#t1f_4011{left:174px;bottom:451px;letter-spacing:-0.16px;word-spacing:0.05px;}
#t1g_4011{left:148px;bottom:427px;}
#t1h_4011{left:174px;bottom:427px;letter-spacing:-0.15px;word-spacing:2.32px;}
#t1i_4011{left:174px;bottom:410px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1j_4011{left:174px;bottom:393px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#t1k_4011{left:148px;bottom:369px;}
#t1l_4011{left:174px;bottom:369px;letter-spacing:-0.14px;word-spacing:-0.15px;}
#t1m_4011{left:174px;bottom:352px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1n_4011{left:148px;bottom:328px;}
#t1o_4011{left:174px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.28px;}
#t1p_4011{left:174px;bottom:311px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1q_4011{left:70px;bottom:286px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1r_4011{left:70px;bottom:236px;letter-spacing:-0.1px;}
#t1s_4011{left:156px;bottom:236px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1t_4011{left:70px;bottom:212px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t1u_4011{left:70px;bottom:188px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_4011{left:70px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1w_4011{left:70px;bottom:137px;}
#t1x_4011{left:96px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1y_4011{left:96px;bottom:124px;letter-spacing:-0.13px;word-spacing:-0.4px;}

.s1_4011{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4011{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4011{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_4011{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4011{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4011{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4011" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4011Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4011" style="-webkit-user-select: none;"><object width="935" height="1210" data="4011/4011.svg" type="image/svg+xml" id="pdf4011" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4011" class="t s1_4011">Vol. 3C </span><span id="t2_4011" class="t s1_4011">27-17 </span>
<span id="t3_4011" class="t s2_4011">VM ENTRIES </span>
<span id="t4_4011" class="t s3_4011">• </span><span id="t5_4011" class="t s4_4011">The SMBASE register is unmodified by all VM entries except those that return from SMM. </span>
<span id="t6_4011" class="t s5_4011">27.3.2.2 </span><span id="t7_4011" class="t s5_4011">Loading Guest Segment Registers and Descriptor-Table Registers </span>
<span id="t8_4011" class="t s4_4011">For each of CS, SS, DS, ES, FS, GS, TR, and LDTR, fields are loaded from the guest-state area as follows: </span>
<span id="t9_4011" class="t s3_4011">• </span><span id="ta_4011" class="t s4_4011">The unusable bit is loaded from the access-rights field. This bit can never be set for TR (see Section 27.3.1.2). </span>
<span id="tb_4011" class="t s4_4011">If it is set for one of the other registers, the following apply: </span>
<span id="tc_4011" class="t s4_4011">— </span><span id="td_4011" class="t s4_4011">For each of CS, SS, DS, ES, FS, and GS, uses of the segment cause faults (general-protection exception or </span>
<span id="te_4011" class="t s4_4011">stack-fault exception) outside 64-bit mode, just as they would had the segment been loaded using a null </span>
<span id="tf_4011" class="t s4_4011">selector. This bit does not cause accesses to fault in 64-bit mode. </span>
<span id="tg_4011" class="t s4_4011">— </span><span id="th_4011" class="t s4_4011">If this bit is set for LDTR, uses of LDTR cause general-protection exceptions in all modes, just as they would </span>
<span id="ti_4011" class="t s4_4011">had LDTR been loaded using a null selector. </span>
<span id="tj_4011" class="t s4_4011">If this bit is clear for any of CS, SS, DS, ES, FS, GS, TR, and LDTR, a null selector value does not cause a fault </span>
<span id="tk_4011" class="t s4_4011">(general-protection exception or stack-fault exception). </span>
<span id="tl_4011" class="t s3_4011">• </span><span id="tm_4011" class="t s4_4011">TR. The selector, base, limit, and access-rights fields are loaded. </span>
<span id="tn_4011" class="t s3_4011">• </span><span id="to_4011" class="t s4_4011">CS. </span>
<span id="tp_4011" class="t s4_4011">— </span><span id="tq_4011" class="t s4_4011">The following fields are always loaded: selector, base address, limit, and (from the access-rights field) the </span>
<span id="tr_4011" class="t s4_4011">L, D, and G bits. </span>
<span id="ts_4011" class="t s4_4011">— </span><span id="tt_4011" class="t s4_4011">For the other fields, the unusable bit of the access-rights field is consulted: </span>
<span id="tu_4011" class="t s6_4011">• </span><span id="tv_4011" class="t s4_4011">If the unusable bit is 0, all of the access-rights field is loaded. </span>
<span id="tw_4011" class="t s6_4011">• </span><span id="tx_4011" class="t s4_4011">If the unusable bit is 1, the remainder of CS access rights are undefined after VM entry. </span>
<span id="ty_4011" class="t s3_4011">• </span><span id="tz_4011" class="t s4_4011">SS, DS, ES, FS, GS, and LDTR. </span>
<span id="t10_4011" class="t s4_4011">— </span><span id="t11_4011" class="t s4_4011">The selector fields are loaded. </span>
<span id="t12_4011" class="t s4_4011">— </span><span id="t13_4011" class="t s4_4011">For the other fields, the unusable bit of the corresponding access-rights field is consulted: </span>
<span id="t14_4011" class="t s6_4011">• </span><span id="t15_4011" class="t s4_4011">If the unusable bit is 0, the base-address, limit, and access-rights fields are loaded. </span>
<span id="t16_4011" class="t s6_4011">• </span><span id="t17_4011" class="t s4_4011">If the unusable bit is 1, the base address, the segment limit, and the remainder of the access rights are </span>
<span id="t18_4011" class="t s4_4011">undefined after VM entry with the following exceptions: </span>
<span id="t19_4011" class="t s4_4011">— </span><span id="t1a_4011" class="t s4_4011">Bits 3:0 of the base address for SS are cleared to 0. </span>
<span id="t1b_4011" class="t s4_4011">— </span><span id="t1c_4011" class="t s4_4011">SS.DPL is always loaded from the SS access-rights field. This will be the current privilege level </span>
<span id="t1d_4011" class="t s4_4011">(CPL) after the VM entry completes. </span>
<span id="t1e_4011" class="t s4_4011">— </span><span id="t1f_4011" class="t s4_4011">SS.B is always set to 1. </span>
<span id="t1g_4011" class="t s4_4011">— </span><span id="t1h_4011" class="t s4_4011">The base addresses for FS and GS are loaded from the corresponding fields in the VMCS. On </span>
<span id="t1i_4011" class="t s4_4011">processors that support Intel 64 architecture, the values loaded for base addresses for FS and GS </span>
<span id="t1j_4011" class="t s4_4011">are also manifest in the FS.base and GS.base MSRs. </span>
<span id="t1k_4011" class="t s4_4011">— </span><span id="t1l_4011" class="t s4_4011">On processors that support Intel 64 architecture, the base address for LDTR is set to an undefined </span>
<span id="t1m_4011" class="t s4_4011">but canonical value. </span>
<span id="t1n_4011" class="t s4_4011">— </span><span id="t1o_4011" class="t s4_4011">On processors that support Intel 64 architecture, bits 63:32 of the base addresses for SS, DS, and </span>
<span id="t1p_4011" class="t s4_4011">ES are cleared to 0. </span>
<span id="t1q_4011" class="t s4_4011">GDTR and IDTR are loaded using the base and limit fields. </span>
<span id="t1r_4011" class="t s5_4011">27.3.2.3 </span><span id="t1s_4011" class="t s5_4011">Loading Guest RIP, RSP, RFLAGS, and SSP </span>
<span id="t1t_4011" class="t s4_4011">RSP, RIP, and RFLAGS are loaded from the RSP field, the RIP field, and the RFLAGS field, respectively. </span>
<span id="t1u_4011" class="t s4_4011">If the “load CET” VM-entry control is 1, SSP (shadow-stack pointer) is loaded from the SSP field. </span>
<span id="t1v_4011" class="t s4_4011">The following items regard the upper 32 bits of these fields on VM entries that are not to 64-bit mode: </span>
<span id="t1w_4011" class="t s3_4011">• </span><span id="t1x_4011" class="t s4_4011">Bits 63:32 of RSP are undefined outside 64-bit mode. Thus, a logical processor may ignore the contents of </span>
<span id="t1y_4011" class="t s4_4011">bits 63:32 of the RSP field on VM entries that are not to 64-bit mode. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
