library IEEE;
use IEEE.std_logic_1164.all;

entity generatecond is 
port( d: in std_logic_vector (3 downto 0);
		y: out std_logic_vector (3 downto 0));
end generatecond;

architecture funcao of generatecond is
begin
	gen: for i in 3 downto 0 generate
		cond : if i = 3 generate
			y(i) <= d(i);
			end generate cond;
		incond : if i /= 3 generate
			y(i) <= d(i-1) xor d(i);
			end generate incond;	
	end generate gen;
end architecture;