This is an implementation of Simple RISC CPU in logisim inspired from IIT Delhi Prof Smruthi Sarangi course on COA https://www.cse.iitd.ac.in/~srsarangi/archbooksoft.html
