<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: intern_flash/inc/MK64F12_add.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_m_k64_f12__add_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_add.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef HG_MK64F12_ADD</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#define HG_MK64F12_ADD</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html">    5</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMap</a> {</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;  uint8_t RESERVED_0[8];</div><div class="line"><a name="l00007"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">    7</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">ACTLR</a>;                                  </div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;  uint8_t RESERVED_1[3316];</div><div class="line"><a name="l00009"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">    9</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">CPUID</a>;                                  </div><div class="line"><a name="l00010"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">   10</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">ICSR</a>;                                   </div><div class="line"><a name="l00011"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">   11</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">VTOR</a>;                                   </div><div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">   12</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">AIRCR</a>;                                  </div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">   13</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCR</a>;                                    </div><div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">   14</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">CCR</a>;                                    </div><div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">   15</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">SHPR1</a>;                                  </div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">   16</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SHPR2</a>;                                  </div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">   17</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SHPR3</a>;                                  </div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">   18</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SHCSR</a>;                                  </div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">   19</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">CFSR</a>;                                   </div><div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">   20</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">HFSR</a>;                                   </div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">   21</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">DFSR</a>;                                   </div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">   22</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">MMFAR</a>;                                  </div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">   23</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">BFAR</a>;                                   </div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">   24</a></span>&#160;  uint32_t <a class="code" href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">AFSR</a>;                                   </div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;} <span class="keyword">volatile</span> *<a class="code" href="struct_s_c_b___mem_map.html">SCB_MemMapPtr</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#gacc7b0065f69b9a0d772af30505d9d5e8">   38</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_REG(base)                      ((base)-&gt;ACTLR)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SCB_CPUID_REG(base)                      ((base)-&gt;CPUID)</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SCB_ICSR_REG(base)                       ((base)-&gt;ICSR)</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SCB_VTOR_REG(base)                       ((base)-&gt;VTOR)</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SCB_AIRCR_REG(base)                      ((base)-&gt;AIRCR)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SCB_SCR_REG(base)                        ((base)-&gt;SCR)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SCB_CCR_REG(base)                        ((base)-&gt;CCR)</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SCB_SHPR1_REG(base)                      ((base)-&gt;SHPR1)</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SCB_SHPR2_REG(base)                      ((base)-&gt;SHPR2)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SCB_SHPR3_REG(base)                      ((base)-&gt;SHPR3)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SCB_SHCSR_REG(base)                      ((base)-&gt;SHCSR)</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SCB_CFSR_REG(base)                       ((base)-&gt;CFSR)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SCB_HFSR_REG(base)                       ((base)-&gt;HFSR)</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SCB_DFSR_REG(base)                       ((base)-&gt;DFSR)</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SCB_MMFAR_REG(base)                      ((base)-&gt;MMFAR)</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SCB_BFAR_REG(base)                       ((base)-&gt;BFAR)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SCB_AFSR_REG(base)                       ((base)-&gt;AFSR)</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   -- SCB Register Masks</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gaae602d6292782f5741df72e5343d314a">   71</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_MASK                0x1u</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISMCYCINT_SHIFT               0</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_MASK                0x2u</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISDEFWBUF_SHIFT               1</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_MASK                   0x4u</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SCB_ACTLR_DISFOLD_SHIFT                  2</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga85fcec5a1a285bf2ead09d715e7fd825">   78</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_MASK                  0xFu</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_SHIFT                 0</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_REVISION_SHIFT))&amp;SCB_CPUID_REVISION_MASK)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_MASK                    0xFFF0u</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_SHIFT                   4</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_PARTNO_SHIFT))&amp;SCB_CPUID_PARTNO_MASK)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_MASK                   0xF00000u</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_SHIFT                  20</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_VARIANT_SHIFT))&amp;SCB_CPUID_VARIANT_MASK)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_MASK               0xFF000000u</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_SHIFT              24</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER(x)                 (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_CPUID_IMPLEMENTER_SHIFT))&amp;SCB_CPUID_IMPLEMENTER_MASK)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga5818ac6e0642a5053dd525d82623054b">   91</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_MASK                 0x1FFu</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_SHIFT                0</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE(x)                   (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTACTIVE_SHIFT))&amp;SCB_ICSR_VECTACTIVE_MASK)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_MASK                  0x800u</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_SHIFT                 11</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_MASK                0x3F000u</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_SHIFT               12</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING(x)                  (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_ICSR_VECTPENDING_SHIFT))&amp;SCB_ICSR_VECTPENDING_MASK)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_MASK                 0x400000u</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_SHIFT                22</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_MASK                 0x800000u</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_SHIFT                23</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_MASK                  0x2000000u</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_SHIFT                 25</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_MASK                  0x4000000u</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_SHIFT                 26</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_MASK                  0x8000000u</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_SHIFT                 27</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_MASK                  0x10000000u</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_SHIFT                 28</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_MASK                 0x80000000u</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_SHIFT                31</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga07fd57e90baff628af14394c8142dc27">  114</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_MASK                     0xFFFFFF80u</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_SHIFT                    7</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_VTOR_TBLOFF_SHIFT))&amp;SCB_VTOR_TBLOFF_MASK)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac4c28207a4bc452bd147dd820037eb08">  118</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_MASK                 0x1u</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_SHIFT                0</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_MASK             0x2u</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_SHIFT            1</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_MASK               0x4u</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_SHIFT              2</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_MASK                  0x700u</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_SHIFT                 8</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP(x)                    (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_PRIGROUP_SHIFT))&amp;SCB_AIRCR_PRIGROUP_MASK)</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_MASK                0x8000u</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_SHIFT               15</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_MASK                   0xFFFF0000u</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_SHIFT                  16</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AIRCR_VECTKEY_SHIFT))&amp;SCB_AIRCR_VECTKEY_MASK)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga14474f291208128b6d817bd48c684fc9">  133</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_MASK                 0x2u</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_SHIFT                1</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_MASK                   0x4u</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_SHIFT                  2</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_MASK                   0x10u</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_SHIFT                  4</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga363d47714bf931e91353320a934f0a4f">  140</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_MASK              0x1u</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_SHIFT             0</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_MASK                0x2u</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_SHIFT               1</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_MASK                 0x8u</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_SHIFT                3</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_MASK                   0x10u</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_SHIFT                  4</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_MASK                   0x100u</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_SHIFT                  8</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_MASK                    0x200u</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_SHIFT                   9</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gae52165efebcbdb71cc8713d30699ad47">  153</a></span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_MASK                     0xFFu</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4_SHIFT                    0</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_4(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_4_SHIFT))&amp;SCB_SHPR1_PRI_4_MASK)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_MASK                     0xFF00u</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5_SHIFT                    8</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_5(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_5_SHIFT))&amp;SCB_SHPR1_PRI_5_MASK)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_MASK                     0xFF0000u</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6_SHIFT                    16</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SCB_SHPR1_PRI_6(x)                       (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR1_PRI_6_SHIFT))&amp;SCB_SHPR1_PRI_6_MASK)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga3d791e5cf57bac7bf773150ba1f0683e">  163</a></span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_MASK                    0xFF000000u</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11_SHIFT                   24</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define SCB_SHPR2_PRI_11(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR2_PRI_11_SHIFT))&amp;SCB_SHPR2_PRI_11_MASK)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga9f73cd19baa16589b1ea9b2049617e97">  167</a></span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_MASK                    0xFF0000u</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14_SHIFT                   16</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_14(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_14_SHIFT))&amp;SCB_SHPR3_PRI_14_MASK)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_MASK                    0xFF000000u</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15_SHIFT                   24</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SCB_SHPR3_PRI_15(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_SHPR3_PRI_15_SHIFT))&amp;SCB_SHPR3_PRI_15_MASK)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gad3537ba4bbb68c7c598508c3719d7a4c">  174</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_MASK               0x1u</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_SHIFT              0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_MASK               0x2u</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_SHIFT              1</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_MASK               0x8u</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_SHIFT              3</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_MASK                 0x80u</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_SHIFT                7</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_MASK                0x100u</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_SHIFT               8</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_MASK                 0x400u</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_SHIFT                10</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_MASK                0x800u</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_SHIFT               11</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_MASK            0x1000u</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_SHIFT           12</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_MASK            0x2000u</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_SHIFT           13</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_MASK            0x4000u</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_SHIFT           14</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_MASK              0x8000u</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_SHIFT             15</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_MASK               0x10000u</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_SHIFT              16</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_MASK               0x20000u</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_SHIFT              17</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_MASK               0x40000u</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_SHIFT              18</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gac06ff8fa6bf1e32ddf18b6b131ba6e2b">  203</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_MASK                   0x1u</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SCB_CFSR_IACCVIOL_SHIFT                  0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_MASK                   0x2u</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SCB_CFSR_DACCVIOL_SHIFT                  1</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_MASK                  0x8u</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SCB_CFSR_MUNSTKERR_SHIFT                 3</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_MASK                    0x10u</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SCB_CFSR_MSTKERR_SHIFT                   4</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_MASK                    0x20u</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define SCB_CFSR_MLSPERR_SHIFT                   5</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_MASK                  0x80u</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SCB_CFSR_MMARVALID_SHIFT                 7</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_MASK                    0x100u</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SCB_CFSR_IBUSERR_SHIFT                   8</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_MASK                  0x200u</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SCB_CFSR_PRECISERR_SHIFT                 9</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_MASK                0x400u</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SCB_CFSR_IMPRECISERR_SHIFT               10</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_MASK                   0x800u</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNSTKERR_SHIFT                  11</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_MASK                     0x1000u</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SCB_CFSR_STKERR_SHIFT                    12</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_MASK                     0x2000u</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SCB_CFSR_LSPERR_SHIFT                    13</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_MASK                  0x8000u</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SCB_CFSR_BFARVALID_SHIFT                 15</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_MASK                 0x10000u</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_SHIFT                16</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_MASK                   0x20000u</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVSTATE_SHIFT                  17</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_MASK                      0x40000u</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SCB_CFSR_INVPC_SHIFT                     18</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_MASK                       0x80000u</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SCB_CFSR_NOCP_SHIFT                      19</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_MASK                  0x1000000u</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SCB_CFSR_UNALIGNED_SHIFT                 24</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_MASK                  0x2000000u</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SCB_CFSR_DIVBYZERO_SHIFT                 25</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga2492a9706e68dbd594f9b3a03aeb6abb">  242</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_MASK                    0x2u</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_SHIFT                   1</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_MASK                     0x40000000u</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_SHIFT                    30</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_MASK                   0x80000000u</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_SHIFT                  31</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga68d1b868063cb70eb3bf3af375bea3cd">  249</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_MASK                     0x1u</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_SHIFT                    0</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_MASK                       0x2u</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_SHIFT                      1</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_MASK                    0x4u</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_SHIFT                   2</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_MASK                     0x8u</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_SHIFT                    3</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_MASK                   0x10u</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_SHIFT                  4</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#gace4ff806f8aabb7e600007a84705b8fe">  260</a></span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS_SHIFT                  0</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SCB_MMFAR_ADDRESS(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_MMFAR_ADDRESS_SHIFT))&amp;SCB_MMFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga06dcfef31b1e1581acbd10898ff4518b">  264</a></span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_MASK                    0xFFFFFFFFu</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS_SHIFT                   0</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SCB_BFAR_ADDRESS(x)                      (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_BFAR_ADDRESS_SHIFT))&amp;SCB_BFAR_ADDRESS_MASK)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_c_b___register___masks.html#ga7664f289a25c34670bd752c23fd47c8a">  268</a></span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_MASK                   0xFFFFFFFFu</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT_SHIFT                  0</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SCB_AFSR_AUXFAULT(x)                     (((uint32_t)(((uint32_t)(x))&lt;&lt;SCB_AFSR_AUXFAULT_SHIFT))&amp;SCB_AFSR_AUXFAULT_MASK)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define SystemControl_BASE_PTR                   ((SCB_MemMapPtr)0xE000E000u)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SCB_BASE_PTRS                            { SystemControl_BASE_PTR }</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">   -- SCB - Register accessor macros</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">   ---------------------------------------------------------------------------- */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_c_b___register___accessor___macros.html#ga2a94c61032c2b326d148f402585f66f4">  295</a></span>&#160;<span class="preprocessor">#define SCB_ACTLR                                SCB_ACTLR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SCB_CPUID                                SCB_CPUID_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SCB_ICSR                                 SCB_ICSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SCB_VTOR                                 SCB_VTOR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SCB_AIRCR                                SCB_AIRCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SCB_SCR                                  SCB_SCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SCB_CCR                                  SCB_CCR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SCB_SHPR1                                SCB_SHPR1_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SCB_SHPR2                                SCB_SHPR2_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SCB_SHPR3                                SCB_SHPR3_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SCB_SHCSR                                SCB_SHCSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SCB_CFSR                                 SCB_CFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SCB_HFSR                                 SCB_HFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SCB_DFSR                                 SCB_DFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SCB_MMFAR                                SCB_MMFAR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SCB_BFAR                                 SCB_BFAR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SCB_AFSR                                 SCB_AFSR_REG(SystemControl_BASE_PTR)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_s_c_b___mem_map_html_a474a33074611146734690e48ed41282e"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a474a33074611146734690e48ed41282e">SCB_MemMap::ACTLR</a></div><div class="ttdeci">uint32_t ACTLR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00007">MK64F12_add.h:7</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa02bdd6294d9240a566fe92085f62ae1"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa02bdd6294d9240a566fe92085f62ae1">SCB_MemMap::AFSR</a></div><div class="ttdeci">uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00024">MK64F12_add.h:24</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ac8d0a0d974bde944d42429065dd2f44a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ac8d0a0d974bde944d42429065dd2f44a">SCB_MemMap::SCR</a></div><div class="ttdeci">uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00013">MK64F12_add.h:13</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_af81b60a951ac45ddc8376500ed1580ef"><div class="ttname"><a href="struct_s_c_b___mem_map.html#af81b60a951ac45ddc8376500ed1580ef">SCB_MemMap::MMFAR</a></div><div class="ttdeci">uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00022">MK64F12_add.h:22</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a3f874ca1c6e17ae4beadac22e8ec17ec"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a3f874ca1c6e17ae4beadac22e8ec17ec">SCB_MemMap::AIRCR</a></div><div class="ttdeci">uint32_t AIRCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00012">MK64F12_add.h:12</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a1636322022eb10e4acedf40018708b68"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a1636322022eb10e4acedf40018708b68">SCB_MemMap::SHPR2</a></div><div class="ttdeci">uint32_t SHPR2</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00016">MK64F12_add.h:16</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a51c6a21cb789c655257efe5796c7f503"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a51c6a21cb789c655257efe5796c7f503">SCB_MemMap::CFSR</a></div><div class="ttdeci">uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00019">MK64F12_add.h:19</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa6e957027d8c505047cd58101bb784aa"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa6e957027d8c505047cd58101bb784aa">SCB_MemMap::CCR</a></div><div class="ttdeci">uint32_t CCR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00014">MK64F12_add.h:14</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a57e3932788931280ee70b7389c4b23f4"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a57e3932788931280ee70b7389c4b23f4">SCB_MemMap::BFAR</a></div><div class="ttdeci">uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00023">MK64F12_add.h:23</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aafbaa0d0a4b79969877c9b84be8aaf7a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aafbaa0d0a4b79969877c9b84be8aaf7a">SCB_MemMap::ICSR</a></div><div class="ttdeci">uint32_t ICSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00010">MK64F12_add.h:10</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_aa327db1d9948595498fba43acc8d336b"><div class="ttname"><a href="struct_s_c_b___mem_map.html#aa327db1d9948595498fba43acc8d336b">SCB_MemMap::VTOR</a></div><div class="ttdeci">uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00011">MK64F12_add.h:11</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a8ac3a3b8dd23fb279640b98a95fb796a"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a8ac3a3b8dd23fb279640b98a95fb796a">SCB_MemMap::SHPR3</a></div><div class="ttdeci">uint32_t SHPR3</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00017">MK64F12_add.h:17</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_a7f0b5d6f24446f1f603a6d9ef6259de2"><div class="ttname"><a href="struct_s_c_b___mem_map.html#a7f0b5d6f24446f1f603a6d9ef6259de2">SCB_MemMap::HFSR</a></div><div class="ttdeci">uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00020">MK64F12_add.h:20</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_afe02d5ca0102ec35b79172d453854ed0"><div class="ttname"><a href="struct_s_c_b___mem_map.html#afe02d5ca0102ec35b79172d453854ed0">SCB_MemMap::SHPR1</a></div><div class="ttdeci">uint32_t SHPR1</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00015">MK64F12_add.h:15</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ad020795dcc3605b4c828af83df8b8836"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ad020795dcc3605b4c828af83df8b8836">SCB_MemMap::CPUID</a></div><div class="ttdeci">uint32_t CPUID</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00009">MK64F12_add.h:9</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_ae2b73d4b9744b878527466ec57dbfdb7"><div class="ttname"><a href="struct_s_c_b___mem_map.html#ae2b73d4b9744b878527466ec57dbfdb7">SCB_MemMap::SHCSR</a></div><div class="ttdeci">uint32_t SHCSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00018">MK64F12_add.h:18</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html"><div class="ttname"><a href="struct_s_c_b___mem_map.html">SCB_MemMap</a></div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00005">MK64F12_add.h:5</a></div></div>
<div class="ttc" id="struct_s_c_b___mem_map_html_af178d6003a18eb7452c51edcec14ec5d"><div class="ttname"><a href="struct_s_c_b___mem_map.html#af178d6003a18eb7452c51edcec14ec5d">SCB_MemMap::DFSR</a></div><div class="ttdeci">uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> <a href="_m_k64_f12__add_8h_source.html#l00021">MK64F12_add.h:21</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5958429f88c4c2a442a0796b7e9a3e18.html">intern_flash</a></li><li class="navelem"><a class="el" href="dir_c931fc116ec43db0984a3b01982622eb.html">inc</a></li><li class="navelem"><b>MK64F12_add.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
