Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 14:20:15 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_tcp_vga_top_timing_summary_routed.rpt -pb nexys_tcp_vga_top_timing_summary_routed.pb -rpx nexys_tcp_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_tcp_vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (4)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1382/n555_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_FC_1002_RMII/n1392/n523_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.447        0.000                      0                11068        0.015        0.000                      0                11068        3.750        0.000                       0                  3862  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.447        0.000                      0                11068        0.015        0.000                      0                11068        3.750        0.000                       0                  3862  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n305_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.442ns  (logic 4.164ns (44.101%)  route 5.278ns (55.899%))
  Logic Levels:           14  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.721    10.935    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.267 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.267    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.799 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.070 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.668    12.737    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.373    13.110 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.414    13.524    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X51Y97         LUT6 (Prop_lut6_I3_O)        0.124    13.648 r  i_FC_1002_RMII/n305_i_6/O
                         net (fo=2, routed)           0.363    14.011    i_FC_1002_RMII/n305_i_6_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I1_O)        0.124    14.135 r  i_FC_1002_RMII/n305_i_4/O
                         net (fo=1, routed)           0.412    14.547    i_FC_1002_RMII/n305_i_4_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124    14.671 r  i_FC_1002_RMII/n305_i_1/O
                         net (fo=1, routed)           0.000    14.671    i_FC_1002_RMII/n305_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  i_FC_1002_RMII/n1391/n305_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.514    14.937    i_FC_1002_RMII/Clk
    SLICE_X49Y97         FDRE                                         r  i_FC_1002_RMII/n1391/n305_reg/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.088    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)        0.029    15.117    i_FC_1002_RMII/n1391/n305_reg
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -14.671    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 3.916ns (42.220%)  route 5.359ns (57.780%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.721    10.935    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.267 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.267    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.799 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.070 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.668    12.737    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.373    13.110 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.605    13.715    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.839 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.665    14.504    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X57Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.505    14.928    i_FC_1002_RMII/Clk
    SLICE_X57Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[1]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.963    i_FC_1002_RMII/n1391/n265_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.275ns  (logic 3.916ns (42.220%)  route 5.359ns (57.780%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.721    10.935    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.267 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.267    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.799 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.070 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.668    12.737    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.373    13.110 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.605    13.715    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.839 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.665    14.504    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X57Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.505    14.928    i_FC_1002_RMII/Clk
    SLICE_X57Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[26]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.963    i_FC_1002_RMII/n1391/n265_reg[26]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -14.504    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.916ns (42.142%)  route 5.376ns (57.858%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.721    10.935    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.267 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.267    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.799 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.070 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.668    12.737    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.373    13.110 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.605    13.715    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.839 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.682    14.521    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X54Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.504    14.927    i_FC_1002_RMII/Clk
    SLICE_X54Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[24]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y94         FDRE (Setup_fdre_C_CE)      -0.169    14.981    i_FC_1002_RMII/n1391/n265_reg[24]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n265_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.916ns (42.142%)  route 5.376ns (57.858%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.721    10.935    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I4_O)        0.332    11.267 r  i_FC_1002_RMII/n2910_carry_i_4/O
                         net (fo=1, routed)           0.000    11.267    i_FC_1002_RMII/n2910_carry_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.799 r  i_FC_1002_RMII/n1391/n2910_carry/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_FC_1002_RMII/n1391/n2910_carry_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.070 r  i_FC_1002_RMII/n1391/n2910_carry__0/CO[0]
                         net (fo=18, routed)          0.668    12.737    i_FC_1002_RMII/n1391/n2910_carry__0_n_3
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.373    13.110 r  i_FC_1002_RMII/n265[31]_i_3/O
                         net (fo=2, routed)           0.605    13.715    i_FC_1002_RMII/n265[31]_i_3_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.124    13.839 r  i_FC_1002_RMII/n265[31]_i_1/O
                         net (fo=32, routed)          0.682    14.521    i_FC_1002_RMII/n265[31]_i_1_n_0
    SLICE_X54Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.504    14.927    i_FC_1002_RMII/Clk
    SLICE_X54Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[3]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X54Y94         FDRE (Setup_fdre_C_CE)      -0.169    14.981    i_FC_1002_RMII/n1391/n265_reg[3]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.521    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 i_VGA/pix_read_addr_reg_rep[9]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_6_4/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 0.518ns (5.762%)  route 8.472ns (94.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.145ns = ( 15.145 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.633     5.236    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[9]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.518     5.754 r  i_VGA/pix_read_addr_reg_rep[9]_rep/Q
                         net (fo=30, routed)          8.472    14.226    i_VGA/pix_read_addr_reg_rep[9]_rep_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  i_VGA/screen_reg_6_4/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.722    15.145    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  i_VGA/screen_reg_6_4/CLKBWRCLK
                         clock pessimism              0.187    15.332    
                         clock uncertainty           -0.035    15.296    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.730    i_VGA/screen_reg_6_4
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.756ns (41.248%)  route 5.350ns (58.752%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.436    10.649    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.981 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    10.981    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.513 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.610    12.124    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.248 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.646    12.894    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.153    13.047 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.461    13.508    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.331    13.839 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.496    14.335    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.513    14.936    i_FC_1002_RMII/Clk
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[0]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X47Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.882    i_FC_1002_RMII/n1391/n316_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.756ns (41.248%)  route 5.350ns (58.752%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.436    10.649    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.981 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    10.981    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.513 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.610    12.124    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.248 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.646    12.894    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.153    13.047 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.461    13.508    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.331    13.839 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.496    14.335    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.513    14.936    i_FC_1002_RMII/Clk
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[11]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X47Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.882    i_FC_1002_RMII/n1391/n316_reg[11]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.756ns (41.248%)  route 5.350ns (58.752%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.436    10.649    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.981 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    10.981    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.513 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.610    12.124    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.248 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.646    12.894    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.153    13.047 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.461    13.508    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.331    13.839 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.496    14.335    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.513    14.936    i_FC_1002_RMII/Clk
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[12]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X47Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.882    i_FC_1002_RMII/n1391/n316_reg[12]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 i_FC_1002_RMII/n1391/n265_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n316_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.756ns (41.248%)  route 5.350ns (58.752%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.626     5.229    i_FC_1002_RMII/Clk
    SLICE_X56Y96         FDRE                                         r  i_FC_1002_RMII/n1391/n265_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y96         FDRE (Prop_fdre_C_Q)         0.478     5.707 r  i_FC_1002_RMII/n1391/n265_reg[4]/Q
                         net (fo=9, routed)           0.562     6.269    i_FC_1002_RMII/n1391/n265_reg_n_0_[4]
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.298     6.567 r  i_FC_1002_RMII/i__carry__0_i_4__3/O
                         net (fo=1, routed)           0.000     6.567    i_FC_1002_RMII/i__carry__0_i_4__3_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.099 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.099    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__0_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.213    i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__1_n_0
    SLICE_X53Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.526 f  i_FC_1002_RMII/n1391/n1232_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.780     8.306    i_FC_1002_RMII/n1391/n12321_out[15]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.306     8.612 f  i_FC_1002_RMII/n2910_carry__0_i_4/O
                         net (fo=2, routed)           0.586     9.198    i_FC_1002_RMII/n2910_carry__0_i_4_n_0
    SLICE_X51Y96         LUT3 (Prop_lut3_I2_O)        0.124     9.322 r  i_FC_1002_RMII/n2910_carry__0_i_2/O
                         net (fo=28, routed)          0.773    10.095    i_FC_1002_RMII/n2910_carry__0_i_2_n_0
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.119    10.214 r  i_FC_1002_RMII/n2910_carry_i_16/O
                         net (fo=2, routed)           0.436    10.649    i_FC_1002_RMII/n2910_carry_i_16_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.332    10.981 r  i_FC_1002_RMII/n3181_carry_i_4/O
                         net (fo=1, routed)           0.000    10.981    i_FC_1002_RMII/n3181_carry_i_4_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.513 r  i_FC_1002_RMII/n1391/n3181_carry/CO[3]
                         net (fo=1, routed)           0.610    12.124    i_FC_1002_RMII/n1391/n3181_carry_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I5_O)        0.124    12.248 f  i_FC_1002_RMII/n316[12]_i_7/O
                         net (fo=4, routed)           0.646    12.894    i_FC_1002_RMII/n316[12]_i_7_n_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I2_O)        0.153    13.047 f  i_FC_1002_RMII/n316[12]_i_4/O
                         net (fo=3, routed)           0.461    13.508    i_FC_1002_RMII/n1391/n318[1]
    SLICE_X50Y94         LUT6 (Prop_lut6_I1_O)        0.331    13.839 r  i_FC_1002_RMII/n316[12]_i_1/O
                         net (fo=13, routed)          0.496    14.335    i_FC_1002_RMII/n316[12]_i_1_n_0
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        1.513    14.936    i_FC_1002_RMII/Clk
    SLICE_X47Y94         FDRE                                         r  i_FC_1002_RMII/n1391/n316_reg[1]/C
                         clock pessimism              0.187    15.123    
                         clock uncertainty           -0.035    15.087    
    SLICE_X47Y94         FDRE (Setup_fdre_C_CE)      -0.205    14.882    i_FC_1002_RMII/n1391/n316_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n247_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n121_reg[n13][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.555     1.474    i_FC_1002_RMII/Clk
    SLICE_X51Y113        FDRE                                         r  i_FC_1002_RMII/n1391/n247_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_FC_1002_RMII/n1391/n247_reg[24]/Q
                         net (fo=2, routed)           0.212     1.827    i_FC_1002_RMII/n1391/n247[24]
    SLICE_X55Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n13][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.826     1.991    i_FC_1002_RMII/Clk
    SLICE_X55Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n13][24]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.072     1.812    i_FC_1002_RMII/n1391/n121_reg[n13][24]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n246_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n121_reg[n20][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.192%)  route 0.172ns (53.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.558     1.477    i_FC_1002_RMII/Clk
    SLICE_X50Y109        FDRE                                         r  i_FC_1002_RMII/n1391/n246_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y109        FDRE (Prop_fdre_C_Q)         0.148     1.625 r  i_FC_1002_RMII/n1391/n246_reg[6]/Q
                         net (fo=2, routed)           0.172     1.798    i_FC_1002_RMII/n1391/n246[6]
    SLICE_X52Y110        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.826     1.991    i_FC_1002_RMII/Clk
    SLICE_X52Y110        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n20][6]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X52Y110        FDRE (Hold_fdre_C_D)         0.018     1.758    i_FC_1002_RMII/n1391/n121_reg[n20][6]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n247_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n121_reg[n13][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.575%)  route 0.212ns (56.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.556     1.475    i_FC_1002_RMII/Clk
    SLICE_X50Y112        FDRE                                         r  i_FC_1002_RMII/n1391/n247_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  i_FC_1002_RMII/n1391/n247_reg[5]/Q
                         net (fo=2, routed)           0.212     1.852    i_FC_1002_RMII/n1391/n247[5]
    SLICE_X55Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.826     1.991    i_FC_1002_RMII/Clk
    SLICE_X55Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n13][5]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X55Y111        FDRE (Hold_fdre_C_D)         0.071     1.811    i_FC_1002_RMII/n1391/n121_reg[n13][5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_VGA/pix_read_addr_reg_rep[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_2_5/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.920%)  route 0.286ns (69.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.634     1.554    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  i_VGA/pix_read_addr_reg_rep[11]_rep/Q
                         net (fo=30, routed)          0.286     1.968    i_VGA/pix_read_addr_reg_rep[11]_rep_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  i_VGA/screen_reg_2_5/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.882     2.047    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  i_VGA/screen_reg_2_5/CLKBWRCLK
                         clock pessimism             -0.250     1.797    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.129     1.926    i_VGA/screen_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 module/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/dout_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.554     1.473    module/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/clock
    SLICE_X67Y119        FDRE                                         r  module/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/dout_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y119        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  module/U0/grp_Detecteur2_fu_226/dbl2tsep_1_fifo_U/dout_buf_reg[6]/Q
                         net (fo=1, routed)           0.120     1.735    module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_92_reg[7][6]
    SLICE_X62Y119        SRLC32E                                      r  module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.822     1.988    module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X62Y119        SRLC32E                                      r  module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32/CLK
                         clock pessimism             -0.479     1.508    
    SLICE_X62Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.691    module/U0/det2dow_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1392/wd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1392/wd_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.712%)  route 0.233ns (62.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.559     1.478    i_FC_1002_RMII/Clk
    SLICE_X53Y83         FDRE                                         r  i_FC_1002_RMII/n1392/wd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  i_FC_1002_RMII/n1392/wd_reg[20]/Q
                         net (fo=2, routed)           0.233     1.852    i_FC_1002_RMII/wd[20]
    SLICE_X49Y81         FDRE                                         r  i_FC_1002_RMII/n1392/wd_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.828     1.993    i_FC_1002_RMII/Clk
    SLICE_X49Y81         FDRE                                         r  i_FC_1002_RMII/n1392/wd_reg[28]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.066     1.808    i_FC_1002_RMII/n1392/wd_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.550     1.469    module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/clock
    SLICE_X65Y123        FDRE                                         r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  module/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/trunc_ln_reg_97_reg[7]/Q
                         net (fo=1, routed)           0.101     1.711    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/val_V_reg_70_reg[7]_0[7]
    SLICE_X66Y122        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.821     1.986    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/clock
    SLICE_X66Y122        SRLC32E                                      r  module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32/CLK
                         clock pessimism             -0.501     1.484    
    SLICE_X66Y122        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.667    module/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/SRL_SIG_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1383/n655_reg[n12][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n247_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.823%)  route 0.242ns (63.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.556     1.475    i_FC_1002_RMII/Clk
    SLICE_X52Y111        FDRE                                         r  i_FC_1002_RMII/n1383/n655_reg[n12][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y111        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i_FC_1002_RMII/n1383/n655_reg[n12][0]/Q
                         net (fo=5, routed)           0.242     1.858    i_FC_1002_RMII/n1354[n55][n31][n12][0]
    SLICE_X50Y109        FDRE                                         r  i_FC_1002_RMII/n1391/n247_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.828     1.993    i_FC_1002_RMII/Clk
    SLICE_X50Y109        FDRE                                         r  i_FC_1002_RMII/n1391/n247_reg[0]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y109        FDRE (Hold_fdre_C_D)         0.064     1.806    i_FC_1002_RMII/n1391/n247_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_VGA/pix_read_addr_reg_rep[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_VGA/screen_reg_2_5/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.324%)  route 0.340ns (70.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.634     1.554    i_VGA/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  i_VGA/pix_read_addr_reg_rep[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  i_VGA/pix_read_addr_reg_rep[0]_rep/Q
                         net (fo=30, routed)          0.340     2.035    i_VGA/pix_read_addr_reg_rep[0]_rep_n_0
    RAMB36_X1Y10         RAMB36E1                                     r  i_VGA/screen_reg_2_5/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.882     2.047    i_VGA/CLK100MHZ_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  i_VGA/screen_reg_2_5/CLKBWRCLK
                         clock pessimism             -0.250     1.797    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     1.980    i_VGA/screen_reg_2_5
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_FC_1002_RMII/n1391/n244_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_FC_1002_RMII/n1391/n121_reg[n24][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.970%)  route 0.209ns (56.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.557     1.476    i_FC_1002_RMII/Clk
    SLICE_X54Y109        FDRE                                         r  i_FC_1002_RMII/n1391/n244_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  i_FC_1002_RMII/n1391/n244_reg[31]/Q
                         net (fo=2, routed)           0.209     1.849    i_FC_1002_RMII/n1391/n244_reg_n_0_[31]
    SLICE_X50Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n24][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3862, routed)        0.827     1.992    i_FC_1002_RMII/Clk
    SLICE_X50Y111        FDRE                                         r  i_FC_1002_RMII/n1391/n121_reg[n24][31]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X50Y111        FDRE (Hold_fdre_C_D)         0.053     1.794    i_FC_1002_RMII/n1391/n121_reg[n24][31]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y51   module/U0/grp_Detecteur2_fu_226/grp_Seuil_calc2_fu_100/grp_Seuil_calc2_do_gen_fu_56/ret_V_6_reg_902_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y42   module/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ModuleCompute_macg8j_U51/ModuleCompute_macg8j_DSP48_3_U/p/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3   i_VGA/screen_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y9   i_VGA/screen_reg_3_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y25  i_VGA/screen_reg_5_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y29  i_VGA/screen_reg_7_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y15  i_VGA/screen_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y11  i_VGA/screen_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y27  i_VGA/screen_reg_5_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   i_VGA/screen_reg_8_0/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__5/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y74  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_15_0_0__6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y75  module/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0__0/SP/CLK



