#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Sep 10 11:14:31 2019
# Process ID: 10208
# Current directory: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25316 D:\test\multiCycleCPU-master\multipleCycleCPUBasy3\multipleCycleCPUBasy3.xpr
# Log file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/vivado.log
# Journal file: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPUBasy3' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/test/multiCycleCPU-master/multipleCycleCPU/CPU_sim_behav.wcfg', nor could it be found using path 'C:/Users/Sherry/Documents/Curriculums/ECOP/multipleCycleCPU/CPU_sim_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'multipleCycleCPUBasy3.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Sep 10 11:15:15 2019] Launched synth_1...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1070.516 ; gain = 274.000
set_property flow {Vivado Synthesis 2017} [get_runs synth_1]
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tcpg236-1
current_run [get_runs synth_2]
set_property part xc7a35tcsg324-1 [current_project]
set_property flow {Vivado Implementation 2015} [get_runs impl_2]
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_2]
update_ip_catalog
launch_runs synth_2 -jobs 4
[Tue Sep 10 11:33:52 2019] Launched synth_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:14]
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1611.879 ; gain = 0.000
place_ports {a_to_g[0]} D2
place_ports {a_to_g[1]} E2
place_ports {a_to_g[2]} F3
place_ports {a_to_g[3]} F4
place_ports {a_to_g[4]} D3
place_ports {a_to_g[5]} E3
place_ports {a_to_g[6]} D4
place_ports {an[0]} G2
place_ports {an[1]} C2
place_ports {an[2]} C1
place_ports {an[3]} H1
place_ports {Selector[1]} P5
place_ports {Selector[0]} P4
place_ports CLK T5
place_ports {a_to_g[0]} B2
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[0]}]]
place_ports {a_to_g[1]} B2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[1]}]]
place_ports {a_to_g[0]} B2
endgroup
place_ports {a_to_g[1]} B3
place_ports {a_to_g[2]} A1
place_ports {a_to_g[3]} B1
place_ports {a_to_g[4]} A3
place_ports {a_to_g[5]} A4
place_ports {a_to_g[6]} B4
place_ports dp D5
place_ports Key R15
place_ports Reset P15
set_property target_constrs_file D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property is_loc_fixed false [get_ports [list  {a_to_g[6]} {a_to_g[5]} {a_to_g[4]} {a_to_g[3]} {a_to_g[2]} {a_to_g[1]} {a_to_g[0]}]]
save_constraints
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Tue Sep 10 11:49:36 2019] Launched synth_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/synth_2/runme.log
[Tue Sep 10 11:49:36 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
reset_run impl_2
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'synth_2' is stale and will not be used when launching 'impl_2'
[Tue Sep 10 11:52:48 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:53:53 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'W5' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: 'U5' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:6]
CRITICAL WARNING: [Common 17-69] Command failed: 'V8' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: 'W6' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'W7' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: 'W4' is not a valid site or package pin name. [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc:11]
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:55:33 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
close_design
open_run impl_2
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/.Xil/Vivado-10208-DESKTOP-1VI1C7T/dcp11/Basy3CPU.xdc]
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/.Xil/Vivado-10208-DESKTOP-1VI1C7T/dcp11/Basy3CPU.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1646.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1646.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (LDCE, LUT3, LUT3, VCC, GND): 1 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {a_to_g[0]} B2
place_ports {a_to_g[1]} B3
place_ports {a_to_g[3]} A1
place_ports {a_to_g[4]} B1
place_ports {a_to_g[5]} A3
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[3]}]]
place_ports {a_to_g[2]} A1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[4]}]]
place_ports {a_to_g[3]} B1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[5]}]]
place_ports {a_to_g[4]} A3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[1]}]]
place_ports {a_to_g[5]} B3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {a_to_g[5]}]]
place_ports {a_to_g[1]} B3
endgroup
place_ports {a_to_g[5]} A4
place_ports {a_to_g[6]} B4
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue Sep 10 11:59:21 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

place_ports Key R1
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1946.066 ; gain = 0.887
[Tue Sep 10 12:13:36 2019] Launched impl_2...
Run output will be captured here: D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/test/multiCycleCPU-master/multipleCycleCPUBasy3/multipleCycleCPUBasy3.runs/impl_2/Basy3CPU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 13:26:20 2019...
