
5. Printing statistics.

=== $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            299
   Number of public wires:           9
   Number of public wire bits:     123
   Number of memories:               1
   Number of memory bits:          112
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            659
   Number of public wires:           9
   Number of public wire bits:     267
   Number of memories:               1
   Number of memory bits:          256
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod\dual_port_ram\DATA_WIDTH=12'010000000000\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:          10259
   Number of public wires:           9
   Number of public wire bits:    4107
   Number of memories:               1
   Number of memory bits:         4096
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod\dual_port_ram\DATA_WIDTH=4'0111\ADDR_WIDTH=4'0100 ===

   Number of wires:                 17
   Number of wire bits:             89
   Number of public wires:           9
   Number of public wire bits:      39
   Number of memories:               1
   Number of memory bits:           28
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== DataTransferUnit ===

   Number of wires:                149
   Number of wire bits:           7251
   Number of public wires:          69
   Number of public wire bits:    6779
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     $add                            3
     $dff                            1
     $eq                             2
     $ge                             1
     $logic_and                     10
     $logic_not                      4
     $logic_or                       2
     $lt                             2
     $mux                           38
     $ne                             5
     $not                            4
     $pmux                           1
     $reduce_and                     4
     $reduce_bool                    3
     $reduce_or                      3
     $sdff                           3
     $sdffe                         20
     $sub                            3
     addr_fifo                       1
     memcmd_fifo                     1
     rfifo                           1
     wfifo                           1

=== addr_fifo ===

   Number of wires:                 28
   Number of wire bits:            117
   Number of public wires:          13
   Number of public wire bits:      53
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            3
     $dffe                           4
     $eq                             1
     $logic_and                      4
     $logic_not                      3
     $mux                            2
     $ne                             1
     $paramod\dual_port_ram\DATA_WIDTH=4'0111\ADDR_WIDTH=4'0100      1
     $reduce_bool                    2
     $sub                            1

=== memcmd_fifo ===

   Number of wires:                 28
   Number of wire bits:            195
   Number of public wires:          13
   Number of public wire bits:     158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            3
     $dffe                           4
     $eq                             1
     $logic_and                      4
     $logic_not                      3
     $mux                            2
     $ne                             1
     $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram      1
     $reduce_bool                    2
     $sub                            1

=== rfifo ===

   Number of wires:                 73
   Number of wire bits:           1386
   Number of public wires:          13
   Number of public wire bits:    1301
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $dffe                          19
     $eq                            15
     $logic_and                      3
     $logic_not                      4
     $mux                            2
     $not                           15
     $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1
     $reduce_and                    15
     $reduce_bool                    2
     $sdff                           1
     $sub                            1

=== wfifo ===

   Number of wires:                 63
   Number of wire bits:           5267
   Number of public wires:          14
   Number of public wire bits:    4185
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add                            4
     $dffe                           4
     $eq                            15
     $logic_and                      4
     $logic_not                      4
     $mux                           18
     $ne                             1
     $paramod\dual_port_ram\DATA_WIDTH=12'010000000000\ADDR_WIDTH=4'0100      1
     $reduce_bool                    3
     $sdff                           1
     $sub                            1

=== design hierarchy ===

   DataTransferUnit                  1
     addr_fifo                       1
       $paramod\dual_port_ram\DATA_WIDTH=4'0111\ADDR_WIDTH=4'0100      1
     memcmd_fifo                     1
       $paramod$4fd442b091a108698966967405a6589cbf6b5b5d\dual_port_ram      1
     rfifo                           1
       $paramod$ef0515f863cb1da1c6fa3654d4ff4adbb9145d5b\dual_port_ram      1
     wfifo                           1
       $paramod\dual_port_ram\DATA_WIDTH=12'010000000000\ADDR_WIDTH=4'0100      1

   Number of wires:                409
   Number of wire bits:          25522
   Number of public wires:         158
   Number of public wire bits:   17012
   Number of memories:               4
   Number of memory bits:         4492
   Number of processes:              0
   Number of cells:                335
     $add                           17
     $dff                            1
     $dffe                          39
     $eq                            34
     $ge                             1
     $logic_and                     25
     $logic_not                     18
     $logic_or                       2
     $lt                             2
     $memrd                          8
     $memwr_v2                       8
     $mux                           86
     $ne                             8
     $not                           19
     $pmux                           1
     $reduce_and                    19
     $reduce_bool                   12
     $reduce_or                      3
     $sdff                           5
     $sdffe                         20
     $sub                            7

