# Tiny Tapeout project information
project:
  title:        "ECE298A - RAM Project"      # ECE 298A - RAM Project
  author:       "Robert Tang"      # Robert Tang
  discord:      "tyt33"      # tyt33
  description:  "ECE 298A project folder"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_tyt33"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "8bit_counter.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "en"
  ui[1]: "load"
  ui[2]: "oe"
  ui[3]: "arst_n"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "q[0]"
  uo[1]: "q[1]"
  uo[2]: "q[2]"
  uo[3]: "q[3]"
  uo[4]: "q[4]"
  uo[5]: "q[5]"
  uo[6]: "q[6]"
  uo[7]: "q[7]"

  # Bidirectional pins
  uio[0]: "load_val[0]"
  uio[1]: "load_val[1]"
  uio[2]: "load_val[2]"
  uio[3]: "load_val[3]"
  uio[4]: "load_val[4]"
  uio[5]: "load_val[5]"
  uio[6]: "load_val[6]"
  uio[7]: "load_val[7]"

# Do not change!
yaml_version: 6
