<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>Design Flow</title>
    <link rel="StyleSheet" href="css/hb_dspb_std_ug_tutorial.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
  </head>
  <body class="" style="background-image: url(&quot;banner.gif&quot;); background-position: left top; background-repeat: no-repeat;">
    <div style="text-align: right;">
      <table cellspacing="0" summary="">
        <tr>
          <td>
            <a href="hb_dspb_std_ug_tutorial.07.1.html"><img src="images/prev.gif" alt="Previous" border="0" /></a>
          </td>
          <td>
            <a href="hb_dspb_std_ug_tutorial.07.3.html"><img src="images/next.gif" alt="Next" border="0" /></a>
          </td>
          <td>
            <a href="ix.html"><img src="images/index.gif" alt="Index" border="0" /></a>
          </td>
        </tr>
      </table>
    </div>
    <br />
    <div class="WebWorks_Breadcrumbs" style="text-align: left;"></div>
    <hr align="left" />
    <blockquote>
      <div class="H1_heading"><a name="1061533">Design Flow</a></div>
      <div class="Body"><a name="1061534">When using DSP</a>&nbsp;Builder, you start by creating a Simulink design model in the MathWorks software. After you have created your model, you can compile directly in the Quartus II software, output VHDL files for synthesis and Quartus&nbsp;II compilation, or generate files for VHDL simulation. </div>
      <div class="Body"><a name="1061535">DSP Builder generates VHDL and does not generate Verilog HDL. However, after you </a>have created a Quartus II project, you can use the <span class="Code">quartus_map</span> command in the Quartus II software to run a simulation netlist flow that generates files for Verilog HDL simulation. </div>
      <div class="AR_reference_outer" style="margin-left: 54pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AR_reference_inner" style="width: 36pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">f	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AR_reference_inner"><a name="1061536">For information about this flow, refer to the Quartus II help.</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body"><span class="N_007cLink"><a href="#1061544" title="Design Flow" name="1061540">Figure&nbsp;2–1</a></span> shows the system-level design flow using DSP&nbsp;Builder.</div>
      <div class="TAW_table_anchor_wide"><a name="1061550">&nbsp;</a></div>
      <table class="Figure_wide" style="text-align: left; width: 468.5004pt;" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">
            <span class="N_007cRun-in_heading">Figure&nbsp;2–1.&nbsp;</span><a name="1061544">System-Level Design Flow</a></div>
        </caption>
        <tr>
          <td style="padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 468.5004pt;">
            <div class="GA_graphic_anchor"><a name="1061549"><img class="Default" src="images/system_level_design_flow.jpg" width="564" height="483" style="display: inline; float: none; left: 0.0; top: 0.0;" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="Body"><a name="1061551">The design flow involves the following steps:</a></div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">1.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061552">Use the MathWorks software to create a model with a combination of Simulink </a>and DSP&nbsp;Builder blocks.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="AI1_information_outer" style="margin-left: 15pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AI1_information_inner" style="width: 30pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">1	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AI1_information_inner"><a name="1061553">Separate The DSP Builder blocks in your design from the Simulink blocks </a>by <span class="Code">Input</span> and <span class="Code">Output</span> blocks from the DSP Builder IO and Bus library.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">2.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061554">Include a </a><span class="Code">Clock</span> block from the DSP Builder AltLab library to specify the base clock for your design, which must have a period greater than 1ps but less than 2.1 ms.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="AI1_information_outer" style="margin-left: 15pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AI1_information_inner" style="width: 30pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">1	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AI1_information_inner"><a name="1061556">If no base clock exists in your design, DSP Builder creates a default clock </a>with a 20ns real-world period and a Simulink sample time of 1. You can derive additional clocks from the base clock by adding <span class="Code">Clock_Derived</span> blocks.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">3.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061559">Set a discrete (no continuous states) solver in Simulink. Choose a </a><span class="Bold">Fixed-step</span> solver type if you are using a single clock domain or a <span class="Bold">Variable-step</span> type if you use multiple clock domains. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1_body"><a name="1061561">To set the solver options, click </a><span class="Bold">Configuration Parameters</span> on the Simulation menu to open the <span class="Bold">Configuration Parameters</span> dialog box and select the <span class="Bold">Solver</span> page (<span class="N_007cLink"><a href="#1061568" title="Design Flow">Figure&nbsp;2–2</a></span>).</div>
      <div class="TAW_table_anchor_wide"><a name="1061574">&nbsp;</a></div>
      <table class="Figure_wide" style="text-align: left; width: 468.5004pt;" cellspacing="0" summary="">
        <caption>
          <div class="HF_figure_heading">
            <span class="N_007cRun-in_heading">Figure&nbsp;2–2.&nbsp;</span><a name="1061568">Configuration Parameters for Simulation</a></div>
        </caption>
        <tr>
          <td style="padding-bottom: 4pt; padding-left: 0pt; padding-right: 0pt; padding-top: 6pt; vertical-align: top; width: 468.5004pt;">
            <div class="GA_graphic_anchor"><a name="1061573"><img class="Default" src="images/screen_simulation_delays.jpg" width="540" height="300" style="display: inline; float: none; left: 0.0; top: 0.0;" alt="" /></a></div>
          </td>
        </tr>
      </table>
      <div class="AR1_reference_outer" style="margin-left: 15pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AR1_reference_inner" style="width: 36pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">f	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AR1_reference_inner"><a name="1061575">For detailed information about solver options, refer to the description of </a>the “Solver Pane” in the Simulink Help.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">4.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061576">Simulate your model in Simulink using a </a><span class="Code">Scope</span> block to monitor the results.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">5.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061577">Run </a><span class="Code">Signal Compiler</span> to setup RTL simulation and synthesis.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">6.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061578">Perform RTL simulation. DSP</a>&nbsp;Builder supports an automated flow for the ModelSim software (using the <span class="Code">TestBench</span> block). You can also use the generated VHDL for manual simulation in other simulation tools.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">7.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061579">Use the output files generated by the DSP</a>&nbsp;Builder <span class="Code">Signal Compiler</span> block to perform RTL synthesis. Alternatively, you can synthesize the VHDL files manually using other synthesis tools.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">8.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061580">Compile your design in the Quartus</a>&nbsp;II software. </div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1N_numbered_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1N_numbered_list_inner" style="width: 15pt; white-space: nowrap;">9.	</div>
            </td>
            <td width="100%">
              <div class="L1N_numbered_list_inner"><a name="1061581">Download to a hardware development board and test.</a></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="Body"><a name="1061582">For an automated design flow, the </a><span class="Code">Signal Compiler</span> block generates VHDL and Tcl scripts for synthesis in the Quartus&nbsp;II software. The Tcl scripts let you perform synthesis and compilation automatically in the MATLAB and Simulink environment. You can synthesize and simulate the output files in other software tools without the Tcl scripts. In addition, the <span class="Code">Testbench</span> block generates a testbench and supporting files for VHDL simulation.</div>
      <div class="AR_reference_outer" style="margin-left: 54pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AR_reference_inner" style="width: 36pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">f	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AR_reference_inner"><a name="1061583">For information about controlling the DSP Builder design flow using </a><span class="Code">Signal </span><span class="Code">Compiler</span>, refer to <span class="N_007cLink"><a href="hb_dspb_std_ug_design_rules.08.08.html#1056430" title="Signal Compiler and TestBench Blocks">“Design Flows for Synthesis, Compilation and Simulation” on page&nbsp;3–19</a></span>.</div>
            </td>
          </tr>
        </table>
      </div>
      <div class="AR_reference_outer" style="margin-left: 54pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AR_reference_inner" style="width: 36pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">f	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AR_reference_inner"><a name="1061587">For more information about the blocks in the DSP Builder blockset, refer to the </a><span class="Link" style="font-style: italic;"><a href="http://www.altera.com/literature/hb/dspb/hb_dspb_std_lib.pdf" target="external_window">DSP Builder Standard Blockset Libraries</a></span> section in volume 2 of the <span class="Document_title">DSP Builder Handbook</span>.</div>
            </td>
          </tr>
        </table>
      </div>
    </blockquote>
    <hr align="left" />
    <table align="left" summary="">
      <tr>
        <td class="WebWorks_Company_Name_Bottom">
          <a href="http://www.altera.com/literature/lit-index.html" target="external_window">Copyright © 2001-2010 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA.</a>
        </td>
      </tr>
    </table>
  </body>
</html>