{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 15:41:02 2019 " "Info: Processing started: Fri May 03 15:41:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "S\[0\] Numero\[5\] 10.709 ns Longest " "Info: Longest tpd from source pin \"S\[0\]\" to destination pin \"Numero\[5\]\" is 10.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns S\[0\] 1 PIN PIN_AB16 7 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_AB16; Fanout = 7; PIN Node = 'S\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "DisplayULA.bdf" "" { Schematic "C:/Users/absn2/Desktop/PROJETO_SD_2019/Projeto_SD/DisplayULA.bdf" { { 720 48 64 888 "S\[3..0\]" "" } { -40 56 288 -24 "S\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(0.346 ns) 6.250 ns DisplayF:inst5\|inst10~0 2 COMB LCCOMB_X23_Y20_N16 1 " "Info: 2: + IC(5.037 ns) + CELL(0.346 ns) = 6.250 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 1; COMB Node = 'DisplayF:inst5\|inst10~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.383 ns" { S[0] DisplayF:inst5|inst10~0 } "NODE_NAME" } } { "DisplayF.bdf" "" { Schematic "C:/Users/absn2/Desktop/PROJETO_SD_2019/Projeto_SD/DisplayF.bdf" { { 240 888 992 352 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.477 ns) + CELL(1.982 ns) 10.709 ns Numero\[5\] 3 PIN PIN_AA17 0 " "Info: 3: + IC(2.477 ns) + CELL(1.982 ns) = 10.709 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'Numero\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.459 ns" { DisplayF:inst5|inst10~0 Numero[5] } "NODE_NAME" } } { "DisplayULA.bdf" "" { Schematic "C:/Users/absn2/Desktop/PROJETO_SD_2019/Projeto_SD/DisplayULA.bdf" { { 736 240 256 912 "Numero\[6..0\]" "" } { 632 200 253 648 "Numero\[6\]" "" } { 536 200 253 552 "Numero\[5\]" "" } { 440 200 253 456 "Numero\[4\]" "" } { 344 200 253 360 "Numero\[3\]" "" } { 248 200 253 264 "Numero\[2\]" "" } { 152 200 253 168 "Numero\[1\]" "" } { 56 200 253 72 "Numero\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.195 ns ( 29.83 % ) " "Info: Total cell delay = 3.195 ns ( 29.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.514 ns ( 70.17 % ) " "Info: Total interconnect delay = 7.514 ns ( 70.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.709 ns" { S[0] DisplayF:inst5|inst10~0 Numero[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.709 ns" { S[0] {} S[0]~combout {} DisplayF:inst5|inst10~0 {} Numero[5] {} } { 0.000ns 0.000ns 5.037ns 2.477ns } { 0.000ns 0.867ns 0.346ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 15:41:02 2019 " "Info: Processing ended: Fri May 03 15:41:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
