uart_led_design_axi_uartlite_0_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/uart_led_design/ip/uart_led_design_axi_uartlite_0_0/uart_led_design_axi_uartlite_0_0_sim_netlist.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design_axi_uartlite_1_0_sim_netlist.v,verilog,xil_defaultlib,../../../bd/uart_led_design/ip/uart_led_design_axi_uartlite_1_0/uart_led_design_axi_uartlite_1_0_sim_netlist.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design_tx_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/uart_led_design/ip/uart_led_design_tx_ctrl_0_0/sim/uart_led_design_tx_ctrl_0_0.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design_rx_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/uart_led_design/ip/uart_led_design_rx_ctrl_0_0/sim/uart_led_design_rx_ctrl_0_0.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design_rst_inv_0_0.v,verilog,xil_defaultlib,../../../bd/uart_led_design/ip/uart_led_design_rst_inv_0_0/sim/uart_led_design_rst_inv_0_0.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design_clk_wiz_0_0_sim_netlist.v,verilog,xil_defaultlib,/home/cristian/Documents/ACES/DSD/UART-LED-Boolean/UART-LED.srcs/sources_1/bd/uart_led_design/ip/uart_led_design_clk_wiz_0_0/uart_led_design_clk_wiz_0_0_sim_netlist.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
uart_led_design.v,verilog,xil_defaultlib,../../../bd/uart_led_design/sim/uart_led_design.v,incdir="../../../../UART-LED.srcs/sources_1/bd/uart_led_design/ipshared/30ef"
glbl.v,Verilog,xil_defaultlib,glbl.v
