[
	{
		"original_line": "integer tmpIndex, tmpSF, i, j;", 
		"bug_line": "integer tmpIndex, tmpSF, i, j",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "output out;", 
		"bug_line": "output out",
		"error_description": "Missing semicolon at the end of the port declaration statement. VerilogA requires semicolons to terminate module port declarations and other statements."
	},
	{
		"original_line": "tmpSF = sf;", 
		"bug_line": "tmpSF = sf",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "    for (j = 1; j <=i; j = j + 1 ) begin", 
		"bug_line": "    for (j = 1; j <=i j = j + 1 ) begin",
		"error_description": "Missing semicolon after the condition expression in the for loop header"
	},
	{
		"original_line": "              tmpIndex = 1;", 
		"bug_line": "              tmpIndex = 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error when the parser encounters the next statement without proper termination"
	},
	{
		"original_line": "    i = 4;", 
		"bug_line": "    i = 4",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error where the parser expects an operator before the 'while' keyword on the next line"
	},
	{
		"original_line": "integer tmpIndex, tmpSF, i, j;", 
		"bug_line": "integer tmpIndex, tmpSF, i, j",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate statements, and its absence will cause a syntax error."
	},
	{
		"original_line": "    tmpIndex = 1;", 
		"bug_line": "    tmpIndex = 1",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "    tmpIndex = 1;", 
		"bug_line": "    tmpIndex := 1;",
		"error_description": "Using ':=' assignment operator which is invalid in VerilogA syntax. VerilogA requires '=' for variable assignments."
	},
	{
		"original_line": "    i = i *2;", 
		"bug_line": "    i = i *2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the subsequent 'if' keyword would be parsed as part of the same expression."
	},
	{
		"original_line": "        if ( tmpIndex < tmpSF ) ovsfCode[j+i] = ovsfCode[j];", 
		"bug_line": "        if ( tmpIndex < tmpSF ) ovsfCode[j+i] = ovsfCode[j]",
		"error_description": "Missing semicolon at the end of the assignment statement in the if branch, causing unterminated statement error."
	},
	{
		"original_line": "        tmpIndex = tmpIndex - tmpSF;", 
		"bug_line": "        tmpIndex = tmpIndex - tmpSF",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as statements in VerilogA blocks must be properly terminated."
	},
	{
		"original_line": "        tmpIndex = 1;", 
		"bug_line": "        tmpIndex = 1",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as the next token 'tmpSF' becomes part of an invalid expression"
	},
	{
		"original_line": "tmpIndex = tmpIndex +1;", 
		"bug_line": "tmpIndex = tmpIndex +1 + ;",
		"error_description": "Added an extra '+' operator without a right operand, creating an incomplete expression that violates VerilogA syntax rules."
	},
	{
		"original_line": "    integer ovsfCode[0:sf];", 
		"bug_line": "    integer ovsfCode[0:sf;",
		"error_description": "Missing closing bracket ']' in array declaration, causing unbalanced brackets."
	},
	{
		"original_line": "parameter integer code_index = 7;", 
		"bug_line": "parameter integer code_index == 7;",
		"error_description": "Using equality operator '==' instead of assignment '=' for parameter initialization"
	},
	{
		"original_line": "`include "disciplines.vams"", 
		"bug_line": "`includ "disciplines.vams"",
		"error_description": "Misspelled compiler directive 'includ' instead of 'include', causing unrecognized preprocessor command"
	},
	{
		"original_line": "        tmpIndex = tmpIndex - tmpSF;", 
		"bug_line": "        tmpIndex = tmpIndex - tmpSF",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "parameter real sample = 1/12000.0 from (0:inf);", 
		"bug_line": "parameter real sample = 1/12000.0 from (0:inf;",
		"error_description": "Unmatched parenthesis in range constraint: missing closing parenthesis for the (0:inf) expression."
	},
	{
		"original_line": "        else ovsfCode[j+i] = - ovsfCode[j];", 
		"bug_line": "        else ovsfCode[j+i] = - ovsfCode[j]",
		"error_description": "Missing semicolon at the end of the assignment statement"
	}
]