// Seed: 1775370685
module module_0 (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    output tri id_3,
    input wand id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output wand id_9,
    input supply0 id_10
);
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input wor id_3,
    input supply1 id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input supply0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15
);
  logic id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_10,
      id_7,
      id_1,
      id_9,
      id_8,
      id_12,
      id_15,
      id_7,
      id_4
  );
  assign modCall_1.id_8 = 0;
endmodule
