{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542655341224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542655341224 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542655341291 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542655341377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542655341378 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542655341828 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1542655341859 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542655342000 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542655342000 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542655342011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542655342011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542655342011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542655342011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542655342011 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542655342011 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542655342014 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542655342859 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Temporizador:comb_3\|clock  " "Automatically promoted node Temporizador:comb_3\|clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~output " "Destination node clk~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "Temporizador.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Temporizador.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ  " "Automatically promoted node lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ~0 " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ~0" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr19~1  " "Automatically promoted node WideOr19~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Selector1~3  " "Automatically promoted node ControlUnit:comb_4\|Selector1~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr10~1  " "Automatically promoted node WideOr10~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr26~0  " "Automatically promoted node WideOr26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Decoder1~4  " "Automatically promoted node ControlUnit:comb_4\|Decoder1~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rsetor~0  " "Automatically promoted node rsetor~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343803 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|OutputSign~0  " "Automatically promoted node ControlUnit:comb_4\|OutputSign~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[6\]~output " "Destination node signDsp\[6\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[5\]~output " "Destination node signDsp\[5\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[4\]~output " "Destination node signDsp\[4\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[3\]~output " "Destination node signDsp\[3\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[2\]~output " "Destination node signDsp\[2\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "signDsp\[1\]~output " "Destination node signDsp\[1\]~output" {  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 7114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ControlUnit:comb_4\|Decoder1~1  " "Automatically promoted node ControlUnit:comb_4\|Decoder1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ControlUnit:comb_4\|OutputSign~0 " "Destination node ControlUnit:comb_4\|OutputSign~0" {  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[0\]~0 " "Destination node Output:comb_17\|Display:A\|outNumber\[0\]~0" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[1\]~1 " "Destination node Output:comb_17\|Display:A\|outNumber\[1\]~1" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[2\]~2 " "Destination node Output:comb_17\|Display:A\|outNumber\[2\]~2" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[3\]~3 " "Destination node Output:comb_17\|Display:A\|outNumber\[3\]~3" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[4\]~4 " "Destination node Output:comb_17\|Display:A\|outNumber\[4\]~4" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[5\]~5 " "Destination node Output:comb_17\|Display:A\|outNumber\[5\]~5" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:A\|outNumber\[6\]~6 " "Destination node Output:comb_17\|Display:A\|outNumber\[6\]~6" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:B\|outNumber\[0\]~0 " "Destination node Output:comb_17\|Display:B\|outNumber\[0\]~0" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Output:comb_17\|Display:B\|outNumber\[1\]~1 " "Destination node Output:comb_17\|Display:B\|outNumber\[1\]~1" {  } { { "Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Display.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542655343804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "ControlUnit.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/ControlUnit.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 2158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr25~3  " "Automatically promoted node WideOr25~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr1~2  " "Automatically promoted node WideOr1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr3~5  " "Automatically promoted node WideOr3~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6~4  " "Automatically promoted node WideOr6~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 307 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 4746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdlab3:comb_19\|Reset_Delay:r0\|oRESET  " "Automatically promoted node lcdlab3:comb_19\|Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|LCD_RS " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|LCD_RS" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[0\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[0\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[1\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[1\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[2\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[2\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[3\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[3\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[4\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|CHAR_COUNT\[4\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|LCD_E~0 " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|LCD_E~0" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 3481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|next_command.Print_String " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|next_command.Print_String" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[0\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[0\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[1\] " "Destination node lcdlab3:comb_19\|LCD_Display:u1\|DATA_BUS_VALUE\[1\]" {  } { { "LCD_Display.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/LCD_Display.v" 108 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542655343804 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1542655343804 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542655343804 ""}  } { { "Reset_Delay.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/Reset_Delay.v" 1 -1 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542655343804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542655343866 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542655343873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542655343896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542655343906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542655343917 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_OFF" "" "Fitter will not automatically pack the  registers into I/Os." {  } {  } 0 176222 "Fitter will not automatically pack the  registers into I/Os." 0 0 "Fitter" 0 -1 1542655343917 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542655343929 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542655343930 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542655343936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542655343986 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542655343993 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542655343993 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542655344945 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542655344954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542655347237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542655347780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542655347837 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542655348666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542655348667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542655348688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542655353648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542655353648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542655355209 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542655355336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542655355348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542655356011 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "189 " "TimeQuest Timing Analyzer is analyzing 189 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1542655356123 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542655356127 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542655356127 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\] " "From: InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0  to: comb_6\|instructionRAM_rtl_0\|auto_generated\|ram_block1a26\|portbdataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr10~0  from: dataa  to: combout " "Cell: WideOr10~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~1  from: datad  to: combout " "Cell: WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr3~2  from: datad  to: combout " "Cell: WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr6~2  from: datac  to: combout " "Cell: WideOr6~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr8~0  from: datac  to: combout " "Cell: WideOr8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout " "Cell: comb_14\|dataOut\[0\]~415  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout " "Cell: comb_14\|dataOut\[10\]~413  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout " "Cell: comb_14\|dataOut\[11\]~412  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout " "Cell: comb_14\|dataOut\[12\]~411  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout " "Cell: comb_14\|dataOut\[13\]~410  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout " "Cell: comb_14\|dataOut\[14\]~385  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout " "Cell: comb_14\|dataOut\[15\]~383  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout " "Cell: comb_14\|dataOut\[16\]~382  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout " "Cell: comb_14\|dataOut\[1\]~386  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout " "Cell: comb_14\|dataOut\[2\]~378  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout " "Cell: comb_14\|dataOut\[3\]~379  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout " "Cell: comb_14\|dataOut\[4\]~380  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout " "Cell: comb_14\|dataOut\[5\]~381  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout " "Cell: comb_14\|dataOut\[6\]~384  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout " "Cell: comb_14\|dataOut\[7\]~388  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout " "Cell: comb_14\|dataOut\[8\]~387  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout " "Cell: comb_14\|dataOut\[9\]~414  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~0  from: datad  to: combout " "Cell: comb_15\|Add0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~10  from: datab  to: combout " "Cell: comb_15\|Add0~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~11  from: datad  to: combout " "Cell: comb_15\|Add0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~12  from: datad  to: combout " "Cell: comb_15\|Add0~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~13  from: datab  to: combout " "Cell: comb_15\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~14  from: datac  to: combout " "Cell: comb_15\|Add0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~15  from: dataa  to: combout " "Cell: comb_15\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~16  from: dataa  to: combout " "Cell: comb_15\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~17  from: datac  to: combout " "Cell: comb_15\|Add0~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~18  from: dataa  to: combout " "Cell: comb_15\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~19  from: datab  to: combout " "Cell: comb_15\|Add0~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~1  from: datab  to: combout " "Cell: comb_15\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~20  from: datac  to: combout " "Cell: comb_15\|Add0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~21  from: datac  to: combout " "Cell: comb_15\|Add0~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~22  from: datad  to: combout " "Cell: comb_15\|Add0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~23  from: datab  to: combout " "Cell: comb_15\|Add0~23  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~24  from: datab  to: combout " "Cell: comb_15\|Add0~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~25  from: datad  to: combout " "Cell: comb_15\|Add0~25  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~26  from: datac  to: combout " "Cell: comb_15\|Add0~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~27  from: dataa  to: combout " "Cell: comb_15\|Add0~27  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~28  from: datac  to: combout " "Cell: comb_15\|Add0~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~29  from: dataa  to: combout " "Cell: comb_15\|Add0~29  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~2  from: datac  to: combout " "Cell: comb_15\|Add0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~31  from: dataa  to: combout " "Cell: comb_15\|Add0~31  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~34  from: dataa  to: combout " "Cell: comb_15\|Add0~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: cin  to: combout " "Cell: comb_15\|Add0~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~36  from: datab  to: combout " "Cell: comb_15\|Add0~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: cin  to: combout " "Cell: comb_15\|Add0~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~38  from: dataa  to: combout " "Cell: comb_15\|Add0~38  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~3  from: datad  to: combout " "Cell: comb_15\|Add0~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: cin  to: combout " "Cell: comb_15\|Add0~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~40  from: datab  to: combout " "Cell: comb_15\|Add0~40  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: cin  to: combout " "Cell: comb_15\|Add0~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~42  from: dataa  to: combout " "Cell: comb_15\|Add0~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: cin  to: combout " "Cell: comb_15\|Add0~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~44  from: dataa  to: combout " "Cell: comb_15\|Add0~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: cin  to: combout " "Cell: comb_15\|Add0~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~46  from: dataa  to: combout " "Cell: comb_15\|Add0~46  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: cin  to: combout " "Cell: comb_15\|Add0~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~48  from: datab  to: combout " "Cell: comb_15\|Add0~48  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~4  from: datab  to: combout " "Cell: comb_15\|Add0~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: cin  to: combout " "Cell: comb_15\|Add0~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~50  from: datab  to: combout " "Cell: comb_15\|Add0~50  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: cin  to: combout " "Cell: comb_15\|Add0~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~52  from: dataa  to: combout " "Cell: comb_15\|Add0~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: cin  to: combout " "Cell: comb_15\|Add0~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~54  from: dataa  to: combout " "Cell: comb_15\|Add0~54  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: cin  to: combout " "Cell: comb_15\|Add0~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~56  from: dataa  to: combout " "Cell: comb_15\|Add0~56  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: cin  to: combout " "Cell: comb_15\|Add0~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~58  from: dataa  to: combout " "Cell: comb_15\|Add0~58  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~5  from: datad  to: combout " "Cell: comb_15\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: cin  to: combout " "Cell: comb_15\|Add0~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~60  from: datab  to: combout " "Cell: comb_15\|Add0~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: cin  to: combout " "Cell: comb_15\|Add0~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~62  from: dataa  to: combout " "Cell: comb_15\|Add0~62  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: cin  to: combout " "Cell: comb_15\|Add0~64  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~64  from: datab  to: combout " "Cell: comb_15\|Add0~64  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: cin  to: combout " "Cell: comb_15\|Add0~66  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~66  from: datab  to: combout " "Cell: comb_15\|Add0~66  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: cin  to: combout " "Cell: comb_15\|Add0~68  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~68  from: datab  to: combout " "Cell: comb_15\|Add0~68  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~6  from: datad  to: combout " "Cell: comb_15\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: cin  to: combout " "Cell: comb_15\|Add0~70  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~70  from: datab  to: combout " "Cell: comb_15\|Add0~70  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: cin  to: combout " "Cell: comb_15\|Add0~72  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~72  from: datab  to: combout " "Cell: comb_15\|Add0~72  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: cin  to: combout " "Cell: comb_15\|Add0~74  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~74  from: dataa  to: combout " "Cell: comb_15\|Add0~74  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: cin  to: combout " "Cell: comb_15\|Add0~76  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~76  from: datab  to: combout " "Cell: comb_15\|Add0~76  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: cin  to: combout " "Cell: comb_15\|Add0~78  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~78  from: datab  to: combout " "Cell: comb_15\|Add0~78  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~7  from: datad  to: combout " "Cell: comb_15\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: cin  to: combout " "Cell: comb_15\|Add0~80  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~80  from: datab  to: combout " "Cell: comb_15\|Add0~80  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: cin  to: combout " "Cell: comb_15\|Add0~82  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~82  from: dataa  to: combout " "Cell: comb_15\|Add0~82  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: cin  to: combout " "Cell: comb_15\|Add0~84  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~84  from: dataa  to: combout " "Cell: comb_15\|Add0~84  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: cin  to: combout " "Cell: comb_15\|Add0~86  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~86  from: dataa  to: combout " "Cell: comb_15\|Add0~86  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: cin  to: combout " "Cell: comb_15\|Add0~88  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~88  from: datab  to: combout " "Cell: comb_15\|Add0~88  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~8  from: datad  to: combout " "Cell: comb_15\|Add0~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: cin  to: combout " "Cell: comb_15\|Add0~90  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~90  from: datab  to: combout " "Cell: comb_15\|Add0~90  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: cin  to: combout " "Cell: comb_15\|Add0~92  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~92  from: datab  to: combout " "Cell: comb_15\|Add0~92  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: cin  to: combout " "Cell: comb_15\|Add0~94  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~94  from: dataa  to: combout " "Cell: comb_15\|Add0~94  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~97  from: datad  to: combout " "Cell: comb_15\|Add0~97  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: cin  to: combout " "Cell: comb_15\|Add0~98  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~98  from: dataa  to: combout " "Cell: comb_15\|Add0~98  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Add0~9  from: datac  to: combout " "Cell: comb_15\|Add0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datab  to: combout " "Cell: comb_15\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Equal0~0  from: datad  to: combout " "Cell: comb_15\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux0~2  from: datac  to: combout " "Cell: comb_15\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux10~2  from: datac  to: combout " "Cell: comb_15\|Mux10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux11~2  from: datab  to: combout " "Cell: comb_15\|Mux11~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux12~2  from: datab  to: combout " "Cell: comb_15\|Mux12~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux13~2  from: datac  to: combout " "Cell: comb_15\|Mux13~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux14~2  from: datad  to: combout " "Cell: comb_15\|Mux14~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: dataa  to: combout " "Cell: comb_15\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~0  from: datad  to: combout " "Cell: comb_15\|Mux15~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~1  from: datab  to: combout " "Cell: comb_15\|Mux15~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~2  from: datac  to: combout " "Cell: comb_15\|Mux15~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~3  from: dataa  to: combout " "Cell: comb_15\|Mux15~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux15~7  from: dataa  to: combout " "Cell: comb_15\|Mux15~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux16~1  from: datab  to: combout " "Cell: comb_15\|Mux16~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux17~2  from: dataa  to: combout " "Cell: comb_15\|Mux17~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux18~2  from: datab  to: combout " "Cell: comb_15\|Mux18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux19~2  from: datad  to: combout " "Cell: comb_15\|Mux19~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux1~2  from: datab  to: combout " "Cell: comb_15\|Mux1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux20~2  from: datab  to: combout " "Cell: comb_15\|Mux20~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux21~2  from: datad  to: combout " "Cell: comb_15\|Mux21~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux22~2  from: dataa  to: combout " "Cell: comb_15\|Mux22~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux23~2  from: datac  to: combout " "Cell: comb_15\|Mux23~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux24~2  from: datad  to: combout " "Cell: comb_15\|Mux24~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux25~2  from: datad  to: combout " "Cell: comb_15\|Mux25~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux26~2  from: datac  to: combout " "Cell: comb_15\|Mux26~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux27~2  from: datac  to: combout " "Cell: comb_15\|Mux27~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux28~2  from: datac  to: combout " "Cell: comb_15\|Mux28~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux29~1  from: dataa  to: combout " "Cell: comb_15\|Mux29~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux2~2  from: datad  to: combout " "Cell: comb_15\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux30~4  from: datad  to: combout " "Cell: comb_15\|Mux30~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux31~6  from: datac  to: combout " "Cell: comb_15\|Mux31~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux3~2  from: datab  to: combout " "Cell: comb_15\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux4~2  from: datab  to: combout " "Cell: comb_15\|Mux4~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux5~2  from: dataa  to: combout " "Cell: comb_15\|Mux5~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux6~2  from: dataa  to: combout " "Cell: comb_15\|Mux6~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux7~1  from: datad  to: combout " "Cell: comb_15\|Mux7~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux8~2  from: datac  to: combout " "Cell: comb_15\|Mux8~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|Mux9~2  from: dataa  to: combout " "Cell: comb_15\|Mux9~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~0  from: dataa  to: combout " "Cell: comb_15\|aluOut~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~10  from: datab  to: combout " "Cell: comb_15\|aluOut~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~11  from: dataa  to: combout " "Cell: comb_15\|aluOut~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~12  from: datab  to: combout " "Cell: comb_15\|aluOut~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~13  from: datab  to: combout " "Cell: comb_15\|aluOut~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~14  from: datac  to: combout " "Cell: comb_15\|aluOut~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~15  from: dataa  to: combout " "Cell: comb_15\|aluOut~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~16  from: datab  to: combout " "Cell: comb_15\|aluOut~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~17  from: datad  to: combout " "Cell: comb_15\|aluOut~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~18  from: datab  to: combout " "Cell: comb_15\|aluOut~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~19  from: datab  to: combout " "Cell: comb_15\|aluOut~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~1  from: datab  to: combout " "Cell: comb_15\|aluOut~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~20  from: datac  to: combout " "Cell: comb_15\|aluOut~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~21  from: datac  to: combout " "Cell: comb_15\|aluOut~21  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~22  from: datab  to: combout " "Cell: comb_15\|aluOut~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~23  from: dataa  to: combout " "Cell: comb_15\|aluOut~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~24  from: datac  to: combout " "Cell: comb_15\|aluOut~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~25  from: datab  to: combout " "Cell: comb_15\|aluOut~25  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~26  from: datad  to: combout " "Cell: comb_15\|aluOut~26  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~27  from: datac  to: combout " "Cell: comb_15\|aluOut~27  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~28  from: datad  to: combout " "Cell: comb_15\|aluOut~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~29  from: datac  to: combout " "Cell: comb_15\|aluOut~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~2  from: datad  to: combout " "Cell: comb_15\|aluOut~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~30  from: datad  to: combout " "Cell: comb_15\|aluOut~30  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~3  from: dataa  to: combout " "Cell: comb_15\|aluOut~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~4  from: datab  to: combout " "Cell: comb_15\|aluOut~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~5  from: datad  to: combout " "Cell: comb_15\|aluOut~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~6  from: datac  to: combout " "Cell: comb_15\|aluOut~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~7  from: datad  to: combout " "Cell: comb_15\|aluOut~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~8  from: dataa  to: combout " "Cell: comb_15\|aluOut~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_15\|aluOut~9  from: dataa  to: combout " "Cell: comb_15\|aluOut~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|Selector1~2  from: datac  to: combout " "Cell: comb_4\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_4\|WideOr10~2  from: datab  to: combout " "Cell: comb_4\|WideOr10~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1542655356168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542655356168 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542655356188 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542655356189 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1542655356191 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1542655356191 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clk50 " "   1.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0 " "   1.000 InstructionMemory:comb_6\|altsyncram:instructionRAM_rtl_0\|altsyncram_a6h1:auto_generated\|ram_block1a26~portb_address_reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ " "   1.000 lcdlab3:comb_19\|LCD_Display:u1\|CLK_400HZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 Temporizador:comb_3\|clock " "   1.000 Temporizador:comb_3\|clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1542655356191 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1542655356191 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542655356378 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "CPU.v" "" { Text "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/CPU.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1542655357497 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1542655357497 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.fit.smsg " "Generated suppressed messages file /home-local/aluno/Downloads/CompProc-13-11-2018 (2)/cpu/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542655357816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1537 " "Peak virtual memory: 1537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542655358213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:22:38 2018 " "Processing ended: Mon Nov 19 17:22:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542655358213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542655358213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542655358213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542655358213 ""}
