<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: FreduceWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d9/d04/structFreduceWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">FreduceWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Collaboration diagram for FreduceWorker:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d30/structFreduceWorker__coll__graph.png" border="0" usemap="#FreduceWorker_coll__map" alt="Collaboration graph"/></div>
<map name="FreduceWorker_coll__map" id="FreduceWorker_coll__map">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html" title="RTLIL::Design" alt="" coords="5,112,109,139"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html" title="RTLIL::Module" alt="" coords="123,203,229,229"/><area shape="rect" id="node3" href="../../d0/dbf/structSigMap.html" title="SigMap" alt="" coords="253,203,320,229"/><area shape="rect" id="node5" href="../../d8/df7/structRTLIL_1_1IdString.html" title="RTLIL::IdString" alt="" coords="134,112,244,139"/><area shape="rect" id="node6" href="../../d0/d81/structRTLIL_1_1IdString_1_1destruct__guard__t.html" title="RTLIL::IdString::destruct\l_guard_t" alt="" coords="108,6,271,47"/></map>
<center><span class="legend">[<a target="top" href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ae145d3594762537f370ee1077440ad5d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#ae145d3594762537f370ee1077440ad5d">FreduceWorker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *<a class="el" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>)</td></tr>
<tr class="separator:ae145d3594762537f370ee1077440ad5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c7d2d358b582fbe052d0e216d71234"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">find_bit_in_cone</a> (std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;celldone, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> needle, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> haystack)</td></tr>
<tr class="separator:a70c7d2d358b582fbe052d0e216d71234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d09afe5b4c17c3b202e4734b8d68e8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#ae0d09afe5b4c17c3b202e4734b8d68e8">find_bit_in_cone</a> (<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> needle, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> haystack)</td></tr>
<tr class="separator:ae0d09afe5b4c17c3b202e4734b8d68e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af904704fbd70d2355abff298bf669572"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#af904704fbd70d2355abff298bf669572">dump</a> ()</td></tr>
<tr class="separator:af904704fbd70d2355abff298bf669572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354887cf624d9a4421cd14f51e1fe8b5"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5">run</a> ()</td></tr>
<tr class="separator:a354887cf624d9a4421cd14f51e1fe8b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a7060162a245330dff75960958fbcc392"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a></td></tr>
<tr class="separator:a7060162a245330dff75960958fbcc392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab7a9a4e1cc1f4bf562131cf1ed60f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a></td></tr>
<tr class="separator:adab7a9a4e1cc1f4bf562131cf1ed60f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96abc1e8da6cd9e982994905d7d9e748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a></td></tr>
<tr class="separator:a96abc1e8da6cd9e982994905d7d9e748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f507cbabafd9231e3ff96cd7db46c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/d03/freduce_8cc.html#a347749bde3bbc9b80217fad9019c1670">drivers_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a></td></tr>
<tr class="separator:aa3f507cbabafd9231e3ff96cd7db46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59931ff1d11d2b384284afedb7ac691"><td class="memItemLeft" align="right" valign="top">std::set&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d9/d04/structFreduceWorker.html#ac59931ff1d11d2b384284afedb7ac691">inv_pairs</a></td></tr>
<tr class="separator:ac59931ff1d11d2b384284afedb7ac691"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00551">551</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ae145d3594762537f370ee1077440ad5d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">FreduceWorker::FreduceWorker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00560">560</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                                                            : <a class="code" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>(design), <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>(module), <a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(module)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    {</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    }</div>
<div class="ttc" id="structFreduceWorker_html_a96abc1e8da6cd9e982994905d7d9e748"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">FreduceWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00556">freduce.cc:556</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a7060162a245330dff75960958fbcc392"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">FreduceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00553">freduce.cc:553</a></div></div>
<div class="ttc" id="structFreduceWorker_html_adab7a9a4e1cc1f4bf562131cf1ed60f4"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">FreduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00554">freduce.cc:554</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="af904704fbd70d2355abff298bf669572"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void FreduceWorker::dump </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00589">589</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    {</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;        std::string filename = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;%s_%s_%05d.il&quot;</span>, <a class="code" href="../../d8/d03/freduce_8cc.html#a6bd649c0c1efef27fa7a43cffc828b92">dump_prefix</a>.c_str(), <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>), <a class="code" href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a>);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%s    Writing dump file `%s&#39;.\n&quot;</span>, <a class="code" href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a> ? <span class="stringliteral">&quot;  &quot;</span> : <span class="stringliteral">&quot;&quot;</span>, filename.c_str());</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;        <a class="code" href="../../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c">Pass::call</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;dump -outfile %s %s&quot;</span>, filename.c_str(), <a class="code" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a48046ae0ab3f18d51f93fbb7fad0975a">selected_active_module</a>.empty() ? <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>() : <span class="stringliteral">&quot;&quot;</span>));</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="freduce_8cc_html_a1862a715dbdab364696ac113dffdc717"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a></div><div class="ttdeci">int reduce_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00035">freduce.cc:35</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a7060162a245330dff75960958fbcc392"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">FreduceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00553">freduce.cc:553</a></div></div>
<div class="ttc" id="freduce_8cc_html_a6bd649c0c1efef27fa7a43cffc828b92"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a6bd649c0c1efef27fa7a43cffc828b92">dump_prefix</a></div><div class="ttdeci">std::string dump_prefix</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00037">freduce.cc:37</a></div></div>
<div class="ttc" id="structFreduceWorker_html_adab7a9a4e1cc1f4bf562131cf1ed60f4"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">FreduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00554">freduce.cc:554</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a48046ae0ab3f18d51f93fbb7fad0975a"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a48046ae0ab3f18d51f93fbb7fad0975a">RTLIL::Design::selected_active_module</a></div><div class="ttdeci">std::string selected_active_module</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00511">rtlil.h:511</a></div></div>
<div class="ttc" id="structPass_html_a4588237cba735e3cdc75250d12bab98c"><div class="ttname"><a href="../../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c">Pass::call</a></div><div class="ttdeci">static void call(RTLIL::Design *design, std::string command)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00146">register.cc:146</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_cgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_cgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_cgraph" id="d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_cgraph">
<area shape="rect" id="node2" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1076,68,1135,95"/><area shape="rect" id="node5" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="203,397,307,424"/><area shape="rect" id="node7" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="507,372,653,399"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="853,144,891,171"/><area shape="rect" id="node12" href="../../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c" title="Pass::call" alt="" coords="215,220,294,247"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1206,93,1271,120"/><area shape="rect" id="node4" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1321,93,1365,120"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="379,397,435,424"/><area shape="rect" id="node9" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="958,169,1005,196"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1071,169,1139,196"/><area shape="rect" id="node11" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1054,220,1157,247"/><area shape="rect" id="node13" href="../../d3/d6b/preproc_8cc.html#a37a04d228fd419391980a969f5b3afab" title="next_token" alt="" coords="364,195,449,221"/><area shape="rect" id="node16" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52" title="log_header" alt="" coords="364,144,449,171"/><area shape="rect" id="node20" href="../../da/daf/yosys_8cc.html#a69986b22f50a9fc29cc1b6ca50c0ab8c" title="run_command" alt="" coords="355,245,459,272"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#aa6cbc6e6d02870d3c7df51803f14f1c4" title="log_cmd_error" alt="" coords="528,296,632,323"/><area shape="rect" id="node14" href="../../d3/d6b/preproc_8cc.html#a0a12500875048b1188ddeb052003e300" title="next_char" alt="" coords="541,245,619,272"/><area shape="rect" id="node15" href="../../d3/d6b/preproc_8cc.html#a16f566be9fd7c1bbe82245fbbb6a77a7" title="return_char" alt="" coords="537,195,623,221"/><area shape="rect" id="node17" href="../../d4/dc1/log_8cc.html#acab879647fe94feabb05c97d1ca4ec5f" title="logv_header" alt="" coords="534,144,626,171"/><area shape="rect" id="node18" href="../../d4/dc1/log_8cc.html#a56889fadb925801a3ba25be960dfe0bd" title="log_spacer" alt="" coords="701,93,787,120"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="835,347,909,373"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="705,296,783,323"/></map>
</div>
</p>

<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_icgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_icgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_icgraph" id="d9/d04/structFreduceWorker_af904704fbd70d2355abff298bf669572_icgraph">
<area shape="rect" id="node2" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="203,5,338,32"/><area shape="rect" id="node3" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="387,5,538,32"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a70c7d2d358b582fbe052d0e216d71234"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool FreduceWorker::find_bit_in_cone </td>
          <td>(</td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>celldone</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>needle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>haystack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00564">564</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordflow">if</span> (needle == haystack)</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="keywordflow">if</span> (haystack.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || needle.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> || <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>.count(haystack) == 0)</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        std::pair&lt;RTLIL::Cell*, std::set&lt;RTLIL::SigBit&gt;&gt; &amp;drv = <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>.at(haystack);</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        <span class="keywordflow">if</span> (celldone.count(drv.first))</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        celldone.insert(drv.first);</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : drv.second)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">find_bit_in_cone</a>(celldone, needle, bit))</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a70c7d2d358b582fbe052d0e216d71234"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">FreduceWorker::find_bit_in_cone</a></div><div class="ttdeci">bool find_bit_in_cone(std::set&lt; RTLIL::Cell * &gt; &amp;celldone, RTLIL::SigBit needle, RTLIL::SigBit haystack)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00564">freduce.cc:564</a></div></div>
<div class="ttc" id="structFreduceWorker_html_aa3f507cbabafd9231e3ff96cd7db46c5"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">FreduceWorker::drivers</a></div><div class="ttdeci">drivers_t drivers</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00557">freduce.cc:557</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_a70c7d2d358b582fbe052d0e216d71234_icgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_a70c7d2d358b582fbe052d0e216d71234_icgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_a70c7d2d358b582fbe052d0e216d71234_icgraph" id="d9/d04/structFreduceWorker_a70c7d2d358b582fbe052d0e216d71234_icgraph">
<area shape="rect" id="node2" href="../../d9/d04/structFreduceWorker.html#ae0d09afe5b4c17c3b202e4734b8d68e8" title="FreduceWorker::find\l_bit_in_cone" alt="" coords="189,5,325,46"/><area shape="rect" id="node3" href="../../d9/d04/structFreduceWorker.html#a354887cf624d9a4421cd14f51e1fe8b5" title="FreduceWorker::run" alt="" coords="190,71,325,97"/><area shape="rect" id="node4" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="374,71,525,97"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ae0d09afe5b4c17c3b202e4734b8d68e8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool FreduceWorker::find_bit_in_cone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>needle</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&#160;</td>
          <td class="paramname"><em>haystack</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00583">583</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;        std::set&lt;RTLIL::Cell*&gt; celldone;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">find_bit_in_cone</a>(celldone, needle, haystack);</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    }</div>
<div class="ttc" id="structFreduceWorker_html_a70c7d2d358b582fbe052d0e216d71234"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">FreduceWorker::find_bit_in_cone</a></div><div class="ttdeci">bool find_bit_in_cone(std::set&lt; RTLIL::Cell * &gt; &amp;celldone, RTLIL::SigBit needle, RTLIL::SigBit haystack)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00564">freduce.cc:564</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_ae0d09afe5b4c17c3b202e4734b8d68e8_cgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_ae0d09afe5b4c17c3b202e4734b8d68e8_cgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_ae0d09afe5b4c17c3b202e4734b8d68e8_cgraph" id="d9/d04/structFreduceWorker_ae0d09afe5b4c17c3b202e4734b8d68e8_cgraph">
<area shape="rect" id="node2" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234" title="FreduceWorker::find\l_bit_in_cone" alt="" coords="189,5,325,46"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a354887cf624d9a4421cd14f51e1fe8b5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int FreduceWorker::run </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00596">596</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    {</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Running functional reduction on module %s:\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>));</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;        <a class="code" href="../../d0/d4d/structCellTypes.html">CellTypes</a> <a class="code" href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a>;</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">setup_internals</a>();</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">setup_stdcells</a>();</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;        <span class="keywordtype">int</span> bits_full_total = 0;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        std::vector&lt;std::set&lt;RTLIL::SigBit&gt;&gt; batches;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>)</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="keywordflow">if</span> (it.second-&gt;port_input) {</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                batches.push_back(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(it.second).to_sigbit_set());</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                bits_full_total += it.second-&gt;width;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            }</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>) {</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <span class="keywordflow">if</span> (ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">cell_known</a>(it.second-&gt;type)) {</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                std::set&lt;RTLIL::SigBit&gt; inputs, outputs;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;port : it.second-&gt;connections()) {</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                    std::vector&lt;RTLIL::SigBit&gt; bits = <a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(port.second).to_sigbit_vector();</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                    <span class="keywordflow">if</span> (ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(it.second-&gt;type, port.first))</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                        outputs.insert(bits.begin(), bits.end());</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                        inputs.insert(bits.begin(), bits.end());</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                }</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                std::pair&lt;RTLIL::Cell*, std::set&lt;RTLIL::SigBit&gt;&gt; drv(it.second, inputs);</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : outputs)</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                    <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>[bit] = drv;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                batches.push_back(outputs);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                bits_full_total += outputs.size();</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            }</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d8/d03/freduce_8cc.html#a4ed536e56de545f86185b02c7f4669d7">inv_mode</a> &amp;&amp; it.second-&gt;type == <span class="stringliteral">&quot;$_NOT_&quot;</span>)</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                <a class="code" href="../../d9/d04/structFreduceWorker.html#ac59931ff1d11d2b384284afedb7ac691">inv_pairs</a>.insert(std::pair&lt;RTLIL::SigBit, RTLIL::SigBit&gt;(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(it.second-&gt;getPort(<span class="stringliteral">&quot;\\A&quot;</span>)), <a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(it.second-&gt;getPort(<span class="stringliteral">&quot;\\Y&quot;</span>))));</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        }</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordtype">int</span> bits_count = 0;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        <span class="keywordtype">int</span> bits_full_count = 0;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        std::map&lt;std::vector&lt;RTLIL::SigBit&gt;, std::vector&lt;RTLIL::SigBit&gt;&gt; buckets;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;batch : batches)</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;        {</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : batch)</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                <span class="keywordflow">if</span> (bit.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> &amp;&amp; <a class="code" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>, bit.<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>))</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                    <span class="keywordflow">goto</span> found_selected_wire;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            bits_full_count += batch.size();</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        found_selected_wire:</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Finding reduced input cone for signal batch %s%c\n&quot;</span>,</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(batch), <a class="code" href="../../d8/d03/freduce_8cc.html#a023ce1184a44c87f1a43765ab82eea80">verbose_level</a> ? <span class="charliteral">&#39;:&#39;</span> : <span class="charliteral">&#39;.&#39;</span>);</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;            <a class="code" href="../../db/dcf/structFindReducedInputs.html">FindReducedInputs</a> infinder(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>, <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : batch) {</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                std::vector&lt;RTLIL::SigBit&gt; inputs;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                infinder.analyze(inputs, bit, 100 * bits_full_count / bits_full_total);</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                buckets[inputs].push_back(bit);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                bits_full_count++;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                bits_count++;</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;            }</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;        }</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Sorted %d signal bits into %d buckets.\n&quot;</span>, bits_count, <span class="keywordtype">int</span>(buckets.size()));</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        <span class="keywordtype">int</span> bucket_count = 0;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        std::vector&lt;std::vector&lt;equiv_bit_t&gt;&gt; equiv;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bucket : buckets)</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        {</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;            bucket_count++;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;            <span class="keywordflow">if</span> (bucket.second.size() == 1)</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;            <span class="keywordflow">if</span> (bucket.first.size() == 0) {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Finding const values for bucket %s%c\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(bucket.second), <a class="code" href="../../d8/d03/freduce_8cc.html#a023ce1184a44c87f1a43765ab82eea80">verbose_level</a> ? <span class="charliteral">&#39;:&#39;</span> : <span class="charliteral">&#39;.&#39;</span>);</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                <a class="code" href="../../d5/ddd/structPerformReduction.html">PerformReduction</a> worker(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>, <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>, <a class="code" href="../../d9/d04/structFreduceWorker.html#ac59931ff1d11d2b384284afedb7ac691">inv_pairs</a>, bucket.second, bucket.first.size());</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3">idx</a> = 0; <a class="code" href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3">idx</a> &lt; bucket.second.size(); <a class="code" href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3">idx</a>++)</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                    worker.<a class="code" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1">analyze_const</a>(equiv, <a class="code" href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3">idx</a>);</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Trying to shatter bucket %s%c\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(bucket.second), <a class="code" href="../../d8/d03/freduce_8cc.html#a023ce1184a44c87f1a43765ab82eea80">verbose_level</a> ? <span class="charliteral">&#39;:&#39;</span> : <span class="charliteral">&#39;.&#39;</span>);</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                <a class="code" href="../../d5/ddd/structPerformReduction.html">PerformReduction</a> worker(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>, <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>, <a class="code" href="../../d9/d04/structFreduceWorker.html#ac59931ff1d11d2b384284afedb7ac691">inv_pairs</a>, bucket.second, bucket.first.size());</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                worker.<a class="code" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf">analyze</a>(equiv, 100 * bucket_count / (buckets.size() + 1));</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;            }</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        }</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        std::map&lt;RTLIL::SigBit, int&gt; bitusage;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">rewrite_sigspecs</a>(<a class="code" href="../../de/d06/structCountBitUsage.html">CountBitUsage</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>, bitusage));</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d8/d03/freduce_8cc.html#a6bd649c0c1efef27fa7a43cffc828b92">dump_prefix</a>.empty())</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;            <a class="code" href="../../d9/d04/structFreduceWorker.html#af904704fbd70d2355abff298bf669572">dump</a>();</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Rewiring %d equivialent groups:\n&quot;</span>, <span class="keywordtype">int</span>(equiv.size()));</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="keywordtype">int</span> rewired_sigbits = 0;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;grp : equiv)</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        {</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    [%05d] Using as master for group: %s\n&quot;</span>, ++<a class="code" href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(grp.front().bit));</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> inv_sig;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 1; i &lt; grp.size(); i++)</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;            {</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">design</a>-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>, grp[i].bit.<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>)) {</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Skipping not-selected slave: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(grp[i].bit));</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                }</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                <span class="keywordflow">if</span> (grp[i].bit.wire-&gt;port_id == 0 &amp;&amp; bitusage[grp[i].bit] &lt;= 1) {</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Skipping unused slave: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(grp[i].bit));</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                }</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">find_bit_in_cone</a>(grp[i].bit, grp.front().bit)) {</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Skipping dependency of master: %s\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(grp[i].bit));</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                }</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;      Connect slave%s: %s\n&quot;</span>, grp[i].inverted ? <span class="stringliteral">&quot; using inverter&quot;</span> : <span class="stringliteral">&quot;&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(grp[i].bit));</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *drv = <a class="code" href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">drivers</a>.at(grp[i].bit).first;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *dummy_wire = <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;port : drv-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>)</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                    <span class="keywordflow">if</span> (ct.<a class="code" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">cell_output</a>(drv-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>, port.first))</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                        <a class="code" href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">sigmap</a>(port.second).replace(grp[i].bit, dummy_wire, &amp;port.second);</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                <span class="keywordflow">if</span> (grp[i].inverted)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                {</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                    <span class="keywordflow">if</span> (inv_sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>() == 0)</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                    {</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                        inv_sig = <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                        <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *inv_cell = <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, <span class="stringliteral">&quot;$_NOT_&quot;</span>);</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, grp[0].bit);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                        inv_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, inv_sig);</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                    }</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                    <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(grp[i].bit, inv_sig));</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                    <a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a>(grp[i].bit, grp[0].bit));</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                rewired_sigbits++;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;            }</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../d8/d03/freduce_8cc.html#a6bd649c0c1efef27fa7a43cffc828b92">dump_prefix</a>.empty())</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                <a class="code" href="../../d9/d04/structFreduceWorker.html#af904704fbd70d2355abff298bf669572">dump</a>();</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a> == <a class="code" href="../../d8/d03/freduce_8cc.html#af19c30e796c7ca1e0b227764ea414c77">reduce_stop_at</a>) {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;    Reached limit passed using -stop option. Skipping all further reductions.\n&quot;</span>);</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;            }</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Rewired a total of %d signal bits in module %s.\n&quot;</span>, rewired_sigbits, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(<a class="code" href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">module</a>-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>));</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        <span class="keywordflow">return</span> rewired_sigbits;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structCellTypes_html_a00d3706a926b3af1e2d9195209832bda"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda">CellTypes::setup_stdcells</a></div><div class="ttdeci">void setup_stdcells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00132">celltypes.h:132</a></div></div>
<div class="ttc" id="structPerformReduction_html"><div class="ttname"><a href="../../d5/ddd/structPerformReduction.html">PerformReduction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00227">freduce.cc:227</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="freduce_8cc_html_a1862a715dbdab364696ac113dffdc717"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a1862a715dbdab364696ac113dffdc717">reduce_counter</a></div><div class="ttdeci">int reduce_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00035">freduce.cc:35</a></div></div>
<div class="ttc" id="opt__clean_8cc_html_a9ac3e89d46ffd6c937486c622099ee79"><div class="ttname"><a href="../../d3/da8/opt__clean_8cc.html#a9ac3e89d46ffd6c937486c622099ee79">ct</a></div><div class="ttdeci">CellTypes ct</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/da8/opt__clean_8cc_source.html#l00033">opt_clean.cc:33</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a96abc1e8da6cd9e982994905d7d9e748"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a96abc1e8da6cd9e982994905d7d9e748">FreduceWorker::sigmap</a></div><div class="ttdeci">SigMap sigmap</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00556">freduce.cc:556</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8051c856eed9684904ab1e9607f4f03e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e">RTLIL::Module::rewrite_sigspecs</a></div><div class="ttdeci">void rewrite_sigspecs(T functor)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01166">rtlil.h:1166</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="test__autotb_8cc_html_a9d24ea8c7d45703213d440f5c7bc71c3"><div class="ttname"><a href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3">idx</a></div><div class="ttdeci">static std::string idx(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/daf/test__autotb_8cc_source.html#l00057">test_autotb.cc:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structPerformReduction_html_ab674bca62b8152132e08a001a511c7f1"><div class="ttname"><a href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1">PerformReduction::analyze_const</a></div><div class="ttdeci">void analyze_const(std::vector&lt; std::vector&lt; equiv_bit_t &gt;&gt; &amp;results, int idx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00294">freduce.cc:294</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a7060162a245330dff75960958fbcc392"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a7060162a245330dff75960958fbcc392">FreduceWorker::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00553">freduce.cc:553</a></div></div>
<div class="ttc" id="structFindReducedInputs_html"><div class="ttname"><a href="../../db/dcf/structFindReducedInputs.html">FindReducedInputs</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00071">freduce.cc:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="freduce_8cc_html_a4ed536e56de545f86185b02c7f4669d7"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a4ed536e56de545f86185b02c7f4669d7">inv_mode</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool inv_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00034">freduce.cc:34</a></div></div>
<div class="ttc" id="structCellTypes_html_a7851d81f2149baab5a059d767693d461"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461">CellTypes::cell_known</a></div><div class="ttdeci">bool cell_known(RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00188">celltypes.h:188</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structCountBitUsage_html"><div class="ttname"><a href="../../de/d06/structCountBitUsage.html">CountBitUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00057">freduce.cc:57</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="freduce_8cc_html_a6bd649c0c1efef27fa7a43cffc828b92"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a6bd649c0c1efef27fa7a43cffc828b92">dump_prefix</a></div><div class="ttdeci">std::string dump_prefix</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00037">freduce.cc:37</a></div></div>
<div class="ttc" id="structCellTypes_html_a9d3f029f5b32cfcfe9826f90d99dc7ef"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef">CellTypes::cell_output</a></div><div class="ttdeci">bool cell_output(RTLIL::IdString type, RTLIL::IdString port)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00193">celltypes.h:193</a></div></div>
<div class="ttc" id="structFreduceWorker_html_adab7a9a4e1cc1f4bf562131cf1ed60f4"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#adab7a9a4e1cc1f4bf562131cf1ed60f4">FreduceWorker::module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00554">freduce.cc:554</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="freduce_8cc_html_a023ce1184a44c87f1a43765ab82eea80"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#a023ce1184a44c87f1a43765ab82eea80">verbose_level</a></div><div class="ttdeci">int verbose_level</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00035">freduce.cc:35</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structFreduceWorker_html_a70c7d2d358b582fbe052d0e216d71234"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234">FreduceWorker::find_bit_in_cone</a></div><div class="ttdeci">bool find_bit_in_cone(std::set&lt; RTLIL::Cell * &gt; &amp;celldone, RTLIL::SigBit needle, RTLIL::SigBit haystack)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00564">freduce.cc:564</a></div></div>
<div class="ttc" id="structCellTypes_html_a383b144159db3ee617307dc97ee93ad0"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0">CellTypes::setup_internals</a></div><div class="ttdeci">void setup_internals()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00083">celltypes.h:83</a></div></div>
<div class="ttc" id="structCellTypes_html"><div class="ttname"><a href="../../d0/d4d/structCellTypes.html">CellTypes</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d51/celltypes_8h_source.html#l00034">celltypes.h:34</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="freduce_8cc_html_af19c30e796c7ca1e0b227764ea414c77"><div class="ttname"><a href="../../d8/d03/freduce_8cc.html#af19c30e796c7ca1e0b227764ea414c77">reduce_stop_at</a></div><div class="ttdeci">int reduce_stop_at</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00035">freduce.cc:35</a></div></div>
<div class="ttc" id="structPerformReduction_html_a83fbaef509c7d9f195700541ad2858cf"><div class="ttname"><a href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf">PerformReduction::analyze</a></div><div class="ttdeci">void analyze(std::vector&lt; std::set&lt; int &gt;&gt; &amp;results, std::map&lt; int, int &gt; &amp;results_map, std::vector&lt; int &gt; &amp;bucket, std::string indent1, std::string indent2)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00338">freduce.cc:338</a></div></div>
<div class="ttc" id="structFreduceWorker_html_ac59931ff1d11d2b384284afedb7ac691"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#ac59931ff1d11d2b384284afedb7ac691">FreduceWorker::inv_pairs</a></div><div class="ttdeci">std::set&lt; std::pair&lt; RTLIL::SigBit, RTLIL::SigBit &gt; &gt; inv_pairs</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00558">freduce.cc:558</a></div></div>
<div class="ttc" id="structFreduceWorker_html_af904704fbd70d2355abff298bf669572"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#af904704fbd70d2355abff298bf669572">FreduceWorker::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00589">freduce.cc:589</a></div></div>
<div class="ttc" id="structFreduceWorker_html_aa3f507cbabafd9231e3ff96cd7db46c5"><div class="ttname"><a href="../../d9/d04/structFreduceWorker.html#aa3f507cbabafd9231e3ff96cd7db46c5">FreduceWorker::drivers</a></div><div class="ttdeci">drivers_t drivers</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d03/freduce_8cc_source.html#l00557">freduce.cc:557</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_cgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_cgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_cgraph" id="d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="942,73,981,100"/><area shape="rect" id="node9" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="909,772,1013,799"/><area shape="rect" id="node12" href="../../d0/d4d/structCellTypes.html#a383b144159db3ee617307dc97ee93ad0" title="CellTypes::setup_internals" alt="" coords="191,877,364,904"/><area shape="rect" id="node14" href="../../d0/d4d/structCellTypes.html#a00d3706a926b3af1e2d9195209832bda" title="CellTypes::setup_stdcells" alt="" coords="193,827,362,853"/><area shape="rect" id="node15" href="../../d0/d4d/structCellTypes.html#a7851d81f2149baab5a059d767693d461" title="CellTypes::cell_known" alt="" coords="202,928,353,955"/><area shape="rect" id="node16" href="../../d0/d4d/structCellTypes.html#a9d3f029f5b32cfcfe9826f90d99dc7ef" title="CellTypes::cell_output" alt="" coords="203,979,351,1005"/><area shape="rect" id="node17" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="197,1029,357,1056"/><area shape="rect" id="node19" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae" title="RTLIL::Module::wire" alt="" coords="209,1080,346,1107"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="453,208,533,235"/><area shape="rect" id="node28" href="../../db/dcf/structFindReducedInputs.html#aeaa77a3e58feb4804688071d1b3c1e33" title="FindReducedInputs::\lanalyze" alt="" coords="207,470,347,511"/><area shape="rect" id="node35" href="../../d9/daf/test__autotb_8cc.html#a9d24ea8c7d45703213d440f5c7bc71c3" title="idx" alt="" coords="474,56,513,83"/><area shape="rect" id="node36" href="../../d5/ddd/structPerformReduction.html#ab674bca62b8152132e08a001a511c7f1" title="PerformReduction::analyze\l_const" alt="" coords="190,179,365,221"/><area shape="rect" id="node37" href="../../d5/ddd/structPerformReduction.html#a83fbaef509c7d9f195700541ad2858cf" title="PerformReduction::analyze" alt="" coords="190,5,365,32"/><area shape="rect" id="node38" href="../../d7/d6c/structRTLIL_1_1Module.html#a8051c856eed9684904ab1e9607f4f03e" title="RTLIL::Module::rewrite\l_sigspecs" alt="" coords="201,1131,353,1173"/><area shape="rect" id="node39" href="../../d9/d04/structFreduceWorker.html#af904704fbd70d2355abff298bf669572" title="FreduceWorker::dump" alt="" coords="203,725,351,752"/><area shape="rect" id="node45" href="../../d9/d04/structFreduceWorker.html#a70c7d2d358b582fbe052d0e216d71234" title="FreduceWorker::find\l_bit_in_cone" alt="" coords="209,1197,345,1238"/><area shape="rect" id="node46" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="197,1263,357,1289"/><area shape="rect" id="node47" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="206,1313,349,1340"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="199,1364,355,1391"/><area shape="rect" id="node49" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="210,1415,345,1441"/><area shape="rect" id="node50" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="198,1465,357,1492"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1171,73,1218,100"/><area shape="rect" id="node4" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1523,231,1589,257"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1367,153,1435,180"/><area shape="rect" id="node7" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1350,103,1453,129"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1372,380,1431,407"/><area shape="rect" id="node5" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1638,231,1682,257"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="1167,743,1223,769"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="1329,743,1474,769"/><area shape="rect" id="node13" href="../../d0/d4d/structCellTypes.html#a40435b58f2d4468067a89fb2354473d7" title="CellTypes::setup_type" alt="" coords="419,949,567,976"/><area shape="rect" id="node18" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="413,1022,573,1063"/><area shape="rect" id="node21" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="632,361,803,402"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1129,125,1260,166"/><area shape="rect" id="node23" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="876,343,1047,385"/><area shape="rect" id="node26" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="894,226,1029,267"/><area shape="rect" id="node27" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="880,292,1043,319"/><area shape="rect" id="node24" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="1109,343,1280,385"/><area shape="rect" id="node25" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="1148,191,1241,217"/><area shape="rect" id="node29" href="../../db/dcf/structFindReducedInputs.html#a9f63d4a38496a88cad1f5b4cc6abbddc" title="FindReducedInputs::\lregister_cone" alt="" coords="423,579,563,621"/><area shape="rect" id="node31" href="../../da/de4/structSatGen.html#abd3489405e73cb181c8286df736600d5" title="SatGen::setContext" alt="" coords="894,612,1029,639"/><area shape="rect" id="node32" href="../../da/de4/structSatGen.html#af487620d52dead3d63fc635450604646" title="SatGen::importSigSpec" alt="" coords="639,427,796,453"/><area shape="rect" id="node34" href="../../da/de4/structSatGen.html#ac81ec0b06ee814d0da98ac6967e95073" title="SatGen::importUndefSigSpec" alt="" coords="621,477,813,504"/><area shape="rect" id="node30" href="../../db/dcf/structFindReducedInputs.html#ad98dccc5717e67775b9c56cdef6ddb65" title="FindReducedInputs::\lregister_cone_worker" alt="" coords="644,579,791,621"/><area shape="rect" id="node33" href="../../da/de4/structSatGen.html#a2f489f2080ca834b04ad2e4181ad1fbc" title="SatGen::importSigSpecWorker" alt="" coords="862,511,1061,537"/><area shape="rect" id="node40" href="../../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c" title="Pass::call" alt="" coords="454,725,533,752"/><area shape="rect" id="node41" href="../../d3/d6b/preproc_8cc.html#a37a04d228fd419391980a969f5b3afab" title="next_token" alt="" coords="675,797,760,824"/><area shape="rect" id="node42" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52" title="log_header" alt="" coords="675,696,760,723"/><area shape="rect" id="node43" href="../../da/daf/yosys_8cc.html#a69986b22f50a9fc29cc1b6ca50c0ab8c" title="run_command" alt="" coords="665,747,769,773"/><area shape="rect" id="node44" href="../../d4/dc1/log_8cc.html#aa6cbc6e6d02870d3c7df51803f14f1c4" title="log_cmd_error" alt="" coords="665,309,769,336"/></map>
</div>
</p>

<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_icgraph.png" border="0" usemap="#d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_icgraph" alt=""/></div>
<map name="d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_icgraph" id="d9/d04/structFreduceWorker_a354887cf624d9a4421cd14f51e1fe8b5_icgraph">
<area shape="rect" id="node2" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="190,5,341,32"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a7060162a245330dff75960958fbcc392"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a>* FreduceWorker::design</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00553">553</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="aa3f507cbabafd9231e3ff96cd7db46c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/d03/freduce_8cc.html#a347749bde3bbc9b80217fad9019c1670">drivers_t</a> FreduceWorker::drivers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00557">557</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ac59931ff1d11d2b384284afedb7ac691"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;std::pair&lt;<a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>, <a class="el" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>&gt; &gt; FreduceWorker::inv_pairs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00558">558</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="adab7a9a4e1cc1f4bf562131cf1ed60f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>* FreduceWorker::module</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00554">554</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a96abc1e8da6cd9e982994905d7d9e748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> FreduceWorker::sigmap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d03/freduce_8cc_source.html#l00556">556</a> of file <a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d8/d03/freduce_8cc_source.html">freduce.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d04/structFreduceWorker.html">FreduceWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:18 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
