{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682376257700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682376257700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 07:44:17 2023 " "Processing started: Tue Apr 25 07:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682376257700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376257700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC -c pwm_led_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC -c pwm_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376257700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682376258705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682376258705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file source/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "source/SEG7_LUT_6.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376266677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376266677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file source/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376266677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376266677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_sequencer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/adc_sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sequencer-arch " "Found design unit 1: adc_sequencer-arch" {  } { { "source/adc_sequencer.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_sequencer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267022 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sequencer " "Found entity 1: adc_sequencer" {  } { { "source/adc_sequencer.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_sequencer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_led7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/adc_led7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_led7-arch " "Found design unit 1: adc_led7-arch" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267022 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_led7 " "Found entity 1: adc_led7" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adc_connect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/adc_connect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_connect-arch " "Found design unit 1: ADC_connect-arch" {  } { { "source/ADC_connect.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_connect " "Found entity 1: ADC_connect" {  } { { "source/ADC_connect.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0 " "Found entity 1: ADC_mm_interconnect_0" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ADC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ADC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_rsp_mux " "Found entity 1: ADC_mm_interconnect_0_rsp_mux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_rsp_demux " "Found entity 1: ADC_mm_interconnect_0_rsp_demux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_cmd_mux " "Found entity 1: ADC_mm_interconnect_0_cmd_mux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_cmd_demux " "Found entity 1: ADC_mm_interconnect_0_cmd_demux" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_router_002_default_decode " "Found entity 1: ADC_mm_interconnect_0_router_002_default_decode" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_mm_interconnect_0_router_002 " "Found entity 2: ADC_mm_interconnect_0_router_002" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_router_001_default_decode " "Found entity 1: ADC_mm_interconnect_0_router_001_default_decode" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_mm_interconnect_0_router_001 " "Found entity 2: ADC_mm_interconnect_0_router_001" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ADC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adc/synthesis/submodules/adc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_mm_interconnect_0_router_default_decode " "Found entity 1: ADC_mm_interconnect_0_router_default_decode" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_mm_interconnect_0_router " "Found entity 2: ADC_mm_interconnect_0_router" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ADC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0 " "Found entity 1: ADC_modular_adc_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_001 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_001" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "ADC/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_modular_adc_0_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_modular_adc_0_adc_monitor_internal " "Found entity 1: ADC_modular_adc_0_adc_monitor_internal" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (ADC) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (ADC)" {  } { { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682376267115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ADC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_master_0 " "Found entity 1: ADC_master_0" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_master_0_p2b_adapter " "Found entity 1: ADC_master_0_p2b_adapter" {  } { { "ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_master_0_b2p_adapter " "Found entity 1: ADC_master_0_b2p_adapter" {  } { { "ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file adc/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_master_0_timing_adt " "Found entity 1: ADC_master_0_timing_adt" {  } { { "ADC/synthesis/submodules/ADC_master_0_timing_adt.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file adc/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/adc_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_altpll_0_dffpipe_l2c " "Found entity 1: ADC_altpll_0_dffpipe_l2c" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADC_altpll_0_stdsync_sv6 " "Found entity 2: ADC_altpll_0_stdsync_sv6" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADC_altpll_0_altpll_gr22 " "Found entity 3: ADC_altpll_0_altpll_gr22" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADC_altpll_0 " "Found entity 4: ADC_altpll_0" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pwm_led_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file source/pwm_led_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_led_top " "Found entity 1: pwm_led_top" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "source/pwm_gen.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file source/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "source/debouncer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_pll " "Found entity 1: pwm_pll" {  } { { "pwm_pll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pwm_led_top " "Elaborating entity \"pwm_led_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682376267319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_gen pwm_gen:inst6 " "Elaborating entity \"pwm_gen\" for hierarchy \"pwm_gen:inst6\"" {  } { { "source/pwm_led_top.bdf" "inst6" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 112 456 640 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_pll pwm_pll:inst " "Elaborating entity \"pwm_pll\" for hierarchy \"pwm_pll:inst\"" {  } { { "source/pwm_led_top.bdf" "inst" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { -88 -64 216 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pwm_pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pwm_pll:inst\|altpll:altpll_component\"" {  } { { "pwm_pll.v" "altpll_component" { Text "D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pwm_pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pwm_pll:inst\|altpll:altpll_component\"" {  } { { "pwm_pll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pwm_pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pwm_pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5000 " "Parameter \"clk1_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pwm_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pwm_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267428 ""}  } { { "pwm_pll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/pwm_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376267428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pwm_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pwm_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_pll_altpll " "Found entity 1: pwm_pll_altpll" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376267479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_pll_altpll pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated " "Elaborating entity \"pwm_pll_altpll\" for hierarchy \"pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst4 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst4\"" {  } { { "source/pwm_led_top.bdf" "inst4" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 232 56 224 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:inst7 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:inst7\"" {  } { { "source/pwm_led_top.bdf" "inst7" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 816 680 872 960 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:inst7\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\"" {  } { { "source/SEG7_LUT_6.v" "u0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SEG7_LUT.v(8) " "Verilog HDL Case Statement warning at SEG7_LUT.v(8): incomplete case statement has no default case item" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oSEG SEG7_LUT.v(6) " "Verilog HDL Always Construct warning at SEG7_LUT.v(6): inferring latch(es) for variable \"oSEG\", which holds its previous value in one or more paths through the always construct" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[0\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[0\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[1\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[1\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[2\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[2\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[3\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[3\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[4\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[4\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[5\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[5\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[6\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[6\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oSEG\[7\] SEG7_LUT.v(6) " "Inferred latch for \"oSEG\[7\]\" at SEG7_LUT.v(6)" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 "|pwm_led_top|SEG7_LUT_6:inst7|SEG7_LUT:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_connect ADC_connect:inst9 " "Elaborating entity \"ADC_connect\" for hierarchy \"ADC_connect:inst9\"" {  } { { "source/pwm_led_top.bdf" "inst9" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 936 -48 328 1176 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_avm_m0_chipselect ADC_connect.vhd(63) " "Verilog HDL or VHDL warning at ADC_connect.vhd(63): object \"wire_avm_m0_chipselect\" assigned a value but never read" {  } { { "source/ADC_connect.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 "|pwm_led_top|ADC_connect:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sequencer ADC_connect:inst9\|adc_sequencer:sequencer_inst " "Elaborating entity \"adc_sequencer\" for hierarchy \"ADC_connect:inst9\|adc_sequencer:sequencer_inst\"" {  } { { "source/ADC_connect.vhd" "sequencer_inst" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_led7 ADC_connect:inst9\|adc_led7:adc_led7_inst " "Elaborating entity \"adc_led7\" for hierarchy \"ADC_connect:inst9\|adc_led7:adc_led7_inst\"" {  } { { "source/ADC_connect.vhd" "adc_led7_inst" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/ADC_connect.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_avl_str_sink_startofpacket adc_led7.vhd(29) " "Verilog HDL or VHDL warning at adc_led7.vhd(29): object \"reg_avl_str_sink_startofpacket\" assigned a value but never read" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 "|pwm_led_top|ADC_connect:inst9|adc_led7:adc_led7_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_avl_str_sink_endofpacket adc_led7.vhd(30) " "Verilog HDL or VHDL warning at adc_led7.vhd(30): object \"reg_avl_str_sink_endofpacket\" assigned a value but never read" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 "|pwm_led_top|ADC_connect:inst9|adc_led7:adc_led7_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "received_sample adc_led7.vhd(65) " "VHDL Process Statement warning at adc_led7.vhd(65): signal \"received_sample\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682376267517 "|pwm_led_top|ADC_connect:inst9|adc_led7:adc_led7_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:inst1 " "Elaborating entity \"ADC\" for hierarchy \"ADC:inst1\"" {  } { { "source/pwm_led_top.bdf" "inst1" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0 ADC:inst1\|ADC_altpll_0:altpll_0 " "Elaborating entity \"ADC_altpll_0\" for hierarchy \"ADC:inst1\|ADC_altpll_0:altpll_0\"" {  } { { "ADC/synthesis/ADC.v" "altpll_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_stdsync_sv6 ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"ADC_altpll_0_stdsync_sv6\" for hierarchy \"ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "stdsync2" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_dffpipe_l2c ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\|ADC_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"ADC_altpll_0_dffpipe_l2c\" for hierarchy \"ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_stdsync_sv6:stdsync2\|ADC_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "dffpipe3" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_altpll_0_altpll_gr22 ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1 " "Elaborating entity \"ADC_altpll_0_altpll_gr22\" for hierarchy \"ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\"" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "sd1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_master_0 ADC:inst1\|ADC_master_0:master_0 " "Elaborating entity \"ADC_master_0\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\"" {  } { { "ADC/synthesis/ADC.v" "master_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376267657 ""}  } { { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376267657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "ADC/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376267945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268054 ""}  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376268054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268132 ""}  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376268132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ADC/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ADC/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_master_0_timing_adt ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_timing_adt:timing_adt " "Elaborating entity \"ADC_master_0_timing_adt\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_timing_adt:timing_adt\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "timing_adt" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADC_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ADC_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_master_0_timing_adt.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376268211 "|pwm_led_top|ADC:inst1|ADC_master_0:master_0|ADC_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "fifo" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "b2p" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "p2b" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ADC:inst1\|ADC_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "transacto" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ADC:inst1\|ADC_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ADC/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_master_0_b2p_adapter ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"ADC_master_0_b2p_adapter\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_b2p_adapter:b2p_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "b2p_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268305 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ADC_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ADC_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376268305 "|pwm_led_top|ADC:inst1|ADC_master_0:master_0|ADC_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADC_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ADC_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376268305 "|pwm_led_top|ADC:inst1|ADC_master_0:master_0|ADC_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_master_0_p2b_adapter ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"ADC_master_0_p2b_adapter\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|ADC_master_0_p2b_adapter:p2b_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "p2b_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "ADC/synthesis/submodules/ADC_master_0.v" "rst_controller" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ADC:inst1\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ADC:inst1\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "ADC/synthesis/ADC.v" "mm_bridge_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0 ADC:inst1\|ADC_modular_adc_0:modular_adc_0 " "Elaborating entity \"ADC_modular_adc_0\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\"" {  } { { "ADC/synthesis/ADC.v" "modular_adc_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "control_internal" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268383 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376268383 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268414 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376268414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376268633 ""}  } { { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376268633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376268899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376268899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_adc_monitor_internal ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal " "Elaborating entity \"ADC_modular_adc_0_adc_monitor_internal\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "adc_monitor_internal" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_core ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core " "Elaborating entity \"altera_trace_adc_monitor_core\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" "core" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_capture_interface ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface " "Elaborating entity \"altera_trace_adc_monitor_capture_interface\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "capture_interface" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_issp ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp " "Elaborating entity \"altera_trace_adc_monitor_issp\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376268977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0 " "Instantiated megafunction \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id ADC0 " "Parameter \"instance_id\" = \"ADC0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 19 " "Parameter \"probe_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 20 " "Parameter \"source_width\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269024 ""}  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376269024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|altsource_probe:issp_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_timestamp_manager ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager " "Elaborating entity \"altera_trace_adc_monitor_timestamp_manager\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_timestamp_manager:timestamp_manager\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "timestamp_manager" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa_inst ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter " "Elaborating entity \"altera_trace_adc_monitor_wa_inst\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "format_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_adc_monitor_wa ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst " "Elaborating entity \"altera_trace_adc_monitor_wa\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_wa_inst:format_adapter\|altera_trace_adc_monitor_wa:altera_trace_adc_monitor_wa_inst\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "altera_trace_adc_monitor_wa_inst" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint_wrapper ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint " "Elaborating entity \"altera_trace_monitor_endpoint_wrapper\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" "trace_endpoint" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_trace_monitor_endpoint ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborating entity \"altera_trace_monitor_endpoint\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "inst" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269373 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "altera_trace_monitor_endpoint.vhd(127) " "VHDL warning at altera_trace_monitor_endpoint.vhd(127): ignored assignment of value to null range" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 127 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1682376269373 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal|altera_trace_monitor_endpoint_wrapper:trace_endpoint|altera_trace_monitor_endpoint:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Instantiated megafunction \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "TRACE_WIDTH 8 " "Parameter \"TRACE_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDR_WIDTH 5 " "Parameter \"ADDR_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_LATENCY 1 " "Parameter \"READ_LATENCY\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "HAS_READDATAVALID 0 " "Parameter \"HAS_READDATAVALID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "PREFER_TRACEID  " "Parameter \"PREFER_TRACEID\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_RATE_CLK 50000000 " "Parameter \"CLOCK_RATE_CLK\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376269388 ""}  } { { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376269388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_trace_monitor_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269420 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_monitor_endpoint_wrapper:trace_endpoint\|altera_trace_monitor_endpoint:inst\"" {  } { { "altera_trace_monitor_endpoint.vhd" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_trace_monitor_endpoint.vhd" 238 0 0 } } { "ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" "rst_controller" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_adc_monitor_internal.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "sequencer_internal" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "ADC/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_splitter ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal " "Elaborating entity \"altera_avalon_st_splitter\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_avalon_st_splitter:st_splitter_internal\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "st_splitter_internal" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "avalon_st_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376269561 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter|ADC_modular_adc_0_avalon_st_adapter_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter:avalon_st_adapter\|ADC_modular_adc_0_avalon_st_adapter_timing_adapter_1:timing_adapter_1\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" "timing_adapter_1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_001 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_001\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "avalon_st_adapter_001" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0:data_format_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" "data_format_adapter_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90) " "Verilog HDL or VHDL warning at ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv(90): object \"in_ready\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376269592 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001|ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1 " "Elaborating entity \"ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1\" for hierarchy \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_avalon_st_adapter_001:avalon_st_adapter_001\|ADC_modular_adc_0_avalon_st_adapter_001_timing_adapter_1:timing_adapter_1\"" {  } { { "ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" "timing_adapter_1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0_avalon_st_adapter_001.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0 ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ADC_mm_interconnect_0\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ADC/synthesis/ADC.v" "mm_interconnect_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "mm_bridge_0_m0_translator" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "master_0_master_translator" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "mm_bridge_0_m0_agent" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "master_0_master_agent" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_agent" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_agent_rsp_fifo" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router " "Elaborating entity \"ADC_mm_interconnect_0_router\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "router" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_default_decode ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\|ADC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ADC_mm_interconnect_0_router_default_decode\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router:router\|ADC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_001 ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ADC_mm_interconnect_0_router_001\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "router_001" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_001_default_decode ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ADC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_001:router_001\|ADC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_002 ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ADC_mm_interconnect_0_router_002\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_002:router_002\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "router_002" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_router_002_default_decode ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_002:router_002\|ADC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ADC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_router_002:router_002\|ADC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_cmd_demux ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ADC_mm_interconnect_0_cmd_demux\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "cmd_demux" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_cmd_mux ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ADC_mm_interconnect_0_cmd_mux\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "cmd_mux" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_rsp_demux ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ADC_mm_interconnect_0_rsp_demux\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "rsp_demux" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_rsp_mux ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ADC_mm_interconnect_0_rsp_mux\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "rsp_mux" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_rsp_width_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "mm_bridge_0_m0_rsp_width_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376269989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_cmd_width_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "mm_bridge_0_m0_cmd_width_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376270020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ADC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376270020 "|pwm_led_top|ADC:inst1|ADC_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:mm_bridge_0_m0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:mm_bridge_0_m0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADC/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376270051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_avalon_st_adapter ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ADC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376270067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ADC:inst1\|ADC_mm_interconnect_0:mm_interconnect_0\|ADC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376270067 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "mm_bridge_0_s0_burstcount mm_bridge_0_s0_burstcount\[0\] inst1 " "Port \"mm_bridge_0_s0_burstcount\" in macrofunction \"inst1\" has no range declared,the Quartus Prime software will connect the port to pin \"mm_bridge_0_s0_burstcount\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "source/pwm_led_top.bdf" "inst1" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1682376270364 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "modular_adc_0_response_empty modular_adc_0_response_empty\[0\] inst1 " "Port \"modular_adc_0_response_empty\" in macrofunction \"inst1\" has no range declared,the Quartus Prime software will connect the port to pin \"modular_adc_0_response_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "source/pwm_led_top.bdf" "inst1" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1682376270364 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682376270582 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.25.07:44:33 Progress: Loading sld963ebe89/alt_sld_fab_wrapper_hw.tcl " "2023.04.25.07:44:33 Progress: Loading sld963ebe89/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376273711 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto " "Alt_sld_fab.alt_sld_fab: Avalon Trace fabric agents which did not specify prefer_traceid were connected to auto" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: Avalon ST-Debug fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted. " "Alt_sld_fab.alt_sld_fab.trfabric.tbridge_0.int_capture/capture_pipe0_1.sink0: The source data signal is 8 bits, but the sink is 32 bits. Avalon-ST Adapter will be inserted." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376284214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376293822 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376293922 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376294063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376295757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376295757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master capture.storage_mm_master and slave mem.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376295757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has address signal 7 bit wide, but the slave is 5 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master bridge_0.m0 and slave tbridge_0.int_control because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0 " "Avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376296814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\" " "Trfabric: \"alt_sld_fab\" instantiated altera_trace_fabric \"trfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376298323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\" " "Host_link_jtag: \"alt_sld_fab\" instantiated altera_jtag_debug_link_internal \"host_link_jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376298825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\" " "Stfabric: \"alt_sld_fab\" instantiated altera_debug_fabric \"stfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299541 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\" " "H2t_pipeline: \"trfabric\" instantiated altera_avalon_st_pipeline_stage \"h2t_pipeline\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"trfabric\" instantiated demultiplexer \"demux\" " "Demux: \"trfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"trfabric\" instantiated multiplexer \"mux\" " "Mux: \"trfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\" " "Trans0: \"trfabric\" instantiated altera_trace_transacto_lite \"trans0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\" " "Rom: \"trfabric\" instantiated altera_trace_rom \"rom\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\" " "Capture: \"trfabric\" instantiated altera_trace_capture_controller \"capture\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\" " "Capture_width: \"trfabric\" instantiated data_format_adapter \"capture_width\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299603 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Starting RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/hiphop/AppData/Local/Temp/alt9471_2975805402841397119.dir/0017_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/hiphop/AppData/Local/Temp/alt9471_2975805402841397119.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \] " "Mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alt_sld_fab_alt_sld_fab_trfabric_mem --dir=C:/Users/hiphop/AppData/Local/Temp/alt9471_2975805402841397119.dir/0017_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/hiphop/AppData/Local/Temp/alt9471_2975805402841397119.dir/0017_mem_gen//alt_sld_fab_alt_sld_fab_trfabric_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem' " "Mem: Done RTL generation for module 'alt_sld_fab_alt_sld_fab_trfabric_mem'" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299884 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\" " "Mem: \"trfabric\" instantiated altera_avalon_onchip_memory2 \"mem\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\" " "Capture_remap: \"trfabric\" instantiated altera_trace_channel_mapper \"capture_remap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\" " "Capture_mux0: \"trfabric\" instantiated multiplexer \"capture_mux0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\" " "Sync0: \"trfabric\" instantiated altera_trace_timestamp_monitor \"sync0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\" " "Bridge_0: \"trfabric\" instantiated altera_avalon_mm_bridge \"bridge_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376299926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376301516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376301766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376302037 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376303079 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376303817 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"trfabric\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376304552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"trfabric\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305036 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"trfabric\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\" " "Jtag: \"host_link_jtag\" instantiated altera_jtag_dc_streaming \"jtag\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\" " "H2t_timing: \"host_link_jtag\" instantiated timing_adapter \"h2t_timing\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\" " "H2t_fifo: \"host_link_jtag\" instantiated altera_avalon_sc_fifo \"h2t_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"host_link_jtag\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"host_link_jtag\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Demux: \"stfabric\" instantiated demultiplexer \"demux\" " "Demux: \"stfabric\" instantiated demultiplexer \"demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mux: \"stfabric\" instantiated multiplexer \"mux\" " "Mux: \"stfabric\" instantiated multiplexer \"mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305098 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\" " "Mgmt_demux: \"stfabric\" instantiated demultiplexer \"mgmt_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\" " "Mgmt_demux_port_adap: \"stfabric\" instantiated channel_adapter \"mgmt_demux_port_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\" " "H2t_channel_adap: \"stfabric\" instantiated channel_adapter \"h2t_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\" " "T2h_channel_adap: \"stfabric\" instantiated channel_adapter \"t2h_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\" " "Mgmt_channel_adap: \"stfabric\" instantiated channel_adapter \"mgmt_channel_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\" " "Mgmt_time_adap: \"stfabric\" instantiated timing_adapter \"mgmt_time_adap\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\" " "Mgmt_reset_0: \"stfabric\" instantiated altera_mgmt_reset \"mgmt_reset_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\" " "H2t0_fifo: \"stfabric\" instantiated altera_avalon_dc_fifo \"h2t0_fifo\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\" " "Trans0_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"trans0_master_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\" " "Rom_rom_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"rom_rom_translator\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\" " "Trans0_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"trans0_master_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305145 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\" " "Rom_rom_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"rom_rom_agent\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\" " "Trans0_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"trans0_master_limiter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305176 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305223 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\" " "Data_format_adapter_0: \"avalon_st_adapter\" instantiated data_format_adapter \"data_format_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 55 modules, 83 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376305754 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1682376306673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld963ebe89/alt_sld_fab.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376306987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376306987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing " "Found entity 1: alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_demux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_demux_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_demux.sv" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_h2t_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_mux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307435 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_stfabric_mux_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mux.sv" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap " "Found entity 1: alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_t2h_channel_adap.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307466 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_capture_mux0_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_mux0.sv" 231 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_remap " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_remap" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_remap.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_demux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307487 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_demux_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_demux.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mem " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mem" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_default_decode" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307518 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1682376307518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307534 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001 " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2 " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_trfabric_mux " "Found entity 1: alt_sld_fab_alt_sld_fab_trfabric_mux" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307549 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline " "Found entity 2: alt_sld_fab_alt_sld_fab_trfabric_mux_1stage_pipeline" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_mux.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "db/ip/sld963ebe89/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307612 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307612 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/sld963ebe89/submodules/altera_jtag_sld_node.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/sld963ebe89/submodules/altera_jtag_streaming.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307627 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307659 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/sld963ebe89/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_mgmt_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_mgmt_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mgmt_reset " "Found entity 1: altera_mgmt_reset" {  } { { "db/ip/sld963ebe89/submodules/altera_mgmt_reset.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_mgmt_reset.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_reset_controller.sdc 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/sld963ebe89/submodules/altera_reset_controller.sdc" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/sld963ebe89/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/sld963ebe89/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_controller " "Found entity 1: altera_trace_capture_controller" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_controller.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_header_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_header_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_header_parser " "Found entity 1: altera_trace_capture_header_parser" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_header_parser.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_header_parser.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_rd_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_rd_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_rd_control " "Found entity 1: altera_trace_capture_rd_control" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_rd_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_rd_control.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_regs " "Found entity 1: altera_trace_capture_regs" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_regs.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_regs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_segmentiser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_segmentiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_segmentiser " "Found entity 1: altera_trace_capture_segmentiser" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_segmentiser.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_segmentiser.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_capture_wr_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_capture_wr_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_capture_wr_control " "Found entity 1: altera_trace_capture_wr_control" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_capture_wr_control.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_capture_wr_control.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_rom " "Found entity 1: altera_trace_rom" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_rom.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_rom.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_timestamp_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_timestamp_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_timestamp_monitor " "Found entity 1: altera_trace_timestamp_monitor" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_timestamp_monitor.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_timestamp_monitor.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_transacto_lite " "Found entity 1: altera_trace_transacto_lite" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_ts_req_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_ts_req_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_ts_req_generator " "Found entity 1: altera_trace_ts_req_generator" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_ts_req_generator.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_ts_req_generator.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld963ebe89/submodules/altera_trace_wr_control_pl_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld963ebe89/submodules/altera_trace_wr_control_pl_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_wr_control_pl_stage " "Found entity 1: altera_trace_wr_control_pl_stage" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_wr_control_pl_stage.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_wr_control_pl_stage.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376307751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376307751 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(206) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(206): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682376308648 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_trace_transacto_lite.v(314) " "Verilog HDL Case Statement information at altera_trace_transacto_lite.v(314): all case item expressions in this case statement are onehot" {  } { { "db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_trace_transacto_lite.v" 314 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1682376308648 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|altera_trace_transacto_lite:trans0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(96): object \"state_d1\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(98): object \"in_ready_d1\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_startofpacket_wire alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(117): object \"b_startofpacket_wire\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata0 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(123): object \"mem_readdata0\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(128): object \"mem_readdata1\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_readdata2 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(133): object \"mem_readdata2\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309861 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(140): object state_waitrequest used but never assigned" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 140 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(141): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(144): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_empty alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(147): object \"out_empty\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(150): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(285): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(301): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(317): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv(334): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_capture_width.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376309870 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_capture_width:capture_width"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_read_addr alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(92): object \"state_read_addr\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "state_waitrequest alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137) " "Verilog HDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(137): object state_waitrequest used but never assigned" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 137 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_waitrequest_d1 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(138): object \"state_waitrequest_d1\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(141): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(147): object \"out_error\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(290): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(311): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(334): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353) " "Verilog HDL assignment warning at alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv(353): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1682376310933 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_trfabric:trfabric|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter:avalon_st_adapter|alt_sld_fab_alt_sld_fab_trfabric_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376311231 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag|alt_sld_fab_alt_sld_fab_host_link_jtag_h2t_timing:h2t_timing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376311387 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux_port_adap:mgmt_demux_port_adap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84) " "Verilog HDL or VHDL warning at alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv(84): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap.sv" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682376311435 "|pwm_led_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_stfabric:stfabric|alt_sld_fab_alt_sld_fab_stfabric_mgmt_time_adap:mgmt_time_adap"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[1\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[1\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[2\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[2\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[3\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[3\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[4\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[4\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[5\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[5\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[6\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[6\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[1\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[1\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[2\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[2\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[3\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[3\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[4\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[4\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[5\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[5\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[6\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[6\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[1\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[1\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[2\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[2\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[3\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[3\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[4\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[4\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[5\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[5\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[6\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[6\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[1\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[1\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[2\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[2\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[3\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[3\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[4\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[4\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[5\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[5\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[6\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[6\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[0\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u4\|oSEG\[0\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[0\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u2\|oSEG\[0\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[0\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u1\|oSEG\[0\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[0\] " "LATCH primitive \"SEG7_LUT_6:inst7\|SEG7_LUT:u0\|oSEG\[0\]\" is permanently enabled" {  } { { "source/SEG7_LUT.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/SEG7_LUT.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682376312653 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313185 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682376313185 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682376313185 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "ADC/synthesis/submodules/ADC_modular_adc_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_modular_adc_0.v" 121 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 151 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313216 "|pwm_led_top|ADC:inst1|ADC_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1682376313216 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1682376313216 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1682376313873 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1682376313873 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682376313873 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod0\"" {  } { { "source/adc_led7.vhd" "Mod0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div0\"" {  } { { "source/adc_led7.vhd" "Div0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod1\"" {  } { { "source/adc_led7.vhd" "Mod1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div1\"" {  } { { "source/adc_led7.vhd" "Div1" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod2\"" {  } { { "source/adc_led7.vhd" "Mod2" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Div2\"" {  } { { "source/adc_led7.vhd" "Div2" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|Mod3\"" {  } { { "source/adc_led7.vhd" "Mod3" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376313873 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1682376313873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376313951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ADC:inst1\|ADC_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376313951 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376313951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4g1 " "Found entity 1: altsyncram_m4g1" {  } { { "db/altsyncram_m4g1.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/altsyncram_m4g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376313998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376313998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod0\"" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376314107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314107 ""}  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376314107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/lpm_divide_6nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div0\"" {  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376314513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682376314513 ""}  } { { "source/adc_led7.vhd" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/source/adc_led7.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682376314513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/lpm_divide_ktl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682376314638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376314638 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1682376315305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "ADC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v" 98 -1 0 } } { "ADC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_mm_bridge.v" 159 -1 0 } } { "ADC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1682376315445 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1682376315445 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 840 872 1048 856 "HEX0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 856 872 1048 872 "HEX1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 872 872 1048 888 "HEX2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 888 872 1048 904 "HEX3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 904 872 1048 920 "HEX4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 920 872 1048 936 "HEX5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682376316107 "|pwm_led_top|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682376316107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376316248 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682376317389 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod1\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div1\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_11_result_int\[0\]~0 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Mod2\|lpm_divide_6nl:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_kke:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_kke.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_kke.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div2\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div2\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div2\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"ADC_connect:inst9\|adc_led7:adc_led7_inst\|lpm_divide:Div2\|lpm_divide_ktl:auto_generated\|sign_div_unsign_mlh:divider\|alt_u_div_mhe:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_mhe.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/alt_u_div_mhe.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_enable_unsync\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_enable_unsync" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 145 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[1\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[1\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[0\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[0\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[2\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[2\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[3\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[3\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_channel_filter_unsync\[4\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_channel_filter_unsync\[4\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 147 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_run_unsync\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_run_unsync" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 144 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[0\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[0\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[1\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[1\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[2\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[2\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[3\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[3\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[4\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[4\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[5\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[5\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[6\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[6\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[7\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[7\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[8\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[8\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[9\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[9\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[10\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[10\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\] " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_count_unsync\[11\]\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_count_unsync\[11\]" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 146 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""} { "Info" "ISCL_SCL_CELL_NAME" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync " "Logic cell \"ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_unsync\"" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "issp_write_unsync" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 143 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1682376317420 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1682376317420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEE/5363/Week2/DE10LiteADC/output_files/pwm_led_top.map.smsg " "Generated suppressed messages file D:/MSEE/5363/Week2/DE10LiteADC/output_files/pwm_led_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376318027 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682376319846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682376319846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6055 " "Implemented 6055 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682376320471 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682376320471 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5817 " "Implemented 5817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682376320471 ""} { "Info" "ICUT_CUT_TM_RAMS" "174 " "Implemented 174 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682376320471 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1682376320471 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682376320471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4964 " "Peak virtual memory: 4964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682376320533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 07:45:20 2023 " "Processing ended: Tue Apr 25 07:45:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682376320533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682376320533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682376320533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682376320533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682376322181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682376322181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 07:45:21 2023 " "Processing started: Tue Apr 25 07:45:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682376322181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682376322181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682376322181 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682376322384 ""}
{ "Info" "0" "" "Project  = ADC" {  } {  } 0 0 "Project  = ADC" 0 0 "Fitter" 0 0 1682376322384 ""}
{ "Info" "0" "" "Revision = pwm_led_top" {  } {  } 0 0 "Revision = pwm_led_top" 0 0 "Fitter" 0 0 1682376322384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682376322556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682376322556 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pwm_led_top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"pwm_led_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682376322603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682376322634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682376322634 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682376322713 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 3 5000 0 0 " "Implementing clock multiplication of 3, clock division of 5000, and phase shift of 0 degrees (0 ps) for pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682376322713 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682376322713 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|wire_pll7_clk\[0\] port" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1682376322713 ""}  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 150 -1 0 } } { "" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1682376322713 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682376322962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682376322978 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682376323627 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682376323658 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682376323658 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682376324022 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376325431 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1682376325431 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682376325477 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682376325493 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.SDC " "Reading SDC File: 'DE10_LITE_Golden_Top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682376325666 ""}  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376325666 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376325666 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376325666 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1682376325666 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376325697 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376325697 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1682376325697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682376325744 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1682376325750 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\] " " 100.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "33333.333 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "33333.333 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682376325750 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682376325750 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 520 -312 -136 536 "ADC_CLK_10" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 15057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pwm_pll:inst\|altpll:altpll_component\|pwm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "db/pwm_pll_altpll.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/pwm_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 5044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_trfabric:trfabric\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/sld963ebe89/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 9757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0" {  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "db/ip/sld963ebe89/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 5832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux:mgmt_demux\|in_payload\[1\]~0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric_mgmt_demux.sv" 90 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 11454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_packets_to_bytes:p2b\|stored_varchannel\[7\]~1" {  } { { "db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/altera_avalon_st_packets_to_bytes.v" 91 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 11505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 12365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 140 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_host_link_jtag:host_link_jtag\|altera_avalon_st_jtag_interface:jtag\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:has_mgmt.debug_reset_synchronizer\|dreg\[6\]" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 8793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_enable" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[1\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[0\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[2\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[3\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_channel_filter\[4\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 978 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_run" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[0\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[1\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\] " "Destination node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_trace_adc_monitor_core:core\|altera_trace_adc_monitor_capture_interface:capture_interface\|altera_trace_adc_monitor_issp:issp\|issp_write_count\[2\]" {  } { { "ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_trace_adc_monitor_core.sv" 153 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1682376326172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node ADC:inst1\|ADC_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC:inst1\|ADC_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "ADC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 1263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|ADC_modular_adc_0_adc_monitor_internal:adc_monitor_internal\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "ADC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|mgmt_reset_0_reset_source_reset  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|mgmt_reset_0_reset_source_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682376326172 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|mgmt_reset_0_reset_source_reset~0 " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_stfabric:stfabric\|mgmt_reset_0_reset_source_reset~0" {  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 10909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682376326172 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682376326172 ""}  } { { "db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/db/ip/sld963ebe89/submodules/alt_sld_fab_alt_sld_fab_stfabric.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 5352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682376326172 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682376327171 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682376327171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682376327171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682376327187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682376327203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682376327218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682376327218 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682376327218 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682376327468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "78 Block RAM " "Packed 78 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1682376327468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682376327468 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|pll7 compensate_clock 0 " "PLL \"ADC:inst1\|ADC_altpll_0:altpll_0\|ADC_altpll_0_altpll_gr22:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 150 -1 0 } } { "ADC/synthesis/submodules/ADC_altpll_0.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/submodules/ADC_altpll_0.v" 290 0 0 } } { "ADC/synthesis/ADC.v" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/ADC/synthesis/ADC.v" 79 0 0 } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 456 -96 432 784 "inst1" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1682376327609 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682376328003 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682376328003 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682376328003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682376328019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682376329636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682376330587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682376330650 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682376332286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682376332286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682376333621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682376337086 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682376337086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682376337680 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1682376337680 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682376337680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682376337680 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.49 " "Total time spent on timing analysis during the Fitter is 2.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682376337992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682376338039 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1682376338039 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682376339251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682376339267 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1682376339267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682376340439 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682376341770 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682376342525 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "6 MAX 10 " "6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 520 -312 -136 536 "ADC_CLK_10" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { -24 -272 -72 -8 "MAX10_CLK1_50" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 168 -184 -16 184 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 168 -184 -16 184 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 168 -184 -16 184 "SW" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3-V LVTTL F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "source/pwm_led_top.bdf" "" { Schematic "D:/MSEE/5363/Week2/DE10LiteADC/source/pwm_led_top.bdf" { { 744 -624 -416 760 "ARDUINO_RESET_N" "" } } } } { "temporary_test_loc" "" { Generic "D:/MSEE/5363/Week2/DE10LiteADC/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682376342869 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682376342869 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MSEE/5363/Week2/DE10LiteADC/output_files/pwm_led_top.fit.smsg " "Generated suppressed messages file D:/MSEE/5363/Week2/DE10LiteADC/output_files/pwm_led_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682376343284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 140 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5879 " "Peak virtual memory: 5879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682376344862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 07:45:44 2023 " "Processing ended: Tue Apr 25 07:45:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682376344862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682376344862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682376344862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682376344862 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682376346142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682376346149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 07:45:46 2023 " "Processing started: Tue Apr 25 07:45:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682376346149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682376346149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682376346149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682376346665 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682376348644 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682376348753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682376349837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 07:45:49 2023 " "Processing ended: Tue Apr 25 07:45:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682376349837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682376349837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682376349837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682376349837 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682376350478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682376351228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682376351243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 07:45:50 2023 " "Processing started: Tue Apr 25 07:45:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682376351243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682376351243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC -c pwm_led_top " "Command: quartus_sta ADC -c pwm_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682376351243 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1682376351400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682376352115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682376352115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376352161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376352161 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_trace_ts_req_generator " "Entity altera_trace_ts_req_generator" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0 " "set_max_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 4.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0 " "set_min_delay -from \[get_registers \{*\|altera_trace_ts_req_generator:capture_ts_generator\|async_ts_sync_clk_reg\}\] -to \[get_registers \{*\}\] 0.0" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1682376352683 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1682376352683 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682376352730 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682376352745 ""}
{ "Info" "ISTA_SDC_FOUND" "ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'ADC/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_Golden_Top.SDC " "Reading SDC File: 'DE10_LITE_Golden_Top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_LITE_Golden_Top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at DE10_LITE_Golden_Top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_LITE_Golden_Top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_LITE_Golden_Top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1682376352933 ""}  } { { "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" "" { Text "D:/MSEE/5363/Week2/DE10LiteADC/DE10_LITE_Golden_Top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{inst1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376352933 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376352933 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -multiply_by 3 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1682376352933 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1682376352933 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376352964 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376352964 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682376352964 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376352996 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682376352996 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682376353012 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682376353058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.209 " "Worst-case setup slack is 3.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.209               0.000 ADC_CLK_10  " "    3.209               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.794               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.794               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.886               0.000 altera_reserved_tck  " "   43.886               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "33330.918               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "33330.918               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376353090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ADC_CLK_10  " "    0.193               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.330               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.331               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376353105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.836 " "Worst-case recovery slack is 93.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.836               0.000 ADC_CLK_10  " "   93.836               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.982               0.000 altera_reserved_tck  " "   95.982               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376353121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.873 " "Worst-case removal slack is 0.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 altera_reserved_tck  " "    0.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.875               0.000 ADC_CLK_10  " "    0.875               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376353136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.730 " "Worst-case minimum pulse width slack is 9.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 MAX10_CLK1_50  " "    9.730               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.734               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.375               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   44.375               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.468               0.000 ADC_CLK_10  " "   49.468               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577               0.000 altera_reserved_tck  " "   49.577               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "16666.393               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "16666.393               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376353136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376353136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 83 synchronizer chains. " "Report Metastability: Found 83 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 83 " "Number of Synchronizer Chains Found: 83" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 97.803 ns " "Worst Case Available Settling Time: 97.803 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376353186 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376353186 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682376353186 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682376353225 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1682376353225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682376355476 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376355757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376355757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682376355757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376355773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.269 " "Worst-case setup slack is 3.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.269               0.000 ADC_CLK_10  " "    3.269               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.040               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.040               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.473               0.000 altera_reserved_tck  " "   44.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "33331.134               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "33331.134               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376355851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ADC_CLK_10  " "    0.193               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.293               0.000 altera_reserved_tck  " "    0.293               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.299               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.299               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376355882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.425 " "Worst-case recovery slack is 94.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.425               0.000 ADC_CLK_10  " "   94.425               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.327               0.000 altera_reserved_tck  " "   96.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376355882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.806 " "Worst-case removal slack is 0.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 altera_reserved_tck  " "    0.806               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 ADC_CLK_10  " "    0.809               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376355898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.764 " "Worst-case minimum pulse width slack is 9.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.764               0.000 MAX10_CLK1_50  " "    9.764               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.723               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.723               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.379               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   44.379               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.479               0.000 ADC_CLK_10  " "   49.479               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.605               0.000 altera_reserved_tck  " "   49.605               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "16666.382               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "16666.382               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376355913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376355913 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 83 synchronizer chains. " "Report Metastability: Found 83 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 83 " "Number of Synchronizer Chains Found: 83" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 97.980 ns " "Worst Case Available Settling Time: 97.980 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376355945 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376355945 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682376355976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376356317 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: ADC:inst1\|ADC_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682376356317 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682376356317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376356317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.578 " "Worst-case setup slack is 3.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.578               0.000 ADC_CLK_10  " "    3.578               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.041               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.041               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.194               0.000 altera_reserved_tck  " "   47.194               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "33332.193               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "33332.193               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376356333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 ADC_CLK_10  " "    0.081               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.152               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.152               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376356364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.693 " "Worst-case recovery slack is 96.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.693               0.000 ADC_CLK_10  " "   96.693               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.984               0.000 altera_reserved_tck  " "   97.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376356364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.402 " "Worst-case removal slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 ADC_CLK_10  " "    0.406               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376356380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.526 " "Worst-case minimum pulse width slack is 9.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.526               0.000 MAX10_CLK1_50  " "    9.526               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.777               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.777               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\]  " "   44.903               0.000 inst1\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.267               0.000 ADC_CLK_10  " "   49.267               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.426               0.000 altera_reserved_tck  " "   49.426               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "16666.449               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "16666.449               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682376356380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682376356380 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 83 synchronizer chains. " "Report Metastability: Found 83 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 83 " "Number of Synchronizer Chains Found: 83" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.265" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 98.796 ns " "Worst Case Available Settling Time: 98.796 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682376356411 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682376356411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682376357724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682376357724 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682376358302 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 07:45:58 2023 " "Processing ended: Tue Apr 25 07:45:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682376358302 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682376358302 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682376358302 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682376358302 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682376359779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682376359779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 07:45:59 2023 " "Processing started: Tue Apr 25 07:45:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682376359779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682376359779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC -c pwm_led_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682376359779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682376360712 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1682376361277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "pwm_led_top.vo D:/MSEE/5363/Week2/DE10LiteADC/simulation/modelsim/ simulation " "Generated file pwm_led_top.vo in folder \"D:/MSEE/5363/Week2/DE10LiteADC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682376362156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682376363051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 07:46:03 2023 " "Processing ended: Tue Apr 25 07:46:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682376363051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682376363051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682376363051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682376363051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 270 s " "Quartus Prime Full Compilation was successful. 0 errors, 270 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682376363743 ""}
