/*Device: MWPR1516
 Version: 1.6
 Description: MWPR1516 Freescale Microcontroller
*/


#ifndef __MWPR1516_DATA_CODE_H__
#define __MWPR1516_DATA_CODE_H__

#include "chip.h"
#include "logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(UART_MemMap, D)", OFFSET(UART_MemMap,D), 7},
	{"OFFSET(UART_MemMap, C2)", OFFSET(UART_MemMap,C2), 3},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, C3)", OFFSET(UART_MemMap,C3), 6},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 8},
	{"OFFSET(CNC_MemMap, CR)", OFFSET(CNC_MemMap,CR), 0},
	{"OFFSET(CNC_MemMap, ANACFG1)", OFFSET(CNC_MemMap,ANACFG1), 2},
	{"OFFSET(CNC_MemMap, ANACFG2)", OFFSET(CNC_MemMap,ANACFG2), 4},
	{"OFFSET(CNC_MemMap, STAS)", OFFSET(CNC_MemMap,STAS), 6},
	{"OFFSET(CNC_MemMap, VRECOE)", OFFSET(CNC_MemMap,VRECOE), 8},
	{"OFFSET(CNC_MemMap, VRECFLTC)", OFFSET(CNC_MemMap,VRECFLTC), 10},
	{"OFFSET(CNC_MemMap, VADFLTC)", OFFSET(CNC_MemMap,VADFLTC), 12},
	{"sizeof(CNC_MemMap)", sizeof(struct CNC_MemMap), 14},
	{"OFFSET(LDO_MemMap, SR)", OFFSET(LDO_MemMap,SR), 2},
	{"OFFSET(LDO_MemMap, CTRM)", OFFSET(LDO_MemMap,CTRM), 4},
	{"OFFSET(LDO_MemMap, VTRM)", OFFSET(LDO_MemMap,VTRM), 6},
	{"OFFSET(LDO_MemMap, OCFILT)", OFFSET(LDO_MemMap,OCFILT), 8},
	{"OFFSET(LDO_MemMap, OVFILT)", OFFSET(LDO_MemMap,OVFILT), 10},
	{"OFFSET(LDO_MemMap, SCR)", OFFSET(LDO_MemMap,SCR), 12},
	{"sizeof(LDO_MemMap)", sizeof(struct LDO_MemMap), 14},
	{"OFFSET(PGA_MemMap, CTRL)", OFFSET(PGA_MemMap,CTRL), 0},
	{"sizeof(PGA_MemMap)", sizeof(struct PGA_MemMap), 1},
	{"OFFSET(ACMP_MemMap, CS)", OFFSET(ACMP_MemMap,CS), 0},
	{"OFFSET(ACMP_MemMap, C0)", OFFSET(ACMP_MemMap,C0), 1},
	{"sizeof(ACMP_MemMap)", sizeof(struct ACMP_MemMap), 4},
	{"OFFSET(PMC_MemMap, RST)", OFFSET(PMC_MemMap,RST), 1},
	{"OFFSET(PMC_MemMap, TPCTRLSTAT)", OFFSET(PMC_MemMap,TPCTRLSTAT), 2},
	{"OFFSET(PMC_MemMap, TPTM)", OFFSET(PMC_MemMap,TPTM), 3},
	{"OFFSET(PMC_MemMap, RC20KTRM)", OFFSET(PMC_MemMap,RC20KTRM), 4},
	{"OFFSET(PMC_MemMap, LVCTLSTAT1)", OFFSET(PMC_MemMap,LVCTLSTAT1), 5},
	{"OFFSET(PMC_MemMap, LVCTLSTAT2)", OFFSET(PMC_MemMap,LVCTLSTAT2), 6},
	{"OFFSET(PMC_MemMap, VREFHCFG)", OFFSET(PMC_MemMap,VREFHCFG), 7},
	{"OFFSET(PMC_MemMap, VREFHLVW)", OFFSET(PMC_MemMap,VREFHLVW), 8},
	{"OFFSET(PMC_MemMap, STAT)", OFFSET(PMC_MemMap,STAT), 9},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 10},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(MCM_MemMap, PLASC)", OFFSET(MCM_MemMap,PLASC), 8},
	{"OFFSET(MCM_MemMap, PLAMC)", OFFSET(MCM_MemMap,PLAMC), 10},
	{"OFFSET(MCM_MemMap, PLACR)", OFFSET(MCM_MemMap,PLACR), 12},
	{"sizeof(MCM_MemMap)", sizeof(struct MCM_MemMap), 16},
	{"OFFSET(PIT_MemMap, MCR)", OFFSET(PIT_MemMap,MCR), 0},
	{"sizeof(PIT_MemMap)", sizeof(struct PIT_MemMap), 288},
	{"OFFSET(I2C_MemMap, A1)", OFFSET(I2C_MemMap,A1), 0},
	{"OFFSET(I2C_MemMap, F)", OFFSET(I2C_MemMap,F), 1},
	{"OFFSET(I2C_MemMap, FLT)", OFFSET(I2C_MemMap,FLT), 6},
	{"OFFSET(I2C_MemMap, RA)", OFFSET(I2C_MemMap,RA), 7},
	{"OFFSET(I2C_MemMap, SMB)", OFFSET(I2C_MemMap,SMB), 8},
	{"OFFSET(I2C_MemMap, A2)", OFFSET(I2C_MemMap,A2), 9},
	{"OFFSET(I2C_MemMap, SLTH)", OFFSET(I2C_MemMap,SLTH), 10},
	{"OFFSET(I2C_MemMap, SLTL)", OFFSET(I2C_MemMap,SLTL), 11},
	{"sizeof(I2C_MemMap)", sizeof(struct I2C_MemMap), 12},
	{"OFFSET(NV_MemMap, BACKKEY0)", OFFSET(NV_MemMap,BACKKEY0), 0},
	{"OFFSET(NV_MemMap, BACKKEY1)", OFFSET(NV_MemMap,BACKKEY1), 1},
	{"OFFSET(NV_MemMap, BACKKEY2)", OFFSET(NV_MemMap,BACKKEY2), 2},
	{"OFFSET(NV_MemMap, BACKKEY3)", OFFSET(NV_MemMap,BACKKEY3), 3},
	{"OFFSET(NV_MemMap, BACKKEY4)", OFFSET(NV_MemMap,BACKKEY4), 4},
	{"OFFSET(NV_MemMap, BACKKEY5)", OFFSET(NV_MemMap,BACKKEY5), 5},
	{"OFFSET(NV_MemMap, BACKKEY6)", OFFSET(NV_MemMap,BACKKEY6), 6},
	{"OFFSET(NV_MemMap, BACKKEY7)", OFFSET(NV_MemMap,BACKKEY7), 7},
	{"OFFSET(NV_MemMap, FSEC)", OFFSET(NV_MemMap,FSEC), 14},
	{"OFFSET(NV_MemMap, FPROT)", OFFSET(NV_MemMap,FPROT), 13},
	{"sizeof(NV_MemMap)", sizeof(struct NV_MemMap), 16},
	{"OFFSET(GPIO_MemMap, PDOR)", OFFSET(GPIO_MemMap,PDOR), 0},
	{"OFFSET(GPIO_MemMap, PSOR)", OFFSET(GPIO_MemMap,PSOR), 4},
	{"OFFSET(GPIO_MemMap, PCOR)", OFFSET(GPIO_MemMap,PCOR), 8},
	{"OFFSET(GPIO_MemMap, PTOR)", OFFSET(GPIO_MemMap,PTOR), 12},
	{"OFFSET(GPIO_MemMap, PDIR)", OFFSET(GPIO_MemMap,PDIR), 16},
	{"OFFSET(GPIO_MemMap, PDDR)", OFFSET(GPIO_MemMap,PDDR), 20},
	{"OFFSET(GPIO_MemMap, PIDR)", OFFSET(GPIO_MemMap,PIDR), 24},
	{"sizeof(GPIO_MemMap)", sizeof(struct GPIO_MemMap), 28},
	{"OFFSET(FTMRE_MemMap, FSTAT)", OFFSET(FTMRE_MemMap,FSTAT), 5},
	{"OFFSET(FTMRE_MemMap, FCNFG)", OFFSET(FTMRE_MemMap,FCNFG), 7},
	{"OFFSET(FTMRE_MemMap, FCCOBIX)", OFFSET(FTMRE_MemMap,FCCOBIX), 1},
	{"OFFSET(FTMRE_MemMap, FCLKDIV)", OFFSET(FTMRE_MemMap,FCLKDIV), 3},
	{"OFFSET(FTMRE_MemMap, FCCOBLO)", OFFSET(FTMRE_MemMap,FCCOBLO), 8},
	{"OFFSET(FTMRE_MemMap, FCCOBHI)", OFFSET(FTMRE_MemMap,FCCOBHI), 9},
	{"OFFSET(FTMRE_MemMap, FOPT)", OFFSET(FTMRE_MemMap,FOPT), 15},
	{"sizeof(FTMRE_MemMap)", sizeof(struct FTMRE_MemMap), 16},
	{"OFFSET(IRQ_MemMap, SC)", OFFSET(IRQ_MemMap,SC), 0},
	{"sizeof(IRQ_MemMap)", sizeof(struct IRQ_MemMap), 1},
	{"OFFSET(FSKDT_MemMap, PH0)", OFFSET(FSKDT_MemMap,PH0), 4},
	{"OFFSET(FSKDT_MemMap, PH1)", OFFSET(FSKDT_MemMap,PH1), 6},
	{"OFFSET(FSKDT_MemMap, PH2)", OFFSET(FSKDT_MemMap,PH2), 8},
	{"OFFSET(FSKDT_MemMap, CURPOS)", OFFSET(FSKDT_MemMap,CURPOS), 10},
	{"OFFSET(FSKDT_MemMap, OPCTH)", OFFSET(FSKDT_MemMap,OPCTH), 12},
	{"OFFSET(FSKDT_MemMap, ERRTH)", OFFSET(FSKDT_MemMap,ERRTH), 14},
	{"OFFSET(FSKDT_MemMap, DATA)", OFFSET(FSKDT_MemMap,DATA), 16},
	{"OFFSET(FSKDT_MemMap, DSR)", OFFSET(FSKDT_MemMap,DSR), 18},
	{"sizeof(FSKDT_MemMap)", sizeof(struct FSKDT_MemMap), 20},
	{"OFFSET(ADC_MemMap, TIM)", OFFSET(ADC_MemMap,TIM), 0},
	{"OFFSET(ADC_MemMap, STS)", OFFSET(ADC_MemMap,STS), 1},
	{"OFFSET(ADC_MemMap, CTL1)", OFFSET(ADC_MemMap,CTL1), 2},
	{"OFFSET(ADC_MemMap, CTL0)", OFFSET(ADC_MemMap,CTL0), 3},
	{"OFFSET(ADC_MemMap, IE)", OFFSET(ADC_MemMap,IE), 4},
	{"OFFSET(ADC_MemMap, EIE)", OFFSET(ADC_MemMap,EIE), 5},
	{"OFFSET(ADC_MemMap, FLWCTL)", OFFSET(ADC_MemMap,FLWCTL), 6},
	{"OFFSET(ADC_MemMap, FMT)", OFFSET(ADC_MemMap,FMT), 7},
	{"OFFSET(ADC_MemMap, CONIE1)", OFFSET(ADC_MemMap,CONIE1), 8},
	{"OFFSET(ADC_MemMap, CONIE0)", OFFSET(ADC_MemMap,CONIE0), 9},
	{"OFFSET(ADC_MemMap, IF)", OFFSET(ADC_MemMap,IF), 10},
	{"OFFSET(ADC_MemMap, EIF)", OFFSET(ADC_MemMap,EIF), 11},
	{"OFFSET(ADC_MemMap, IMDRI1)", OFFSET(ADC_MemMap,IMDRI1), 12},
	{"OFFSET(ADC_MemMap, IMDRI0)", OFFSET(ADC_MemMap,IMDRI0), 13},
	{"OFFSET(ADC_MemMap, CONIF1)", OFFSET(ADC_MemMap,CONIF1), 14},
	{"OFFSET(ADC_MemMap, CONIF0)", OFFSET(ADC_MemMap,CONIF0), 15},
	{"OFFSET(ADC_MemMap, EOLRI)", OFFSET(ADC_MemMap,EOLRI), 19},
	{"OFFSET(ADC_MemMap, CMD2)", OFFSET(ADC_MemMap,CMD2), 21},
	{"OFFSET(ADC_MemMap, CMD1)", OFFSET(ADC_MemMap,CMD1), 22},
	{"OFFSET(ADC_MemMap, CMD0)", OFFSET(ADC_MemMap,CMD0), 23},
	{"OFFSET(ADC_MemMap, CBP2)", OFFSET(ADC_MemMap,CBP2), 28},
	{"OFFSET(ADC_MemMap, CBP1)", OFFSET(ADC_MemMap,CBP1), 29},
	{"OFFSET(ADC_MemMap, CBP0)", OFFSET(ADC_MemMap,CBP0), 30},
	{"OFFSET(ADC_MemMap, CIDX)", OFFSET(ADC_MemMap,CIDX), 31},
	{"OFFSET(ADC_MemMap, RBP2)", OFFSET(ADC_MemMap,RBP2), 32},
	{"OFFSET(ADC_MemMap, RBP1)", OFFSET(ADC_MemMap,RBP1), 33},
	{"OFFSET(ADC_MemMap, RIDX)", OFFSET(ADC_MemMap,RIDX), 35},
	{"OFFSET(ADC_MemMap, CROFF1)", OFFSET(ADC_MemMap,CROFF1), 38},
	{"OFFSET(ADC_MemMap, CROFF0)", OFFSET(ADC_MemMap,CROFF0), 39},
	{"sizeof(ADC_MemMap)", sizeof(struct ADC_MemMap), 40},
	{"OFFSET(RTC_MemMap, MOD)", OFFSET(RTC_MemMap,MOD), 4},
	{"OFFSET(RTC_MemMap, CNT)", OFFSET(RTC_MemMap,CNT), 8},
	{"sizeof(RTC_MemMap)", sizeof(struct RTC_MemMap), 12},
	{"OFFSET(SIM_MemMap, SRSID)", OFFSET(SIM_MemMap,SRSID), 0},
	{"OFFSET(SIM_MemMap, SOPT0)", OFFSET(SIM_MemMap,SOPT0), 4},
	{"OFFSET(SIM_MemMap, TBARCFG0)", OFFSET(SIM_MemMap,TBARCFG0), 8},
	{"OFFSET(SIM_MemMap, TBARCFG1)", OFFSET(SIM_MemMap,TBARCFG1), 12},
	{"OFFSET(SIM_MemMap, SBARCFG)", OFFSET(SIM_MemMap,SBARCFG), 16},
	{"OFFSET(SIM_MemMap, XBARCFG)", OFFSET(SIM_MemMap,XBARCFG), 20},
	{"OFFSET(SIM_MemMap, SCGC)", OFFSET(SIM_MemMap,SCGC), 24},
	{"OFFSET(SIM_MemMap, CLKDIV)", OFFSET(SIM_MemMap,CLKDIV), 32},
	{"OFFSET(SIM_MemMap, FLG)", OFFSET(SIM_MemMap,FLG), 36},
	{"OFFSET(SIM_MemMap, AOICFG)", OFFSET(SIM_MemMap,AOICFG), 40},
	{"OFFSET(SIM_MemMap, UUIDL)", OFFSET(SIM_MemMap,UUIDL), 48},
	{"OFFSET(SIM_MemMap, UUIDML)", OFFSET(SIM_MemMap,UUIDML), 52},
	{"OFFSET(SIM_MemMap, UUIDMH)", OFFSET(SIM_MemMap,UUIDMH), 56},
	{"OFFSET(SIM_MemMap, IFR0)", OFFSET(SIM_MemMap,IFR0), 60},
	{"OFFSET(SIM_MemMap, IFR1)", OFFSET(SIM_MemMap,IFR1), 64},
	{"OFFSET(SIM_MemMap, IFR2)", OFFSET(SIM_MemMap,IFR2), 68},
	{"OFFSET(SIM_MemMap, IFR3)", OFFSET(SIM_MemMap,IFR3), 72},
	{"sizeof(SIM_MemMap)", sizeof(struct SIM_MemMap), 76},
	{"OFFSET(PORT_MemMap, IOFLT0)", OFFSET(PORT_MemMap,IOFLT0), 0},
	{"OFFSET(PORT_MemMap, PUE0)", OFFSET(PORT_MemMap,PUE0), 4},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 8},
	{"OFFSET(WDOG_MemMap, CS1)", OFFSET(WDOG_MemMap,CS1), 0},
	{"OFFSET(WDOG_MemMap, CS2)", OFFSET(WDOG_MemMap,CS2), 1},
	{"OFFSET(WDOG_MemMap, CNTH)", OFFSET(WDOG_MemMap,CNTH), 2},
	{"OFFSET(WDOG_MemMap, CNTL)", OFFSET(WDOG_MemMap,CNTL), 3},
	{"OFFSET(WDOG_MemMap, TOVALH)", OFFSET(WDOG_MemMap,TOVALH), 4},
	{"OFFSET(WDOG_MemMap, TOVAL)", OFFSET(WDOG_MemMap,TOVAL), 4},
	{"OFFSET(WDOG_MemMap, TOVALL)", OFFSET(WDOG_MemMap,TOVALL), 5},
	{"OFFSET(WDOG_MemMap, WINH)", OFFSET(WDOG_MemMap,WINH), 6},
	{"OFFSET(WDOG_MemMap, WIN)", OFFSET(WDOG_MemMap,WIN), 6},
	{"OFFSET(WDOG_MemMap, WINL)", OFFSET(WDOG_MemMap,WINL), 7},
	{"sizeof(WDOG_MemMap)", sizeof(struct WDOG_MemMap), 8},
	{"OFFSET(ICS_MemMap, C4)", OFFSET(ICS_MemMap,C4), 3},
	{"sizeof(ICS_MemMap)", sizeof(struct ICS_MemMap), 5},
	{"OFFSET(FTM_MemMap, EXTTRIG)", OFFSET(FTM_MemMap,EXTTRIG), 108},
	{"sizeof(FTM_MemMap)", sizeof(struct FTM_MemMap), 112},
	{"sizeof(FTM_MemMap)", sizeof(struct FTM_MemMap), 112}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_D_R0T0_MASK", UART_D_R0T0_MASK, MASK(0,1)},
	{"UART_D_R0T0_SHIFT", UART_D_R0T0_SHIFT, SHIFT(0)},
	{"UART_D_R1T1_MASK", UART_D_R1T1_MASK, MASK(1,1)},
	{"UART_D_R1T1_SHIFT", UART_D_R1T1_SHIFT, SHIFT(1)},
	{"UART_D_R2T2_MASK", UART_D_R2T2_MASK, MASK(2,1)},
	{"UART_D_R2T2_SHIFT", UART_D_R2T2_SHIFT, SHIFT(2)},
	{"UART_D_R3T3_MASK", UART_D_R3T3_MASK, MASK(3,1)},
	{"UART_D_R3T3_SHIFT", UART_D_R3T3_SHIFT, SHIFT(3)},
	{"UART_D_R4T4_MASK", UART_D_R4T4_MASK, MASK(4,1)},
	{"UART_D_R4T4_SHIFT", UART_D_R4T4_SHIFT, SHIFT(4)},
	{"UART_D_R5T5_MASK", UART_D_R5T5_MASK, MASK(5,1)},
	{"UART_D_R5T5_SHIFT", UART_D_R5T5_SHIFT, SHIFT(5)},
	{"UART_D_R6T6_MASK", UART_D_R6T6_MASK, MASK(6,1)},
	{"UART_D_R6T6_SHIFT", UART_D_R6T6_SHIFT, SHIFT(6)},
	{"UART_D_R7T7_MASK", UART_D_R7T7_MASK, MASK(7,1)},
	{"UART_D_R7T7_SHIFT", UART_D_R7T7_SHIFT, SHIFT(7)},
	{"UART_C1_UARTSWAI_MASK", UART_C1_UARTSWAI_MASK, MASK(6,1)},
	{"UART_C1_UARTSWAI_SHIFT", UART_C1_UARTSWAI_SHIFT, SHIFT(6)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_LBKDE_MASK", UART_S2_LBKDE_MASK, MASK(1,1)},
	{"UART_S2_LBKDE_SHIFT", UART_S2_LBKDE_SHIFT, SHIFT(1)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_S2_LBKDIF_MASK", UART_S2_LBKDIF_MASK, MASK(7,1)},
	{"UART_S2_LBKDIF_SHIFT", UART_S2_LBKDIF_SHIFT, SHIFT(7)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBNS_MASK", UART_BDH_SBNS_MASK, MASK(5,1)},
	{"UART_BDH_SBNS_SHIFT", UART_BDH_SBNS_SHIFT, SHIFT(5)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDH_LBKDIE_MASK", UART_BDH_LBKDIE_MASK, MASK(7,1)},
	{"UART_BDH_LBKDIE_SHIFT", UART_BDH_LBKDIE_SHIFT, SHIFT(7)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"CNC_CR_SWCLPD_MASK", CNC_CR_SWCLPD_MASK, MASK(0,1)},
	{"CNC_CR_SWCLPD_SHIFT", CNC_CR_SWCLPD_SHIFT, SHIFT(0)},
	{"CNC_CR_CLPDPE_MASK", CNC_CR_CLPDPE_MASK, MASK(5,1)},
	{"CNC_CR_CLPDPE_SHIFT", CNC_CR_CLPDPE_SHIFT, SHIFT(5)},
	{"CNC_CR_EXTCLPDE_MASK", CNC_CR_EXTCLPDE_MASK, MASK(6,1)},
	{"CNC_CR_EXTCLPDE_SHIFT", CNC_CR_EXTCLPDE_SHIFT, SHIFT(6)},
	{"CNC_CR_VRECDE_MASK", CNC_CR_VRECDE_MASK, MASK(7,1)},
	{"CNC_CR_VRECDE_SHIFT", CNC_CR_VRECDE_SHIFT, SHIFT(7)},
	{"CNC_CR_VADVDIE_MASK", CNC_CR_VADVDIE_MASK, MASK(8,1)},
	{"CNC_CR_VADVDIE_SHIFT", CNC_CR_VADVDIE_SHIFT, SHIFT(8)},
	{"CNC_CR_SWADS_MASK", CNC_CR_SWADS_MASK, MASK(9,1)},
	{"CNC_CR_SWADS_SHIFT", CNC_CR_SWADS_SHIFT, SHIFT(9)},
	{"CNC_CR_ADE_MASK", CNC_CR_ADE_MASK, MASK(10,1)},
	{"CNC_CR_ADE_SHIFT", CNC_CR_ADE_SHIFT, SHIFT(10)},
	{"CNC_CR_LVIE_MASK", CNC_CR_LVIE_MASK, MASK(12,1)},
	{"CNC_CR_LVIE_SHIFT", CNC_CR_LVIE_SHIFT, SHIFT(12)},
	{"CNC_CR_OVIE_MASK", CNC_CR_OVIE_MASK, MASK(13,1)},
	{"CNC_CR_OVIE_SHIFT", CNC_CR_OVIE_SHIFT, SHIFT(13)},
	{"CNC_CR_ADANE_MASK", CNC_CR_ADANE_MASK, MASK(14,1)},
	{"CNC_CR_ADANE_SHIFT", CNC_CR_ADANE_SHIFT, SHIFT(14)},
	{"CNC_CR_ZCDE_MASK", CNC_CR_ZCDE_MASK, MASK(15,1)},
	{"CNC_CR_ZCDE_SHIFT", CNC_CR_ZCDE_SHIFT, SHIFT(15)},
	{"CNC_ANACFG1_VADDIVOE_MASK", CNC_ANACFG1_VADDIVOE_MASK, MASK(0,1)},
	{"CNC_ANACFG1_VADDIVOE_SHIFT", CNC_ANACFG1_VADDIVOE_SHIFT, SHIFT(0)},
	{"CNC_ANACFG1_VADLVTRM_MASK", CNC_ANACFG1_VADLVTRM_MASK, MASK(1,2)},
	{"CNC_ANACFG1_VADLVTRM_SHIFT", CNC_ANACFG1_VADLVTRM_SHIFT, SHIFT(1)},
	{"CNC_ANACFG1_VADLVTRM_VALUE", CNC_ANACFG1_VADLVTRM(1), SHIFT_VALUE(1)},
	{"CNC_ANACFG1_VADOVTRM_MASK", CNC_ANACFG1_VADOVTRM_MASK, MASK(3,2)},
	{"CNC_ANACFG1_VADOVTRM_SHIFT", CNC_ANACFG1_VADOVTRM_SHIFT, SHIFT(3)},
	{"CNC_ANACFG1_VADOVTRM_VALUE", CNC_ANACFG1_VADOVTRM(1), SHIFT_VALUE(3)},
	{"CNC_ANACFG1_VRECOVLVL_MASK", CNC_ANACFG1_VRECOVLVL_MASK, MASK(11,2)},
	{"CNC_ANACFG1_VRECOVLVL_SHIFT", CNC_ANACFG1_VRECOVLVL_SHIFT, SHIFT(11)},
	{"CNC_ANACFG1_VRECOVLVL_VALUE", CNC_ANACFG1_VRECOVLVL(1), SHIFT_VALUE(11)},
	{"CNC_ANACFG1_AC1DIVOE_MASK", CNC_ANACFG1_AC1DIVOE_MASK, MASK(13,1)},
	{"CNC_ANACFG1_AC1DIVOE_SHIFT", CNC_ANACFG1_AC1DIVOE_SHIFT, SHIFT(13)},
	{"CNC_ANACFG1_ZCDHYST_MASK", CNC_ANACFG1_ZCDHYST_MASK, MASK(14,2)},
	{"CNC_ANACFG1_ZCDHYST_SHIFT", CNC_ANACFG1_ZCDHYST_SHIFT, SHIFT(14)},
	{"CNC_ANACFG1_ZCDHYST_VALUE", CNC_ANACFG1_ZCDHYST(1), SHIFT_VALUE(14)},
	{"CNC_ANACFG2_ACDIV_MASK", CNC_ANACFG2_ACDIV_MASK, MASK(0,4)},
	{"CNC_ANACFG2_ACDIV_SHIFT", CNC_ANACFG2_ACDIV_SHIFT, SHIFT(0)},
	{"CNC_ANACFG2_ACDIV_VALUE", CNC_ANACFG2_ACDIV(1), SHIFT_VALUE(0)},
	{"CNC_ANACFG2_ACFLTC_MASK", CNC_ANACFG2_ACFLTC_MASK, MASK(4,2)},
	{"CNC_ANACFG2_ACFLTC_SHIFT", CNC_ANACFG2_ACFLTC_SHIFT, SHIFT(4)},
	{"CNC_ANACFG2_ACFLTC_VALUE", CNC_ANACFG2_ACFLTC(1), SHIFT_VALUE(4)},
	{"CNC_ANACFG2_ACFLTE_MASK", CNC_ANACFG2_ACFLTE_MASK, MASK(6,1)},
	{"CNC_ANACFG2_ACFLTE_SHIFT", CNC_ANACFG2_ACFLTE_SHIFT, SHIFT(6)},
	{"CNC_ANACFG2_BIAE_MASK", CNC_ANACFG2_BIAE_MASK, MASK(7,1)},
	{"CNC_ANACFG2_BIAE_SHIFT", CNC_ANACFG2_BIAE_SHIFT, SHIFT(7)},
	{"CNC_ANACFG2_VAOHY20_MASK", CNC_ANACFG2_VAOHY20_MASK, MASK(8,1)},
	{"CNC_ANACFG2_VAOHY20_SHIFT", CNC_ANACFG2_VAOHY20_SHIFT, SHIFT(8)},
	{"CNC_ANACFG2_VAOHY40_MASK", CNC_ANACFG2_VAOHY40_MASK, MASK(9,1)},
	{"CNC_ANACFG2_VAOHY40_SHIFT", CNC_ANACFG2_VAOHY40_SHIFT, SHIFT(9)},
	{"CNC_STAS_FSKO_MASK", CNC_STAS_FSKO_MASK, MASK(0,1)},
	{"CNC_STAS_FSKO_SHIFT", CNC_STAS_FSKO_SHIFT, SHIFT(0)},
	{"CNC_STAS_VADOV5P5_MASK", CNC_STAS_VADOV5P5_MASK, MASK(1,1)},
	{"CNC_STAS_VADOV5P5_SHIFT", CNC_STAS_VADOV5P5_SHIFT, SHIFT(1)},
	{"CNC_STAS_VADOK4P5_MASK", CNC_STAS_VADOK4P5_MASK, MASK(2,1)},
	{"CNC_STAS_VADOK4P5_SHIFT", CNC_STAS_VADOK4P5_SHIFT, SHIFT(2)},
	{"CNC_STAS_VADCHGF_MASK", CNC_STAS_VADCHGF_MASK, MASK(3,1)},
	{"CNC_STAS_VADCHGF_SHIFT", CNC_STAS_VADCHGF_SHIFT, SHIFT(3)},
	{"CNC_STAS_VRECOVF_MASK", CNC_STAS_VRECOVF_MASK, MASK(4,1)},
	{"CNC_STAS_VRECOVF_SHIFT", CNC_STAS_VRECOVF_SHIFT, SHIFT(4)},
	{"CNC_STAS_VRECLVF_MASK", CNC_STAS_VRECLVF_MASK, MASK(5,1)},
	{"CNC_STAS_VRECLVF_SHIFT", CNC_STAS_VRECLVF_SHIFT, SHIFT(5)},
	{"CNC_STAS_VRECOVS_MASK", CNC_STAS_VRECOVS_MASK, MASK(6,1)},
	{"CNC_STAS_VRECOVS_SHIFT", CNC_STAS_VRECOVS_SHIFT, SHIFT(6)},
	{"CNC_STAS_VRECLVS_MASK", CNC_STAS_VRECLVS_MASK, MASK(7,1)},
	{"CNC_STAS_VRECLVS_SHIFT", CNC_STAS_VRECLVS_SHIFT, SHIFT(7)},
	{"CNC_VRECOE_VRECOVE_MASK", CNC_VRECOE_VRECOVE_MASK, MASK(0,1)},
	{"CNC_VRECOE_VRECOVE_SHIFT", CNC_VRECOE_VRECOVE_SHIFT, SHIFT(0)},
	{"CNC_VRECFLTC_CNT_MASK", CNC_VRECFLTC_CNT_MASK, MASK(0,16)},
	{"CNC_VRECFLTC_CNT_SHIFT", CNC_VRECFLTC_CNT_SHIFT, SHIFT(0)},
	{"CNC_VRECFLTC_CNT_VALUE", CNC_VRECFLTC_CNT(1), SHIFT_VALUE(0)},
	{"CNC_VADFLTC_CNT_MASK", CNC_VADFLTC_CNT_MASK, MASK(0,16)},
	{"CNC_VADFLTC_CNT_SHIFT", CNC_VADFLTC_CNT_SHIFT, SHIFT(0)},
	{"CNC_VADFLTC_CNT_VALUE", CNC_VADFLTC_CNT(1), SHIFT_VALUE(0)},
	{"LDO_CR_OVDTE_MASK", LDO_CR_OVDTE_MASK, MASK(0,1)},
	{"LDO_CR_OVDTE_SHIFT", LDO_CR_OVDTE_SHIFT, SHIFT(0)},
	{"LDO_CR_OVIE_MASK", LDO_CR_OVIE_MASK, MASK(1,1)},
	{"LDO_CR_OVIE_SHIFT", LDO_CR_OVIE_SHIFT, SHIFT(1)},
	{"LDO_CR_OCIE_MASK", LDO_CR_OCIE_MASK, MASK(2,1)},
	{"LDO_CR_OCIE_SHIFT", LDO_CR_OCIE_SHIFT, SHIFT(2)},
	{"LDO_CR_CPCLKPS_MASK", LDO_CR_CPCLKPS_MASK, MASK(3,2)},
	{"LDO_CR_CPCLKPS_SHIFT", LDO_CR_CPCLKPS_SHIFT, SHIFT(3)},
	{"LDO_CR_CPCLKPS_VALUE", LDO_CR_CPCLKPS(1), SHIFT_VALUE(3)},
	{"LDO_CR_OVTHLD_MASK", LDO_CR_OVTHLD_MASK, MASK(6,2)},
	{"LDO_CR_OVTHLD_SHIFT", LDO_CR_OVTHLD_SHIFT, SHIFT(6)},
	{"LDO_CR_OVTHLD_VALUE", LDO_CR_OVTHLD(1), SHIFT_VALUE(6)},
	{"LDO_CR_OCDTE_MASK", LDO_CR_OCDTE_MASK, MASK(8,1)},
	{"LDO_CR_OCDTE_SHIFT", LDO_CR_OCDTE_SHIFT, SHIFT(8)},
	{"LDO_CR_BASHDN_MASK", LDO_CR_BASHDN_MASK, MASK(9,1)},
	{"LDO_CR_BASHDN_SHIFT", LDO_CR_BASHDN_SHIFT, SHIFT(9)},
	{"LDO_CR_OCTHLD_MASK", LDO_CR_OCTHLD_MASK, MASK(10,3)},
	{"LDO_CR_OCTHLD_SHIFT", LDO_CR_OCTHLD_SHIFT, SHIFT(10)},
	{"LDO_CR_OCTHLD_VALUE", LDO_CR_OCTHLD(1), SHIFT_VALUE(10)},
	{"LDO_CR_LDOREGEN_MASK", LDO_CR_LDOREGEN_MASK, MASK(13,1)},
	{"LDO_CR_LDOREGEN_SHIFT", LDO_CR_LDOREGEN_SHIFT, SHIFT(13)},
	{"LDO_CR_CPEN_MASK", LDO_CR_CPEN_MASK, MASK(14,1)},
	{"LDO_CR_CPEN_SHIFT", LDO_CR_CPEN_SHIFT, SHIFT(14)},
	{"LDO_CR_LDOEN_MASK", LDO_CR_LDOEN_MASK, MASK(15,1)},
	{"LDO_CR_LDOEN_SHIFT", LDO_CR_LDOEN_SHIFT, SHIFT(15)},
	{"LDO_SR_OVF_MASK", LDO_SR_OVF_MASK, MASK(0,1)},
	{"LDO_SR_OVF_SHIFT", LDO_SR_OVF_SHIFT, SHIFT(0)},
	{"LDO_SR_OCF_MASK", LDO_SR_OCF_MASK, MASK(1,1)},
	{"LDO_SR_OCF_SHIFT", LDO_SR_OCF_SHIFT, SHIFT(1)},
	{"LDO_SR_OVST_MASK", LDO_SR_OVST_MASK, MASK(2,1)},
	{"LDO_SR_OVST_SHIFT", LDO_SR_OVST_SHIFT, SHIFT(2)},
	{"LDO_SR_OCST_MASK", LDO_SR_OCST_MASK, MASK(3,1)},
	{"LDO_SR_OCST_SHIFT", LDO_SR_OCST_SHIFT, SHIFT(3)},
	{"LDO_SR_CPOKF_MASK", LDO_SR_CPOKF_MASK, MASK(15,1)},
	{"LDO_SR_CPOKF_SHIFT", LDO_SR_CPOKF_SHIFT, SHIFT(15)},
	{"LDO_CTRM_CTRM_MASK", LDO_CTRM_CTRM_MASK, MASK(0,9)},
	{"LDO_CTRM_CTRM_SHIFT", LDO_CTRM_CTRM_SHIFT, SHIFT(0)},
	{"LDO_CTRM_CTRM_VALUE", LDO_CTRM_CTRM(1), SHIFT_VALUE(0)},
	{"LDO_CTRM_CSLTM_MASK", LDO_CTRM_CSLTM_MASK, MASK(11,2)},
	{"LDO_CTRM_CSLTM_SHIFT", LDO_CTRM_CSLTM_SHIFT, SHIFT(11)},
	{"LDO_CTRM_CSLTM_VALUE", LDO_CTRM_CSLTM(1), SHIFT_VALUE(11)},
	{"LDO_CTRM_CSHTM_MASK", LDO_CTRM_CSHTM_MASK, MASK(14,2)},
	{"LDO_CTRM_CSHTM_SHIFT", LDO_CTRM_CSHTM_SHIFT, SHIFT(14)},
	{"LDO_CTRM_CSHTM_VALUE", LDO_CTRM_CSHTM(1), SHIFT_VALUE(14)},
	{"LDO_VTRM_VTRM_MASK", LDO_VTRM_VTRM_MASK, MASK(0,9)},
	{"LDO_VTRM_VTRM_SHIFT", LDO_VTRM_VTRM_SHIFT, SHIFT(0)},
	{"LDO_VTRM_VTRM_VALUE", LDO_VTRM_VTRM(1), SHIFT_VALUE(0)},
	{"LDO_OCFILT_CNT_MASK", LDO_OCFILT_CNT_MASK, MASK(0,16)},
	{"LDO_OCFILT_CNT_SHIFT", LDO_OCFILT_CNT_SHIFT, SHIFT(0)},
	{"LDO_OCFILT_CNT_VALUE", LDO_OCFILT_CNT(1), SHIFT_VALUE(0)},
	{"LDO_OVFILT_CNT_MASK", LDO_OVFILT_CNT_MASK, MASK(0,16)},
	{"LDO_OVFILT_CNT_SHIFT", LDO_OVFILT_CNT_SHIFT, SHIFT(0)},
	{"LDO_OVFILT_CNT_VALUE", LDO_OVFILT_CNT(1), SHIFT_VALUE(0)},
	{"LDO_SCR_OCASDE_MASK", LDO_SCR_OCASDE_MASK, MASK(0,1)},
	{"LDO_SCR_OCASDE_SHIFT", LDO_SCR_OCASDE_SHIFT, SHIFT(0)},
	{"LDO_SCR_OVASDE_MASK", LDO_SCR_OVASDE_MASK, MASK(1,1)},
	{"LDO_SCR_OVASDE_SHIFT", LDO_SCR_OVASDE_SHIFT, SHIFT(1)},
	{"LDO_SCR_EXTSDE_MASK", LDO_SCR_EXTSDE_MASK, MASK(2,1)},
	{"LDO_SCR_EXTSDE_SHIFT", LDO_SCR_EXTSDE_SHIFT, SHIFT(2)},
	{"PGA_CTRL_PGAEN_MASK", PGA_CTRL_PGAEN_MASK, MASK(0,1)},
	{"PGA_CTRL_PGAEN_SHIFT", PGA_CTRL_PGAEN_SHIFT, SHIFT(0)},
	{"PGA_CTRL_GAIN_MASK", PGA_CTRL_GAIN_MASK, MASK(1,2)},
	{"PGA_CTRL_GAIN_SHIFT", PGA_CTRL_GAIN_SHIFT, SHIFT(1)},
	{"PGA_CTRL_GAIN_VALUE", PGA_CTRL_GAIN(1), SHIFT_VALUE(1)},
	{"ACMP_C1_DACEN_MASK", ACMP_C1_DACEN_MASK, MASK(7,1)},
	{"ACMP_C1_DACEN_SHIFT", ACMP_C1_DACEN_SHIFT, SHIFT(7)},
	{"ACMP_CS_ACMOD_MASK", ACMP_CS_ACMOD_MASK, MASK(0,2)},
	{"ACMP_CS_ACMOD_SHIFT", ACMP_CS_ACMOD_SHIFT, SHIFT(0)},
	{"ACMP_CS_ACMOD_VALUE", ACMP_CS_ACMOD(1), SHIFT_VALUE(0)},
	{"ACMP_CS_ACOPE_MASK", ACMP_CS_ACOPE_MASK, MASK(2,1)},
	{"ACMP_CS_ACOPE_SHIFT", ACMP_CS_ACOPE_SHIFT, SHIFT(2)},
	{"ACMP_CS_ACO_MASK", ACMP_CS_ACO_MASK, MASK(3,1)},
	{"ACMP_CS_ACO_SHIFT", ACMP_CS_ACO_SHIFT, SHIFT(3)},
	{"ACMP_CS_ACIE_MASK", ACMP_CS_ACIE_MASK, MASK(4,1)},
	{"ACMP_CS_ACIE_SHIFT", ACMP_CS_ACIE_SHIFT, SHIFT(4)},
	{"ACMP_CS_ACF_MASK", ACMP_CS_ACF_MASK, MASK(5,1)},
	{"ACMP_CS_ACF_SHIFT", ACMP_CS_ACF_SHIFT, SHIFT(5)},
	{"ACMP_CS_HYST_MASK", ACMP_CS_HYST_MASK, MASK(6,1)},
	{"ACMP_CS_HYST_SHIFT", ACMP_CS_HYST_SHIFT, SHIFT(6)},
	{"ACMP_CS_ACE_MASK", ACMP_CS_ACE_MASK, MASK(7,1)},
	{"ACMP_CS_ACE_SHIFT", ACMP_CS_ACE_SHIFT, SHIFT(7)},
	{"ACMP_C0_ACNSEL_MASK", ACMP_C0_ACNSEL_MASK, MASK(0,2)},
	{"ACMP_C0_ACNSEL_SHIFT", ACMP_C0_ACNSEL_SHIFT, SHIFT(0)},
	{"ACMP_C0_ACNSEL_VALUE", ACMP_C0_ACNSEL(1), SHIFT_VALUE(0)},
	{"ACMP_C0_ACPSEL_MASK", ACMP_C0_ACPSEL_MASK, MASK(4,2)},
	{"ACMP_C0_ACPSEL_SHIFT", ACMP_C0_ACPSEL_SHIFT, SHIFT(4)},
	{"ACMP_C0_ACPSEL_VALUE", ACMP_C0_ACPSEL(1), SHIFT_VALUE(4)},
	{"ACMP_C1_DACVAL_MASK", ACMP_C1_DACVAL_MASK, MASK(0,6)},
	{"ACMP_C1_DACVAL_SHIFT", ACMP_C1_DACVAL_SHIFT, SHIFT(0)},
	{"ACMP_C1_DACVAL_VALUE", ACMP_C1_DACVAL(1), SHIFT_VALUE(0)},
	{"ACMP_C1_DACREF_MASK", ACMP_C1_DACREF_MASK, MASK(6,1)},
	{"ACMP_C1_DACREF_SHIFT", ACMP_C1_DACREF_SHIFT, SHIFT(6)},
	{"ACMP_C2_ACIPE_MASK", ACMP_C2_ACIPE_MASK, MASK(0,3)},
	{"ACMP_C2_ACIPE_SHIFT", ACMP_C2_ACIPE_SHIFT, SHIFT(0)},
	{"ACMP_C2_ACIPE_VALUE", ACMP_C2_ACIPE(1), SHIFT_VALUE(0)},
	{"PMC_CTRL_RC20KENSTP_MASK", PMC_CTRL_RC20KENSTP_MASK, MASK(1,1)},
	{"PMC_CTRL_RC20KENSTP_SHIFT", PMC_CTRL_RC20KENSTP_SHIFT, SHIFT(1)},
	{"PMC_CTRL_VREFDN_MASK", PMC_CTRL_VREFDN_MASK, MASK(2,1)},
	{"PMC_CTRL_VREFDN_SHIFT", PMC_CTRL_VREFDN_SHIFT, SHIFT(2)},
	{"PMC_CTRL_GWREN_MASK", PMC_CTRL_GWREN_MASK, MASK(7,1)},
	{"PMC_CTRL_GWREN_SHIFT", PMC_CTRL_GWREN_SHIFT, SHIFT(7)},
	{"PMC_RST_LVRF_MASK", PMC_RST_LVRF_MASK, MASK(5,1)},
	{"PMC_RST_LVRF_SHIFT", PMC_RST_LVRF_SHIFT, SHIFT(5)},
	{"PMC_RST_PORF_MASK", PMC_RST_PORF_MASK, MASK(6,1)},
	{"PMC_RST_PORF_SHIFT", PMC_RST_PORF_SHIFT, SHIFT(6)},
	{"PMC_TPCTRLSTAT_HTIF_MASK", PMC_TPCTRLSTAT_HTIF_MASK, MASK(0,1)},
	{"PMC_TPCTRLSTAT_HTIF_SHIFT", PMC_TPCTRLSTAT_HTIF_SHIFT, SHIFT(0)},
	{"PMC_TPCTRLSTAT_HTIE_MASK", PMC_TPCTRLSTAT_HTIE_MASK, MASK(1,1)},
	{"PMC_TPCTRLSTAT_HTIE_SHIFT", PMC_TPCTRLSTAT_HTIE_SHIFT, SHIFT(1)},
	{"PMC_TPCTRLSTAT_HTDS_MASK", PMC_TPCTRLSTAT_HTDS_MASK, MASK(2,1)},
	{"PMC_TPCTRLSTAT_HTDS_SHIFT", PMC_TPCTRLSTAT_HTDS_SHIFT, SHIFT(2)},
	{"PMC_TPCTRLSTAT_TEMPEN_MASK", PMC_TPCTRLSTAT_TEMPEN_MASK, MASK(3,1)},
	{"PMC_TPCTRLSTAT_TEMPEN_SHIFT", PMC_TPCTRLSTAT_TEMPEN_SHIFT, SHIFT(3)},
	{"PMC_TPCTRLSTAT_SWON_MASK", PMC_TPCTRLSTAT_SWON_MASK, MASK(4,1)},
	{"PMC_TPCTRLSTAT_SWON_SHIFT", PMC_TPCTRLSTAT_SWON_SHIFT, SHIFT(4)},
	{"PMC_TPTM_TOT_MASK", PMC_TPTM_TOT_MASK, MASK(0,4)},
	{"PMC_TPTM_TOT_SHIFT", PMC_TPTM_TOT_SHIFT, SHIFT(0)},
	{"PMC_TPTM_TOT_VALUE", PMC_TPTM_TOT(1), SHIFT_VALUE(0)},
	{"PMC_TPTM_TRMTPEN_MASK", PMC_TPTM_TRMTPEN_MASK, MASK(7,1)},
	{"PMC_TPTM_TRMTPEN_SHIFT", PMC_TPTM_TRMTPEN_SHIFT, SHIFT(7)},
	{"PMC_RC20KTRM_OSCOT_MASK", PMC_RC20KTRM_OSCOT_MASK, MASK(0,6)},
	{"PMC_RC20KTRM_OSCOT_SHIFT", PMC_RC20KTRM_OSCOT_SHIFT, SHIFT(0)},
	{"PMC_RC20KTRM_OSCOT_VALUE", PMC_RC20KTRM_OSCOT(1), SHIFT_VALUE(0)},
	{"PMC_LVCTLSTAT1_SLVWSEL_MASK", PMC_LVCTLSTAT1_SLVWSEL_MASK, MASK(1,1)},
	{"PMC_LVCTLSTAT1_SLVWSEL_SHIFT", PMC_LVCTLSTAT1_SLVWSEL_SHIFT, SHIFT(1)},
	{"PMC_LVCTLSTAT1_SLVWIE_MASK", PMC_LVCTLSTAT1_SLVWIE_MASK, MASK(2,1)},
	{"PMC_LVCTLSTAT1_SLVWIE_SHIFT", PMC_LVCTLSTAT1_SLVWIE_SHIFT, SHIFT(2)},
	{"PMC_LVCTLSTAT1_SLVWACK_MASK", PMC_LVCTLSTAT1_SLVWACK_MASK, MASK(3,1)},
	{"PMC_LVCTLSTAT1_SLVWACK_SHIFT", PMC_LVCTLSTAT1_SLVWACK_SHIFT, SHIFT(3)},
	{"PMC_LVCTLSTAT1_SLVWF_MASK", PMC_LVCTLSTAT1_SLVWF_MASK, MASK(4,1)},
	{"PMC_LVCTLSTAT1_SLVWF_SHIFT", PMC_LVCTLSTAT1_SLVWF_SHIFT, SHIFT(4)},
	{"PMC_LVCTLSTAT2_RLVWIE_MASK", PMC_LVCTLSTAT2_RLVWIE_MASK, MASK(2,1)},
	{"PMC_LVCTLSTAT2_RLVWIE_SHIFT", PMC_LVCTLSTAT2_RLVWIE_SHIFT, SHIFT(2)},
	{"PMC_LVCTLSTAT2_RLVWACK_MASK", PMC_LVCTLSTAT2_RLVWACK_MASK, MASK(3,1)},
	{"PMC_LVCTLSTAT2_RLVWACK_SHIFT", PMC_LVCTLSTAT2_RLVWACK_SHIFT, SHIFT(3)},
	{"PMC_LVCTLSTAT2_RLVWF_MASK", PMC_LVCTLSTAT2_RLVWF_MASK, MASK(4,1)},
	{"PMC_LVCTLSTAT2_RLVWF_SHIFT", PMC_LVCTLSTAT2_RLVWF_SHIFT, SHIFT(4)},
	{"PMC_VREFHCFG_T5V_MASK", PMC_VREFHCFG_T5V_MASK, MASK(0,6)},
	{"PMC_VREFHCFG_T5V_SHIFT", PMC_VREFHCFG_T5V_SHIFT, SHIFT(0)},
	{"PMC_VREFHCFG_T5V_VALUE", PMC_VREFHCFG_T5V(1), SHIFT_VALUE(0)},
	{"PMC_VREFHLVW_LVWCFG_MASK", PMC_VREFHLVW_LVWCFG_MASK, MASK(0,2)},
	{"PMC_VREFHLVW_LVWCFG_SHIFT", PMC_VREFHLVW_LVWCFG_SHIFT, SHIFT(0)},
	{"PMC_VREFHLVW_LVWCFG_VALUE", PMC_VREFHLVW_LVWCFG(1), SHIFT_VALUE(0)},
	{"PMC_STAT_VREFRDY_MASK", PMC_STAT_VREFRDY_MASK, MASK(0,1)},
	{"PMC_STAT_VREFRDY_SHIFT", PMC_STAT_VREFRDY_SHIFT, SHIFT(0)},
	{"PMC_STAT_HBGRDY_MASK", PMC_STAT_HBGRDY_MASK, MASK(2,1)},
	{"PMC_STAT_HBGRDY_SHIFT", PMC_STAT_HBGRDY_SHIFT, SHIFT(2)},
	{"OSC_CR_OSCINIT_MASK", OSC_CR_OSCINIT_MASK, MASK(0,1)},
	{"OSC_CR_OSCINIT_SHIFT", OSC_CR_OSCINIT_SHIFT, SHIFT(0)},
	{"OSC_CR_HGO_MASK", OSC_CR_HGO_MASK, MASK(1,1)},
	{"OSC_CR_HGO_SHIFT", OSC_CR_HGO_SHIFT, SHIFT(1)},
	{"OSC_CR_RANGE_MASK", OSC_CR_RANGE_MASK, MASK(2,1)},
	{"OSC_CR_RANGE_SHIFT", OSC_CR_RANGE_SHIFT, SHIFT(2)},
	{"OSC_CR_OSCOS_MASK", OSC_CR_OSCOS_MASK, MASK(4,1)},
	{"OSC_CR_OSCOS_SHIFT", OSC_CR_OSCOS_SHIFT, SHIFT(4)},
	{"OSC_CR_OSCSTEN_MASK", OSC_CR_OSCSTEN_MASK, MASK(5,1)},
	{"OSC_CR_OSCSTEN_SHIFT", OSC_CR_OSCSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_OSCEN_MASK", OSC_CR_OSCEN_MASK, MASK(7,1)},
	{"OSC_CR_OSCEN_SHIFT", OSC_CR_OSCEN_SHIFT, SHIFT(7)},
	{"MCM_PLASC_ASC_MASK", MCM_PLASC_ASC_MASK, MASK(0,8)},
	{"MCM_PLASC_ASC_SHIFT", MCM_PLASC_ASC_SHIFT, SHIFT(0)},
	{"MCM_PLASC_ASC_VALUE", MCM_PLASC_ASC(1), SHIFT_VALUE(0)},
	{"MCM_PLAMC_AMC_MASK", MCM_PLAMC_AMC_MASK, MASK(0,8)},
	{"MCM_PLAMC_AMC_SHIFT", MCM_PLAMC_AMC_SHIFT, SHIFT(0)},
	{"MCM_PLAMC_AMC_VALUE", MCM_PLAMC_AMC(1), SHIFT_VALUE(0)},
	{"MCM_PLACR_ARB_MASK", MCM_PLACR_ARB_MASK, MASK(9,1)},
	{"MCM_PLACR_ARB_SHIFT", MCM_PLACR_ARB_SHIFT, SHIFT(9)},
	{"MCM_PLACR_EFDS_MASK", MCM_PLACR_EFDS_MASK, MASK(14,1)},
	{"MCM_PLACR_EFDS_SHIFT", MCM_PLACR_EFDS_SHIFT, SHIFT(14)},
	{"MCM_PLACR_DFCS_MASK", MCM_PLACR_DFCS_MASK, MASK(15,1)},
	{"MCM_PLACR_DFCS_SHIFT", MCM_PLACR_DFCS_SHIFT, SHIFT(15)},
	{"MCM_PLACR_ESFC_MASK", MCM_PLACR_ESFC_MASK, MASK(16,1)},
	{"MCM_PLACR_ESFC_SHIFT", MCM_PLACR_ESFC_SHIFT, SHIFT(16)},
	{"PIT_MCR_FRZ_MASK", PIT_MCR_FRZ_MASK, MASK(0,1)},
	{"PIT_MCR_FRZ_SHIFT", PIT_MCR_FRZ_SHIFT, SHIFT(0)},
	{"PIT_MCR_MDIS_MASK", PIT_MCR_MDIS_MASK, MASK(1,1)},
	{"PIT_MCR_MDIS_SHIFT", PIT_MCR_MDIS_SHIFT, SHIFT(1)},
	{"PIT_LDVAL_TSV_MASK", PIT_LDVAL_TSV_MASK, MASK(0,32)},
	{"PIT_LDVAL_TSV_SHIFT", PIT_LDVAL_TSV_SHIFT, SHIFT(0)},
	{"PIT_LDVAL_TSV_VALUE", PIT_LDVAL_TSV(1), SHIFT_VALUE(0)},
	{"PIT_CVAL_TVL_MASK", PIT_CVAL_TVL_MASK, MASK(0,32)},
	{"PIT_CVAL_TVL_SHIFT", PIT_CVAL_TVL_SHIFT, SHIFT(0)},
	{"PIT_CVAL_TVL_VALUE", PIT_CVAL_TVL(1), SHIFT_VALUE(0)},
	{"PIT_TCTRL_TEN_MASK", PIT_TCTRL_TEN_MASK, MASK(0,1)},
	{"PIT_TCTRL_TEN_SHIFT", PIT_TCTRL_TEN_SHIFT, SHIFT(0)},
	{"PIT_TCTRL_TIE_MASK", PIT_TCTRL_TIE_MASK, MASK(1,1)},
	{"PIT_TCTRL_TIE_SHIFT", PIT_TCTRL_TIE_SHIFT, SHIFT(1)},
	{"PIT_TCTRL_CHN_MASK", PIT_TCTRL_CHN_MASK, MASK(2,1)},
	{"PIT_TCTRL_CHN_SHIFT", PIT_TCTRL_CHN_SHIFT, SHIFT(2)},
	{"PIT_TFLG_TIF_MASK", PIT_TFLG_TIF_MASK, MASK(0,1)},
	{"PIT_TFLG_TIF_SHIFT", PIT_TFLG_TIF_SHIFT, SHIFT(0)},
	{"I2C_A1_AD_MASK", I2C_A1_AD_MASK, MASK(1,7)},
	{"I2C_A1_AD_SHIFT", I2C_A1_AD_SHIFT, SHIFT(1)},
	{"I2C_A1_AD_VALUE", I2C_A1_AD(1), SHIFT_VALUE(1)},
	{"I2C_F_ICR_MASK", I2C_F_ICR_MASK, MASK(0,6)},
	{"I2C_F_ICR_SHIFT", I2C_F_ICR_SHIFT, SHIFT(0)},
	{"I2C_F_ICR_VALUE", I2C_F_ICR(1), SHIFT_VALUE(0)},
	{"I2C_F_MULT_MASK", I2C_F_MULT_MASK, MASK(6,2)},
	{"I2C_F_MULT_SHIFT", I2C_F_MULT_SHIFT, SHIFT(6)},
	{"I2C_F_MULT_VALUE", I2C_F_MULT(1), SHIFT_VALUE(6)},
	{"I2C_C1_WUEN_MASK", I2C_C1_WUEN_MASK, MASK(1,1)},
	{"I2C_C1_WUEN_SHIFT", I2C_C1_WUEN_SHIFT, SHIFT(1)},
	{"I2C_C1_RSTA_MASK", I2C_C1_RSTA_MASK, MASK(2,1)},
	{"I2C_C1_RSTA_SHIFT", I2C_C1_RSTA_SHIFT, SHIFT(2)},
	{"I2C_C1_TXAK_MASK", I2C_C1_TXAK_MASK, MASK(3,1)},
	{"I2C_C1_TXAK_SHIFT", I2C_C1_TXAK_SHIFT, SHIFT(3)},
	{"I2C_C1_TX_MASK", I2C_C1_TX_MASK, MASK(4,1)},
	{"I2C_C1_TX_SHIFT", I2C_C1_TX_SHIFT, SHIFT(4)},
	{"I2C_C1_MST_MASK", I2C_C1_MST_MASK, MASK(5,1)},
	{"I2C_C1_MST_SHIFT", I2C_C1_MST_SHIFT, SHIFT(5)},
	{"I2C_C1_IICIE_MASK", I2C_C1_IICIE_MASK, MASK(6,1)},
	{"I2C_C1_IICIE_SHIFT", I2C_C1_IICIE_SHIFT, SHIFT(6)},
	{"I2C_C1_IICEN_MASK", I2C_C1_IICEN_MASK, MASK(7,1)},
	{"I2C_C1_IICEN_SHIFT", I2C_C1_IICEN_SHIFT, SHIFT(7)},
	{"I2C_S_RXAK_MASK", I2C_S_RXAK_MASK, MASK(0,1)},
	{"I2C_S_RXAK_SHIFT", I2C_S_RXAK_SHIFT, SHIFT(0)},
	{"I2C_S_IICIF_MASK", I2C_S_IICIF_MASK, MASK(1,1)},
	{"I2C_S_IICIF_SHIFT", I2C_S_IICIF_SHIFT, SHIFT(1)},
	{"I2C_S_SRW_MASK", I2C_S_SRW_MASK, MASK(2,1)},
	{"I2C_S_SRW_SHIFT", I2C_S_SRW_SHIFT, SHIFT(2)},
	{"I2C_S_RAM_MASK", I2C_S_RAM_MASK, MASK(3,1)},
	{"I2C_S_RAM_SHIFT", I2C_S_RAM_SHIFT, SHIFT(3)},
	{"I2C_S_ARBL_MASK", I2C_S_ARBL_MASK, MASK(4,1)},
	{"I2C_S_ARBL_SHIFT", I2C_S_ARBL_SHIFT, SHIFT(4)},
	{"I2C_S_BUSY_MASK", I2C_S_BUSY_MASK, MASK(5,1)},
	{"I2C_S_BUSY_SHIFT", I2C_S_BUSY_SHIFT, SHIFT(5)},
	{"I2C_S_IAAS_MASK", I2C_S_IAAS_MASK, MASK(6,1)},
	{"I2C_S_IAAS_SHIFT", I2C_S_IAAS_SHIFT, SHIFT(6)},
	{"I2C_S_TCF_MASK", I2C_S_TCF_MASK, MASK(7,1)},
	{"I2C_S_TCF_SHIFT", I2C_S_TCF_SHIFT, SHIFT(7)},
	{"I2C_D_DATA_MASK", I2C_D_DATA_MASK, MASK(0,8)},
	{"I2C_D_DATA_SHIFT", I2C_D_DATA_SHIFT, SHIFT(0)},
	{"I2C_D_DATA_VALUE", I2C_D_DATA(1), SHIFT_VALUE(0)},
	{"I2C_C2_AD_MASK", I2C_C2_AD_MASK, MASK(0,3)},
	{"I2C_C2_AD_SHIFT", I2C_C2_AD_SHIFT, SHIFT(0)},
	{"I2C_C2_AD_VALUE", I2C_C2_AD(1), SHIFT_VALUE(0)},
	{"I2C_C2_RMEN_MASK", I2C_C2_RMEN_MASK, MASK(3,1)},
	{"I2C_C2_RMEN_SHIFT", I2C_C2_RMEN_SHIFT, SHIFT(3)},
	{"I2C_C2_SBRC_MASK", I2C_C2_SBRC_MASK, MASK(4,1)},
	{"I2C_C2_SBRC_SHIFT", I2C_C2_SBRC_SHIFT, SHIFT(4)},
	{"I2C_C2_ADEXT_MASK", I2C_C2_ADEXT_MASK, MASK(6,1)},
	{"I2C_C2_ADEXT_SHIFT", I2C_C2_ADEXT_SHIFT, SHIFT(6)},
	{"I2C_C2_GCAEN_MASK", I2C_C2_GCAEN_MASK, MASK(7,1)},
	{"I2C_C2_GCAEN_SHIFT", I2C_C2_GCAEN_SHIFT, SHIFT(7)},
	{"I2C_FLT_FLT_MASK", I2C_FLT_FLT_MASK, MASK(0,4)},
	{"I2C_FLT_FLT_SHIFT", I2C_FLT_FLT_SHIFT, SHIFT(0)},
	{"I2C_FLT_FLT_VALUE", I2C_FLT_FLT(1), SHIFT_VALUE(0)},
	{"I2C_FLT_STARTF_MASK", I2C_FLT_STARTF_MASK, MASK(4,1)},
	{"I2C_FLT_STARTF_SHIFT", I2C_FLT_STARTF_SHIFT, SHIFT(4)},
	{"I2C_FLT_SSIE_MASK", I2C_FLT_SSIE_MASK, MASK(5,1)},
	{"I2C_FLT_SSIE_SHIFT", I2C_FLT_SSIE_SHIFT, SHIFT(5)},
	{"I2C_FLT_STOPF_MASK", I2C_FLT_STOPF_MASK, MASK(6,1)},
	{"I2C_FLT_STOPF_SHIFT", I2C_FLT_STOPF_SHIFT, SHIFT(6)},
	{"I2C_FLT_SHEN_MASK", I2C_FLT_SHEN_MASK, MASK(7,1)},
	{"I2C_FLT_SHEN_SHIFT", I2C_FLT_SHEN_SHIFT, SHIFT(7)},
	{"I2C_RA_RAD_MASK", I2C_RA_RAD_MASK, MASK(1,7)},
	{"I2C_RA_RAD_SHIFT", I2C_RA_RAD_SHIFT, SHIFT(1)},
	{"I2C_RA_RAD_VALUE", I2C_RA_RAD(1), SHIFT_VALUE(1)},
	{"I2C_SMB_SHTF2IE_MASK", I2C_SMB_SHTF2IE_MASK, MASK(0,1)},
	{"I2C_SMB_SHTF2IE_SHIFT", I2C_SMB_SHTF2IE_SHIFT, SHIFT(0)},
	{"I2C_SMB_SHTF2_MASK", I2C_SMB_SHTF2_MASK, MASK(1,1)},
	{"I2C_SMB_SHTF2_SHIFT", I2C_SMB_SHTF2_SHIFT, SHIFT(1)},
	{"I2C_SMB_SHTF1_MASK", I2C_SMB_SHTF1_MASK, MASK(2,1)},
	{"I2C_SMB_SHTF1_SHIFT", I2C_SMB_SHTF1_SHIFT, SHIFT(2)},
	{"I2C_SMB_SLTF_MASK", I2C_SMB_SLTF_MASK, MASK(3,1)},
	{"I2C_SMB_SLTF_SHIFT", I2C_SMB_SLTF_SHIFT, SHIFT(3)},
	{"I2C_SMB_TCKSEL_MASK", I2C_SMB_TCKSEL_MASK, MASK(4,1)},
	{"I2C_SMB_TCKSEL_SHIFT", I2C_SMB_TCKSEL_SHIFT, SHIFT(4)},
	{"I2C_SMB_SIICAEN_MASK", I2C_SMB_SIICAEN_MASK, MASK(5,1)},
	{"I2C_SMB_SIICAEN_SHIFT", I2C_SMB_SIICAEN_SHIFT, SHIFT(5)},
	{"I2C_SMB_ALERTEN_MASK", I2C_SMB_ALERTEN_MASK, MASK(6,1)},
	{"I2C_SMB_ALERTEN_SHIFT", I2C_SMB_ALERTEN_SHIFT, SHIFT(6)},
	{"I2C_SMB_FACK_MASK", I2C_SMB_FACK_MASK, MASK(7,1)},
	{"I2C_SMB_FACK_SHIFT", I2C_SMB_FACK_SHIFT, SHIFT(7)},
	{"I2C_A2_SAD_MASK", I2C_A2_SAD_MASK, MASK(1,7)},
	{"I2C_A2_SAD_SHIFT", I2C_A2_SAD_SHIFT, SHIFT(1)},
	{"I2C_A2_SAD_VALUE", I2C_A2_SAD(1), SHIFT_VALUE(1)},
	{"I2C_SLTH_SSLT_MASK", I2C_SLTH_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTH_SSLT_SHIFT", I2C_SLTH_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTH_SSLT_VALUE", I2C_SLTH_SSLT(1), SHIFT_VALUE(0)},
	{"I2C_SLTL_SSLT_MASK", I2C_SLTL_SSLT_MASK, MASK(0,8)},
	{"I2C_SLTL_SSLT_SHIFT", I2C_SLTL_SSLT_SHIFT, SHIFT(0)},
	{"I2C_SLTL_SSLT_VALUE", I2C_SLTL_SSLT(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY0_KEY_MASK", NV_BACKKEY0_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY0_KEY_SHIFT", NV_BACKKEY0_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY0_KEY_VALUE", NV_BACKKEY0_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY1_KEY_MASK", NV_BACKKEY1_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY1_KEY_SHIFT", NV_BACKKEY1_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY1_KEY_VALUE", NV_BACKKEY1_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY2_KEY_MASK", NV_BACKKEY2_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY2_KEY_SHIFT", NV_BACKKEY2_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY2_KEY_VALUE", NV_BACKKEY2_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY3_KEY_MASK", NV_BACKKEY3_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY3_KEY_SHIFT", NV_BACKKEY3_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY3_KEY_VALUE", NV_BACKKEY3_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY4_KEY_MASK", NV_BACKKEY4_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY4_KEY_SHIFT", NV_BACKKEY4_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY4_KEY_VALUE", NV_BACKKEY4_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY5_KEY_MASK", NV_BACKKEY5_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY5_KEY_SHIFT", NV_BACKKEY5_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY5_KEY_VALUE", NV_BACKKEY5_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY6_KEY_MASK", NV_BACKKEY6_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY6_KEY_SHIFT", NV_BACKKEY6_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY6_KEY_VALUE", NV_BACKKEY6_KEY(1), SHIFT_VALUE(0)},
	{"NV_BACKKEY7_KEY_MASK", NV_BACKKEY7_KEY_MASK, MASK(0,8)},
	{"NV_BACKKEY7_KEY_SHIFT", NV_BACKKEY7_KEY_SHIFT, SHIFT(0)},
	{"NV_BACKKEY7_KEY_VALUE", NV_BACKKEY7_KEY(1), SHIFT_VALUE(0)},
	{"NV_FSEC_SEC_MASK", NV_FSEC_SEC_MASK, MASK(0,2)},
	{"NV_FSEC_SEC_SHIFT", NV_FSEC_SEC_SHIFT, SHIFT(0)},
	{"NV_FSEC_SEC_VALUE", NV_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"NV_FSEC_KEYEN_MASK", NV_FSEC_KEYEN_MASK, MASK(6,2)},
	{"NV_FSEC_KEYEN_SHIFT", NV_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"NV_FSEC_KEYEN_VALUE", NV_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"NV_FPROT_FPLS_MASK", NV_FPROT_FPLS_MASK, MASK(0,2)},
	{"NV_FPROT_FPLS_SHIFT", NV_FPROT_FPLS_SHIFT, SHIFT(0)},
	{"NV_FPROT_FPLS_VALUE", NV_FPROT_FPLS(1), SHIFT_VALUE(0)},
	{"NV_FPROT_FPLDIS_MASK", NV_FPROT_FPLDIS_MASK, MASK(2,1)},
	{"NV_FPROT_FPLDIS_SHIFT", NV_FPROT_FPLDIS_SHIFT, SHIFT(2)},
	{"NV_FPROT_FPHS_MASK", NV_FPROT_FPHS_MASK, MASK(3,2)},
	{"NV_FPROT_FPHS_SHIFT", NV_FPROT_FPHS_SHIFT, SHIFT(3)},
	{"NV_FPROT_FPHS_VALUE", NV_FPROT_FPHS(1), SHIFT_VALUE(3)},
	{"NV_FPROT_FPHDIS_MASK", NV_FPROT_FPHDIS_MASK, MASK(5,1)},
	{"NV_FPROT_FPHDIS_SHIFT", NV_FPROT_FPHDIS_SHIFT, SHIFT(5)},
	{"NV_FPROT_FPOPEN_MASK", NV_FPROT_FPOPEN_MASK, MASK(7,1)},
	{"NV_FPROT_FPOPEN_SHIFT", NV_FPROT_FPOPEN_SHIFT, SHIFT(7)},
	{"GPIO_PDOR_PDO_MASK", GPIO_PDOR_PDO_MASK, MASK(0,32)},
	{"GPIO_PDOR_PDO_SHIFT", GPIO_PDOR_PDO_SHIFT, SHIFT(0)},
	{"GPIO_PDOR_PDO_VALUE", GPIO_PDOR_PDO(1), SHIFT_VALUE(0)},
	{"GPIO_PSOR_PTSO_MASK", GPIO_PSOR_PTSO_MASK, MASK(0,32)},
	{"GPIO_PSOR_PTSO_SHIFT", GPIO_PSOR_PTSO_SHIFT, SHIFT(0)},
	{"GPIO_PSOR_PTSO_VALUE", GPIO_PSOR_PTSO(1), SHIFT_VALUE(0)},
	{"GPIO_PCOR_PTCO_MASK", GPIO_PCOR_PTCO_MASK, MASK(0,32)},
	{"GPIO_PCOR_PTCO_SHIFT", GPIO_PCOR_PTCO_SHIFT, SHIFT(0)},
	{"GPIO_PCOR_PTCO_VALUE", GPIO_PCOR_PTCO(1), SHIFT_VALUE(0)},
	{"GPIO_PTOR_PTTO_MASK", GPIO_PTOR_PTTO_MASK, MASK(0,32)},
	{"GPIO_PTOR_PTTO_SHIFT", GPIO_PTOR_PTTO_SHIFT, SHIFT(0)},
	{"GPIO_PTOR_PTTO_VALUE", GPIO_PTOR_PTTO(1), SHIFT_VALUE(0)},
	{"GPIO_PDIR_PDI_MASK", GPIO_PDIR_PDI_MASK, MASK(0,32)},
	{"GPIO_PDIR_PDI_SHIFT", GPIO_PDIR_PDI_SHIFT, SHIFT(0)},
	{"GPIO_PDIR_PDI_VALUE", GPIO_PDIR_PDI(1), SHIFT_VALUE(0)},
	{"GPIO_PDDR_PDD_MASK", GPIO_PDDR_PDD_MASK, MASK(0,32)},
	{"GPIO_PDDR_PDD_SHIFT", GPIO_PDDR_PDD_SHIFT, SHIFT(0)},
	{"GPIO_PDDR_PDD_VALUE", GPIO_PDDR_PDD(1), SHIFT_VALUE(0)},
	{"GPIO_PIDR_PID_MASK", GPIO_PIDR_PID_MASK, MASK(0,32)},
	{"GPIO_PIDR_PID_SHIFT", GPIO_PIDR_PID_SHIFT, SHIFT(0)},
	{"GPIO_PIDR_PID_VALUE", GPIO_PIDR_PID(1), SHIFT_VALUE(0)},
	{"FTMRE_FSTAT_FPVIOL_MASK", FTMRE_FSTAT_FPVIOL_MASK, MASK(4,1)},
	{"FTMRE_FSTAT_FPVIOL_SHIFT", FTMRE_FSTAT_FPVIOL_SHIFT, SHIFT(4)},
	{"FTMRE_FSTAT_ACCERR_MASK", FTMRE_FSTAT_ACCERR_MASK, MASK(5,1)},
	{"FTMRE_FSTAT_ACCERR_SHIFT", FTMRE_FSTAT_ACCERR_SHIFT, SHIFT(5)},
	{"FTMRE_FSTAT_CCIF_MASK", FTMRE_FSTAT_CCIF_MASK, MASK(7,1)},
	{"FTMRE_FSTAT_CCIF_SHIFT", FTMRE_FSTAT_CCIF_SHIFT, SHIFT(7)},
	{"FTMRE_FCNFG_CCIE_MASK", FTMRE_FCNFG_CCIE_MASK, MASK(7,1)},
	{"FTMRE_FCNFG_CCIE_SHIFT", FTMRE_FCNFG_CCIE_SHIFT, SHIFT(7)},
	{"FTMRE_FCCOBIX_CCOBIX_MASK", FTMRE_FCCOBIX_CCOBIX_MASK, MASK(0,3)},
	{"FTMRE_FCCOBIX_CCOBIX_SHIFT", FTMRE_FCCOBIX_CCOBIX_SHIFT, SHIFT(0)},
	{"FTMRE_FCCOBIX_CCOBIX_VALUE", FTMRE_FCCOBIX_CCOBIX(1), SHIFT_VALUE(0)},
	{"FTMRE_FSEC_SEC_MASK", FTMRE_FSEC_SEC_MASK, MASK(0,2)},
	{"FTMRE_FSEC_SEC_SHIFT", FTMRE_FSEC_SEC_SHIFT, SHIFT(0)},
	{"FTMRE_FSEC_SEC_VALUE", FTMRE_FSEC_SEC(1), SHIFT_VALUE(0)},
	{"FTMRE_FSEC_KEYEN_MASK", FTMRE_FSEC_KEYEN_MASK, MASK(6,2)},
	{"FTMRE_FSEC_KEYEN_SHIFT", FTMRE_FSEC_KEYEN_SHIFT, SHIFT(6)},
	{"FTMRE_FSEC_KEYEN_VALUE", FTMRE_FSEC_KEYEN(1), SHIFT_VALUE(6)},
	{"FTMRE_FCLKDIV_FDIV_MASK", FTMRE_FCLKDIV_FDIV_MASK, MASK(0,6)},
	{"FTMRE_FCLKDIV_FDIV_SHIFT", FTMRE_FCLKDIV_FDIV_SHIFT, SHIFT(0)},
	{"FTMRE_FCLKDIV_FDIV_VALUE", FTMRE_FCLKDIV_FDIV(1), SHIFT_VALUE(0)},
	{"FTMRE_FCLKDIV_FDIVLCK_MASK", FTMRE_FCLKDIV_FDIVLCK_MASK, MASK(6,1)},
	{"FTMRE_FCLKDIV_FDIVLCK_SHIFT", FTMRE_FCLKDIV_FDIVLCK_SHIFT, SHIFT(6)},
	{"FTMRE_FCLKDIV_FDIVLD_MASK", FTMRE_FCLKDIV_FDIVLD_MASK, MASK(7,1)},
	{"FTMRE_FCLKDIV_FDIVLD_SHIFT", FTMRE_FCLKDIV_FDIVLD_SHIFT, SHIFT(7)},
	{"FTMRE_FSTAT_MGSTAT_MASK", FTMRE_FSTAT_MGSTAT_MASK, MASK(0,2)},
	{"FTMRE_FSTAT_MGSTAT_SHIFT", FTMRE_FSTAT_MGSTAT_SHIFT, SHIFT(0)},
	{"FTMRE_FSTAT_MGSTAT_VALUE", FTMRE_FSTAT_MGSTAT(1), SHIFT_VALUE(0)},
	{"FTMRE_FSTAT_MGBUSY_MASK", FTMRE_FSTAT_MGBUSY_MASK, MASK(3,1)},
	{"FTMRE_FSTAT_MGBUSY_SHIFT", FTMRE_FSTAT_MGBUSY_SHIFT, SHIFT(3)},
	{"FTMRE_FCNFG_ERSAREQ_MASK", FTMRE_FCNFG_ERSAREQ_MASK, MASK(5,1)},
	{"FTMRE_FCNFG_ERSAREQ_SHIFT", FTMRE_FCNFG_ERSAREQ_SHIFT, SHIFT(5)},
	{"FTMRE_FCCOBLO_CCOB_MASK", FTMRE_FCCOBLO_CCOB_MASK, MASK(0,8)},
	{"FTMRE_FCCOBLO_CCOB_SHIFT", FTMRE_FCCOBLO_CCOB_SHIFT, SHIFT(0)},
	{"FTMRE_FCCOBLO_CCOB_VALUE", FTMRE_FCCOBLO_CCOB(1), SHIFT_VALUE(0)},
	{"FTMRE_FCCOBHI_CCOB_MASK", FTMRE_FCCOBHI_CCOB_MASK, MASK(0,8)},
	{"FTMRE_FCCOBHI_CCOB_SHIFT", FTMRE_FCCOBHI_CCOB_SHIFT, SHIFT(0)},
	{"FTMRE_FCCOBHI_CCOB_VALUE", FTMRE_FCCOBHI_CCOB(1), SHIFT_VALUE(0)},
	{"FTMRE_FPROT_FPLS_MASK", FTMRE_FPROT_FPLS_MASK, MASK(0,2)},
	{"FTMRE_FPROT_FPLS_SHIFT", FTMRE_FPROT_FPLS_SHIFT, SHIFT(0)},
	{"FTMRE_FPROT_FPLS_VALUE", FTMRE_FPROT_FPLS(1), SHIFT_VALUE(0)},
	{"FTMRE_FPROT_FPLDIS_MASK", FTMRE_FPROT_FPLDIS_MASK, MASK(2,1)},
	{"FTMRE_FPROT_FPLDIS_SHIFT", FTMRE_FPROT_FPLDIS_SHIFT, SHIFT(2)},
	{"FTMRE_FPROT_RNV_MASK", FTMRE_FPROT_RNV_MASK, MASK(3,3)},
	{"FTMRE_FPROT_RNV_SHIFT", FTMRE_FPROT_RNV_SHIFT, SHIFT(3)},
	{"FTMRE_FPROT_RNV_VALUE", FTMRE_FPROT_RNV(1), SHIFT_VALUE(3)},
	{"FTMRE_FPROT_RNV6_MASK", FTMRE_FPROT_RNV6_MASK, MASK(6,1)},
	{"FTMRE_FPROT_RNV6_SHIFT", FTMRE_FPROT_RNV6_SHIFT, SHIFT(6)},
	{"FTMRE_FPROT_FPOPEN_MASK", FTMRE_FPROT_FPOPEN_MASK, MASK(7,1)},
	{"FTMRE_FPROT_FPOPEN_SHIFT", FTMRE_FPROT_FPOPEN_SHIFT, SHIFT(7)},
	{"FTMRE_FOPT_NV_MASK", FTMRE_FOPT_NV_MASK, MASK(0,8)},
	{"FTMRE_FOPT_NV_SHIFT", FTMRE_FOPT_NV_SHIFT, SHIFT(0)},
	{"FTMRE_FOPT_NV_VALUE", FTMRE_FOPT_NV(1), SHIFT_VALUE(0)},
	{"IRQ_SC_IRQMOD_MASK", IRQ_SC_IRQMOD_MASK, MASK(0,1)},
	{"IRQ_SC_IRQMOD_SHIFT", IRQ_SC_IRQMOD_SHIFT, SHIFT(0)},
	{"IRQ_SC_IRQIE_MASK", IRQ_SC_IRQIE_MASK, MASK(1,1)},
	{"IRQ_SC_IRQIE_SHIFT", IRQ_SC_IRQIE_SHIFT, SHIFT(1)},
	{"IRQ_SC_IRQACK_MASK", IRQ_SC_IRQACK_MASK, MASK(2,1)},
	{"IRQ_SC_IRQACK_SHIFT", IRQ_SC_IRQACK_SHIFT, SHIFT(2)},
	{"IRQ_SC_IRQF_MASK", IRQ_SC_IRQF_MASK, MASK(3,1)},
	{"IRQ_SC_IRQF_SHIFT", IRQ_SC_IRQF_SHIFT, SHIFT(3)},
	{"IRQ_SC_IRQPE_MASK", IRQ_SC_IRQPE_MASK, MASK(4,1)},
	{"IRQ_SC_IRQPE_SHIFT", IRQ_SC_IRQPE_SHIFT, SHIFT(4)},
	{"IRQ_SC_IRQEDG_MASK", IRQ_SC_IRQEDG_MASK, MASK(5,1)},
	{"IRQ_SC_IRQEDG_SHIFT", IRQ_SC_IRQEDG_SHIFT, SHIFT(5)},
	{"IRQ_SC_IRQPDD_MASK", IRQ_SC_IRQPDD_MASK, MASK(6,1)},
	{"IRQ_SC_IRQPDD_SHIFT", IRQ_SC_IRQPDD_SHIFT, SHIFT(6)},
	{"FSKDT_CR_OPIE_MASK", FSKDT_CR_OPIE_MASK, MASK(0,1)},
	{"FSKDT_CR_OPIE_SHIFT", FSKDT_CR_OPIE_SHIFT, SHIFT(0)},
	{"FSKDT_CR_EOSMIE_MASK", FSKDT_CR_EOSMIE_MASK, MASK(1,1)},
	{"FSKDT_CR_EOSMIE_SHIFT", FSKDT_CR_EOSMIE_SHIFT, SHIFT(1)},
	{"FSKDT_CR_EOAMIE_MASK", FSKDT_CR_EOAMIE_MASK, MASK(2,1)},
	{"FSKDT_CR_EOAMIE_SHIFT", FSKDT_CR_EOAMIE_SHIFT, SHIFT(2)},
	{"FSKDT_CR_ERRIE_MASK", FSKDT_CR_ERRIE_MASK, MASK(3,1)},
	{"FSKDT_CR_ERRIE_SHIFT", FSKDT_CR_ERRIE_SHIFT, SHIFT(3)},
	{"FSKDT_CR_SWRST_MASK", FSKDT_CR_SWRST_MASK, MASK(12,1)},
	{"FSKDT_CR_SWRST_SHIFT", FSKDT_CR_SWRST_SHIFT, SHIFT(12)},
	{"FSKDT_CR_NST_MASK", FSKDT_CR_NST_MASK, MASK(13,2)},
	{"FSKDT_CR_NST_SHIFT", FSKDT_CR_NST_SHIFT, SHIFT(13)},
	{"FSKDT_CR_NST_VALUE", FSKDT_CR_NST(1), SHIFT_VALUE(13)},
	{"FSKDT_CR_EN_MASK", FSKDT_CR_EN_MASK, MASK(15,1)},
	{"FSKDT_CR_EN_SHIFT", FSKDT_CR_EN_SHIFT, SHIFT(15)},
	{"FSKDT_SR_OPF_MASK", FSKDT_SR_OPF_MASK, MASK(0,1)},
	{"FSKDT_SR_OPF_SHIFT", FSKDT_SR_OPF_SHIFT, SHIFT(0)},
	{"FSKDT_SR_EOSMF_MASK", FSKDT_SR_EOSMF_MASK, MASK(1,1)},
	{"FSKDT_SR_EOSMF_SHIFT", FSKDT_SR_EOSMF_SHIFT, SHIFT(1)},
	{"FSKDT_SR_EOAMF_MASK", FSKDT_SR_EOAMF_MASK, MASK(2,1)},
	{"FSKDT_SR_EOAMF_SHIFT", FSKDT_SR_EOAMF_SHIFT, SHIFT(2)},
	{"FSKDT_SR_ERRF_MASK", FSKDT_SR_ERRF_MASK, MASK(3,1)},
	{"FSKDT_SR_ERRF_SHIFT", FSKDT_SR_ERRF_SHIFT, SHIFT(3)},
	{"FSKDT_PH0_PH0CNTR_MASK", FSKDT_PH0_PH0CNTR_MASK, MASK(0,16)},
	{"FSKDT_PH0_PH0CNTR_SHIFT", FSKDT_PH0_PH0CNTR_SHIFT, SHIFT(0)},
	{"FSKDT_PH0_PH0CNTR_VALUE", FSKDT_PH0_PH0CNTR(1), SHIFT_VALUE(0)},
	{"FSKDT_PH1_PH1CNTR_MASK", FSKDT_PH1_PH1CNTR_MASK, MASK(0,16)},
	{"FSKDT_PH1_PH1CNTR_SHIFT", FSKDT_PH1_PH1CNTR_SHIFT, SHIFT(0)},
	{"FSKDT_PH1_PH1CNTR_VALUE", FSKDT_PH1_PH1CNTR(1), SHIFT_VALUE(0)},
	{"FSKDT_PH2_PH2CNTR_MASK", FSKDT_PH2_PH2CNTR_MASK, MASK(0,16)},
	{"FSKDT_PH2_PH2CNTR_SHIFT", FSKDT_PH2_PH2CNTR_SHIFT, SHIFT(0)},
	{"FSKDT_PH2_PH2CNTR_VALUE", FSKDT_PH2_PH2CNTR(1), SHIFT_VALUE(0)},
	{"FSKDT_CURPOS_CURPOS_MASK", FSKDT_CURPOS_CURPOS_MASK, MASK(0,16)},
	{"FSKDT_CURPOS_CURPOS_SHIFT", FSKDT_CURPOS_CURPOS_SHIFT, SHIFT(0)},
	{"FSKDT_CURPOS_CURPOS_VALUE", FSKDT_CURPOS_CURPOS(1), SHIFT_VALUE(0)},
	{"FSKDT_OPCTH_OPCTH_MASK", FSKDT_OPCTH_OPCTH_MASK, MASK(0,10)},
	{"FSKDT_OPCTH_OPCTH_SHIFT", FSKDT_OPCTH_OPCTH_SHIFT, SHIFT(0)},
	{"FSKDT_OPCTH_OPCTH_VALUE", FSKDT_OPCTH_OPCTH(1), SHIFT_VALUE(0)},
	{"FSKDT_ERRTH_LOLMT_MASK", FSKDT_ERRTH_LOLMT_MASK, MASK(0,6)},
	{"FSKDT_ERRTH_LOLMT_SHIFT", FSKDT_ERRTH_LOLMT_SHIFT, SHIFT(0)},
	{"FSKDT_ERRTH_LOLMT_VALUE", FSKDT_ERRTH_LOLMT(1), SHIFT_VALUE(0)},
	{"FSKDT_ERRTH_HILMT_MASK", FSKDT_ERRTH_HILMT_MASK, MASK(6,10)},
	{"FSKDT_ERRTH_HILMT_SHIFT", FSKDT_ERRTH_HILMT_SHIFT, SHIFT(6)},
	{"FSKDT_ERRTH_HILMT_VALUE", FSKDT_ERRTH_HILMT(1), SHIFT_VALUE(6)},
	{"FSKDT_DATA_DATA_MASK", FSKDT_DATA_DATA_MASK, MASK(0,11)},
	{"FSKDT_DATA_DATA_SHIFT", FSKDT_DATA_DATA_SHIFT, SHIFT(0)},
	{"FSKDT_DATA_DATA_VALUE", FSKDT_DATA_DATA(1), SHIFT_VALUE(0)},
	{"FSKDT_DATA_BM_MASK", FSKDT_DATA_BM_MASK, MASK(13,1)},
	{"FSKDT_DATA_BM_SHIFT", FSKDT_DATA_BM_SHIFT, SHIFT(13)},
	{"FSKDT_DATA_WBNBIE_MASK", FSKDT_DATA_WBNBIE_MASK, MASK(14,1)},
	{"FSKDT_DATA_WBNBIE_SHIFT", FSKDT_DATA_WBNBIE_SHIFT, SHIFT(14)},
	{"FSKDT_DATA_NBIE_MASK", FSKDT_DATA_NBIE_MASK, MASK(15,1)},
	{"FSKDT_DATA_NBIE_SHIFT", FSKDT_DATA_NBIE_SHIFT, SHIFT(15)},
	{"FSKDT_DSR_TCNTD_MASK", FSKDT_DSR_TCNTD_MASK, MASK(0,4)},
	{"FSKDT_DSR_TCNTD_SHIFT", FSKDT_DSR_TCNTD_SHIFT, SHIFT(0)},
	{"FSKDT_DSR_TCNTD_VALUE", FSKDT_DSR_TCNTD(1), SHIFT_VALUE(0)},
	{"FSKDT_DSR_WBNF_MASK", FSKDT_DSR_WBNF_MASK, MASK(14,1)},
	{"FSKDT_DSR_WBNF_SHIFT", FSKDT_DSR_WBNF_SHIFT, SHIFT(14)},
	{"FSKDT_DSR_NBF_MASK", FSKDT_DSR_NBF_MASK, MASK(15,1)},
	{"FSKDT_DSR_NBF_SHIFT", FSKDT_DSR_NBF_SHIFT, SHIFT(15)},
	{"ADC_TIM_PRS_MASK", ADC_TIM_PRS_MASK, MASK(0,7)},
	{"ADC_TIM_PRS_SHIFT", ADC_TIM_PRS_SHIFT, SHIFT(0)},
	{"ADC_TIM_PRS_VALUE", ADC_TIM_PRS(1), SHIFT_VALUE(0)},
	{"ADC_STS_READY_MASK", ADC_STS_READY_MASK, MASK(3,1)},
	{"ADC_STS_READY_SHIFT", ADC_STS_READY_SHIFT, SHIFT(3)},
	{"ADC_STS_RVL_SEL_MASK", ADC_STS_RVL_SEL_MASK, MASK(6,1)},
	{"ADC_STS_RVL_SEL_SHIFT", ADC_STS_RVL_SEL_SHIFT, SHIFT(6)},
	{"ADC_STS_CSL_SEL_MASK", ADC_STS_CSL_SEL_MASK, MASK(7,1)},
	{"ADC_STS_CSL_SEL_SHIFT", ADC_STS_CSL_SEL_SHIFT, SHIFT(7)},
	{"ADC_CTL1_AUT_RSTA_MASK", ADC_CTL1_AUT_RSTA_MASK, MASK(4,1)},
	{"ADC_CTL1_AUT_RSTA_SHIFT", ADC_CTL1_AUT_RSTA_SHIFT, SHIFT(4)},
	{"ADC_CTL1_SMOD_ACC_MASK", ADC_CTL1_SMOD_ACC_MASK, MASK(5,1)},
	{"ADC_CTL1_SMOD_ACC_SHIFT", ADC_CTL1_SMOD_ACC_SHIFT, SHIFT(5)},
	{"ADC_CTL1_RVL_BMOD_MASK", ADC_CTL1_RVL_BMOD_MASK, MASK(6,1)},
	{"ADC_CTL1_RVL_BMOD_SHIFT", ADC_CTL1_RVL_BMOD_SHIFT, SHIFT(6)},
	{"ADC_CTL1_CSL_BMOD_MASK", ADC_CTL1_CSL_BMOD_MASK, MASK(7,1)},
	{"ADC_CTL1_CSL_BMOD_SHIFT", ADC_CTL1_CSL_BMOD_SHIFT, SHIFT(7)},
	{"ADC_CTL0_MOD_CFG_MASK", ADC_CTL0_MOD_CFG_MASK, MASK(0,1)},
	{"ADC_CTL0_MOD_CFG_SHIFT", ADC_CTL0_MOD_CFG_SHIFT, SHIFT(0)},
	{"ADC_CTL0_STR_SEQA_MASK", ADC_CTL0_STR_SEQA_MASK, MASK(1,1)},
	{"ADC_CTL0_STR_SEQA_SHIFT", ADC_CTL0_STR_SEQA_SHIFT, SHIFT(1)},
	{"ADC_CTL0_ACC_CFG_MASK", ADC_CTL0_ACC_CFG_MASK, MASK(2,2)},
	{"ADC_CTL0_ACC_CFG_SHIFT", ADC_CTL0_ACC_CFG_SHIFT, SHIFT(2)},
	{"ADC_CTL0_ACC_CFG_VALUE", ADC_CTL0_ACC_CFG(1), SHIFT_VALUE(2)},
	{"ADC_CTL0_SWAI_MASK", ADC_CTL0_SWAI_MASK, MASK(4,1)},
	{"ADC_CTL0_SWAI_SHIFT", ADC_CTL0_SWAI_SHIFT, SHIFT(4)},
	{"ADC_CTL0_FRZ_MOD_MASK", ADC_CTL0_FRZ_MOD_MASK, MASK(5,1)},
	{"ADC_CTL0_FRZ_MOD_SHIFT", ADC_CTL0_FRZ_MOD_SHIFT, SHIFT(5)},
	{"ADC_CTL0_ADC_SR_MASK", ADC_CTL0_ADC_SR_MASK, MASK(6,1)},
	{"ADC_CTL0_ADC_SR_SHIFT", ADC_CTL0_ADC_SR_SHIFT, SHIFT(6)},
	{"ADC_CTL0_ADC_EN_MASK", ADC_CTL0_ADC_EN_MASK, MASK(7,1)},
	{"ADC_CTL0_ADC_EN_SHIFT", ADC_CTL0_ADC_EN_SHIFT, SHIFT(7)},
	{"ADC_IE_CONIF_OIE_MASK", ADC_IE_CONIF_OIE_MASK, MASK(6,1)},
	{"ADC_IE_CONIF_OIE_SHIFT", ADC_IE_CONIF_OIE_SHIFT, SHIFT(6)},
	{"ADC_IE_SEQAD_IE_MASK", ADC_IE_SEQAD_IE_MASK, MASK(7,1)},
	{"ADC_IE_SEQAD_IE_SHIFT", ADC_IE_SEQAD_IE_SHIFT, SHIFT(7)},
	{"ADC_EIE_RA_EIE_MASK", ADC_EIE_RA_EIE_MASK, MASK(0,1)},
	{"ADC_EIE_RA_EIE_SHIFT", ADC_EIE_RA_EIE_SHIFT, SHIFT(0)},
	{"ADC_EIE_LDOK_EIE_MASK", ADC_EIE_LDOK_EIE_MASK, MASK(1,1)},
	{"ADC_EIE_LDOK_EIE_SHIFT", ADC_EIE_LDOK_EIE_SHIFT, SHIFT(1)},
	{"ADC_EIE_RSTAR_EIE_MASK", ADC_EIE_RSTAR_EIE_MASK, MASK(2,1)},
	{"ADC_EIE_RSTAR_EIE_SHIFT", ADC_EIE_RSTAR_EIE_SHIFT, SHIFT(2)},
	{"ADC_EIE_TRIG_EIE_MASK", ADC_EIE_TRIG_EIE_MASK, MASK(3,1)},
	{"ADC_EIE_TRIG_EIE_SHIFT", ADC_EIE_TRIG_EIE_SHIFT, SHIFT(3)},
	{"ADC_EIE_EOL_EIE_MASK", ADC_EIE_EOL_EIE_MASK, MASK(5,1)},
	{"ADC_EIE_EOL_EIE_SHIFT", ADC_EIE_EOL_EIE_SHIFT, SHIFT(5)},
	{"ADC_EIE_CMD_EIE_MASK", ADC_EIE_CMD_EIE_MASK, MASK(6,1)},
	{"ADC_EIE_CMD_EIE_SHIFT", ADC_EIE_CMD_EIE_SHIFT, SHIFT(6)},
	{"ADC_EIE_WA_EIE_MASK", ADC_EIE_WA_EIE_MASK, MASK(7,1)},
	{"ADC_EIE_WA_EIE_SHIFT", ADC_EIE_WA_EIE_SHIFT, SHIFT(7)},
	{"ADC_FLWCTL_LDOK_MASK", ADC_FLWCTL_LDOK_MASK, MASK(4,1)},
	{"ADC_FLWCTL_LDOK_SHIFT", ADC_FLWCTL_LDOK_SHIFT, SHIFT(4)},
	{"ADC_FLWCTL_RSTA_MASK", ADC_FLWCTL_RSTA_MASK, MASK(5,1)},
	{"ADC_FLWCTL_RSTA_SHIFT", ADC_FLWCTL_RSTA_SHIFT, SHIFT(5)},
	{"ADC_FLWCTL_TRIG_MASK", ADC_FLWCTL_TRIG_MASK, MASK(6,1)},
	{"ADC_FLWCTL_TRIG_SHIFT", ADC_FLWCTL_TRIG_SHIFT, SHIFT(6)},
	{"ADC_FLWCTL_SEQA_MASK", ADC_FLWCTL_SEQA_MASK, MASK(7,1)},
	{"ADC_FLWCTL_SEQA_SHIFT", ADC_FLWCTL_SEQA_SHIFT, SHIFT(7)},
	{"ADC_FMT_SRES_MASK", ADC_FMT_SRES_MASK, MASK(0,3)},
	{"ADC_FMT_SRES_SHIFT", ADC_FMT_SRES_SHIFT, SHIFT(0)},
	{"ADC_FMT_SRES_VALUE", ADC_FMT_SRES(1), SHIFT_VALUE(0)},
	{"ADC_FMT_DJM_MASK", ADC_FMT_DJM_MASK, MASK(7,1)},
	{"ADC_FMT_DJM_SHIFT", ADC_FMT_DJM_SHIFT, SHIFT(7)},
	{"ADC_CONIE1_EOL_IE_MASK", ADC_CONIE1_EOL_IE_MASK, MASK(0,1)},
	{"ADC_CONIE1_EOL_IE_SHIFT", ADC_CONIE1_EOL_IE_SHIFT, SHIFT(0)},
	{"ADC_CONIE1_CON_IE_MASK", ADC_CONIE1_CON_IE_MASK, MASK(1,7)},
	{"ADC_CONIE1_CON_IE_SHIFT", ADC_CONIE1_CON_IE_SHIFT, SHIFT(1)},
	{"ADC_CONIE1_CON_IE_VALUE", ADC_CONIE1_CON_IE(1), SHIFT_VALUE(1)},
	{"ADC_CONIE0_CON_IE_MASK", ADC_CONIE0_CON_IE_MASK, MASK(0,8)},
	{"ADC_CONIE0_CON_IE_SHIFT", ADC_CONIE0_CON_IE_SHIFT, SHIFT(0)},
	{"ADC_CONIE0_CON_IE_VALUE", ADC_CONIE0_CON_IE(1), SHIFT_VALUE(0)},
	{"ADC_IF_CONIF_OIF_MASK", ADC_IF_CONIF_OIF_MASK, MASK(6,1)},
	{"ADC_IF_CONIF_OIF_SHIFT", ADC_IF_CONIF_OIF_SHIFT, SHIFT(6)},
	{"ADC_IF_SEQAD_IF_MASK", ADC_IF_SEQAD_IF_MASK, MASK(7,1)},
	{"ADC_IF_SEQAD_IF_SHIFT", ADC_IF_SEQAD_IF_SHIFT, SHIFT(7)},
	{"ADC_EIF_RA_EIF_MASK", ADC_EIF_RA_EIF_MASK, MASK(0,1)},
	{"ADC_EIF_RA_EIF_SHIFT", ADC_EIF_RA_EIF_SHIFT, SHIFT(0)},
	{"ADC_EIF_LDOK_EIF_MASK", ADC_EIF_LDOK_EIF_MASK, MASK(1,1)},
	{"ADC_EIF_LDOK_EIF_SHIFT", ADC_EIF_LDOK_EIF_SHIFT, SHIFT(1)},
	{"ADC_EIF_RSTAR_EIF_MASK", ADC_EIF_RSTAR_EIF_MASK, MASK(2,1)},
	{"ADC_EIF_RSTAR_EIF_SHIFT", ADC_EIF_RSTAR_EIF_SHIFT, SHIFT(2)},
	{"ADC_EIF_TRIG_EIF_MASK", ADC_EIF_TRIG_EIF_MASK, MASK(3,1)},
	{"ADC_EIF_TRIG_EIF_SHIFT", ADC_EIF_TRIG_EIF_SHIFT, SHIFT(3)},
	{"ADC_EIF_EOL_EIF_MASK", ADC_EIF_EOL_EIF_MASK, MASK(5,1)},
	{"ADC_EIF_EOL_EIF_SHIFT", ADC_EIF_EOL_EIF_SHIFT, SHIFT(5)},
	{"ADC_EIF_CMD_EIF_MASK", ADC_EIF_CMD_EIF_MASK, MASK(6,1)},
	{"ADC_EIF_CMD_EIF_SHIFT", ADC_EIF_CMD_EIF_SHIFT, SHIFT(6)},
	{"ADC_EIF_WA_EIF_MASK", ADC_EIF_WA_EIF_MASK, MASK(7,1)},
	{"ADC_EIF_WA_EIF_SHIFT", ADC_EIF_WA_EIF_SHIFT, SHIFT(7)},
	{"ADC_IMDRI1_RIDX_IMD_MASK", ADC_IMDRI1_RIDX_IMD_MASK, MASK(0,6)},
	{"ADC_IMDRI1_RIDX_IMD_SHIFT", ADC_IMDRI1_RIDX_IMD_SHIFT, SHIFT(0)},
	{"ADC_IMDRI1_RIDX_IMD_VALUE", ADC_IMDRI1_RIDX_IMD(1), SHIFT_VALUE(0)},
	{"ADC_IMDRI0_RVL_IMD_MASK", ADC_IMDRI0_RVL_IMD_MASK, MASK(6,1)},
	{"ADC_IMDRI0_RVL_IMD_SHIFT", ADC_IMDRI0_RVL_IMD_SHIFT, SHIFT(6)},
	{"ADC_IMDRI0_CSL_IMD_MASK", ADC_IMDRI0_CSL_IMD_MASK, MASK(7,1)},
	{"ADC_IMDRI0_CSL_IMD_SHIFT", ADC_IMDRI0_CSL_IMD_SHIFT, SHIFT(7)},
	{"ADC_CONIF1_EOL_IF_MASK", ADC_CONIF1_EOL_IF_MASK, MASK(0,1)},
	{"ADC_CONIF1_EOL_IF_SHIFT", ADC_CONIF1_EOL_IF_SHIFT, SHIFT(0)},
	{"ADC_CONIF1_CON_IF_MASK", ADC_CONIF1_CON_IF_MASK, MASK(1,7)},
	{"ADC_CONIF1_CON_IF_SHIFT", ADC_CONIF1_CON_IF_SHIFT, SHIFT(1)},
	{"ADC_CONIF1_CON_IF_VALUE", ADC_CONIF1_CON_IF(1), SHIFT_VALUE(1)},
	{"ADC_CONIF0_CON_IF_MASK", ADC_CONIF0_CON_IF_MASK, MASK(0,8)},
	{"ADC_CONIF0_CON_IF_SHIFT", ADC_CONIF0_CON_IF_SHIFT, SHIFT(0)},
	{"ADC_CONIF0_CON_IF_VALUE", ADC_CONIF0_CON_IF(1), SHIFT_VALUE(0)},
	{"ADC_EOLRI_RVL_EOL_MASK", ADC_EOLRI_RVL_EOL_MASK, MASK(6,1)},
	{"ADC_EOLRI_RVL_EOL_SHIFT", ADC_EOLRI_RVL_EOL_SHIFT, SHIFT(6)},
	{"ADC_EOLRI_CSL_EOL_MASK", ADC_EOLRI_CSL_EOL_MASK, MASK(7,1)},
	{"ADC_EOLRI_CSL_EOL_SHIFT", ADC_EOLRI_CSL_EOL_SHIFT, SHIFT(7)},
	{"ADC_CMD2_SMP_MASK", ADC_CMD2_SMP_MASK, MASK(3,5)},
	{"ADC_CMD2_SMP_SHIFT", ADC_CMD2_SMP_SHIFT, SHIFT(3)},
	{"ADC_CMD2_SMP_VALUE", ADC_CMD2_SMP(1), SHIFT_VALUE(3)},
	{"ADC_CMD1_CH_SEL_MASK", ADC_CMD1_CH_SEL_MASK, MASK(0,6)},
	{"ADC_CMD1_CH_SEL_SHIFT", ADC_CMD1_CH_SEL_SHIFT, SHIFT(0)},
	{"ADC_CMD1_CH_SEL_VALUE", ADC_CMD1_CH_SEL(1), SHIFT_VALUE(0)},
	{"ADC_CMD1_INTFLG_SEL_MASK", ADC_CMD1_INTFLG_SEL_MASK, MASK(6,1)},
	{"ADC_CMD1_INTFLG_SEL_SHIFT", ADC_CMD1_INTFLG_SEL_SHIFT, SHIFT(6)},
	{"ADC_CMD1_VRH_SEL_MASK", ADC_CMD1_VRH_SEL_MASK, MASK(7,1)},
	{"ADC_CMD1_VRH_SEL_SHIFT", ADC_CMD1_VRH_SEL_SHIFT, SHIFT(7)},
	{"ADC_CMD0_INTFLG_SEL_MASK", ADC_CMD0_INTFLG_SEL_MASK, MASK(0,4)},
	{"ADC_CMD0_INTFLG_SEL_SHIFT", ADC_CMD0_INTFLG_SEL_SHIFT, SHIFT(0)},
	{"ADC_CMD0_INTFLG_SEL_VALUE", ADC_CMD0_INTFLG_SEL(1), SHIFT_VALUE(0)},
	{"ADC_CMD0_CMD_SEL_MASK", ADC_CMD0_CMD_SEL_MASK, MASK(6,2)},
	{"ADC_CMD0_CMD_SEL_SHIFT", ADC_CMD0_CMD_SEL_SHIFT, SHIFT(6)},
	{"ADC_CMD0_CMD_SEL_VALUE", ADC_CMD0_CMD_SEL(1), SHIFT_VALUE(6)},
	{"ADC_CBP2_CMD_PTR_MASK", ADC_CBP2_CMD_PTR_MASK, MASK(2,6)},
	{"ADC_CBP2_CMD_PTR_SHIFT", ADC_CBP2_CMD_PTR_SHIFT, SHIFT(2)},
	{"ADC_CBP2_CMD_PTR_VALUE", ADC_CBP2_CMD_PTR(1), SHIFT_VALUE(2)},
	{"ADC_CBP1_CMD_PTR_MASK", ADC_CBP1_CMD_PTR_MASK, MASK(0,8)},
	{"ADC_CBP1_CMD_PTR_SHIFT", ADC_CBP1_CMD_PTR_SHIFT, SHIFT(0)},
	{"ADC_CBP1_CMD_PTR_VALUE", ADC_CBP1_CMD_PTR(1), SHIFT_VALUE(0)},
	{"ADC_CBP0_CMD_PTR_MASK", ADC_CBP0_CMD_PTR_MASK, MASK(7,1)},
	{"ADC_CBP0_CMD_PTR_SHIFT", ADC_CBP0_CMD_PTR_SHIFT, SHIFT(7)},
	{"ADC_CIDX_CMD_IDX_MASK", ADC_CIDX_CMD_IDX_MASK, MASK(0,6)},
	{"ADC_CIDX_CMD_IDX_SHIFT", ADC_CIDX_CMD_IDX_SHIFT, SHIFT(0)},
	{"ADC_CIDX_CMD_IDX_VALUE", ADC_CIDX_CMD_IDX(1), SHIFT_VALUE(0)},
	{"ADC_RBP2_RES_PTR_MASK", ADC_RBP2_RES_PTR_MASK, MASK(2,6)},
	{"ADC_RBP2_RES_PTR_SHIFT", ADC_RBP2_RES_PTR_SHIFT, SHIFT(2)},
	{"ADC_RBP2_RES_PTR_VALUE", ADC_RBP2_RES_PTR(1), SHIFT_VALUE(2)},
	{"ADC_RBP1_RES_PTR_MASK", ADC_RBP1_RES_PTR_MASK, MASK(0,8)},
	{"ADC_RBP1_RES_PTR_SHIFT", ADC_RBP1_RES_PTR_SHIFT, SHIFT(0)},
	{"ADC_RBP1_RES_PTR_VALUE", ADC_RBP1_RES_PTR(1), SHIFT_VALUE(0)},
	{"ADC_RIDX_RES_IDX_MASK", ADC_RIDX_RES_IDX_MASK, MASK(0,6)},
	{"ADC_RIDX_RES_IDX_SHIFT", ADC_RIDX_RES_IDX_SHIFT, SHIFT(0)},
	{"ADC_RIDX_RES_IDX_VALUE", ADC_RIDX_RES_IDX(1), SHIFT_VALUE(0)},
	{"ADC_CROFF1_CMDRES_OFF1_MASK", ADC_CROFF1_CMDRES_OFF1_MASK, MASK(0,7)},
	{"ADC_CROFF1_CMDRES_OFF1_SHIFT", ADC_CROFF1_CMDRES_OFF1_SHIFT, SHIFT(0)},
	{"ADC_CROFF1_CMDRES_OFF1_VALUE", ADC_CROFF1_CMDRES_OFF1(1), SHIFT_VALUE(0)},
	{"ADC_CROFF0_CMDRES_OFF0_MASK", ADC_CROFF0_CMDRES_OFF0_MASK, MASK(0,7)},
	{"ADC_CROFF0_CMDRES_OFF0_SHIFT", ADC_CROFF0_CMDRES_OFF0_SHIFT, SHIFT(0)},
	{"ADC_CROFF0_CMDRES_OFF0_VALUE", ADC_CROFF0_CMDRES_OFF0(1), SHIFT_VALUE(0)},
	{"RTC_SC_RTCO_MASK", RTC_SC_RTCO_MASK, MASK(4,1)},
	{"RTC_SC_RTCO_SHIFT", RTC_SC_RTCO_SHIFT, SHIFT(4)},
	{"RTC_SC_RTIE_MASK", RTC_SC_RTIE_MASK, MASK(6,1)},
	{"RTC_SC_RTIE_SHIFT", RTC_SC_RTIE_SHIFT, SHIFT(6)},
	{"RTC_SC_RTIF_MASK", RTC_SC_RTIF_MASK, MASK(7,1)},
	{"RTC_SC_RTIF_SHIFT", RTC_SC_RTIF_SHIFT, SHIFT(7)},
	{"RTC_SC_RTCPS_MASK", RTC_SC_RTCPS_MASK, MASK(8,3)},
	{"RTC_SC_RTCPS_SHIFT", RTC_SC_RTCPS_SHIFT, SHIFT(8)},
	{"RTC_SC_RTCPS_VALUE", RTC_SC_RTCPS(1), SHIFT_VALUE(8)},
	{"RTC_SC_RTCLKS_MASK", RTC_SC_RTCLKS_MASK, MASK(14,2)},
	{"RTC_SC_RTCLKS_SHIFT", RTC_SC_RTCLKS_SHIFT, SHIFT(14)},
	{"RTC_SC_RTCLKS_VALUE", RTC_SC_RTCLKS(1), SHIFT_VALUE(14)},
	{"RTC_MOD_MOD_MASK", RTC_MOD_MOD_MASK, MASK(0,16)},
	{"RTC_MOD_MOD_SHIFT", RTC_MOD_MOD_SHIFT, SHIFT(0)},
	{"RTC_MOD_MOD_VALUE", RTC_MOD_MOD(1), SHIFT_VALUE(0)},
	{"RTC_CNT_CNT_MASK", RTC_CNT_CNT_MASK, MASK(0,16)},
	{"RTC_CNT_CNT_SHIFT", RTC_CNT_CNT_SHIFT, SHIFT(0)},
	{"RTC_CNT_CNT_VALUE", RTC_CNT_CNT(1), SHIFT_VALUE(0)},
	{"SIM_SRSID_PIN_MASK", SIM_SRSID_PIN_MASK, MASK(6,1)},
	{"SIM_SRSID_PIN_SHIFT", SIM_SRSID_PIN_SHIFT, SHIFT(6)},
	{"SIM_SRSID_POR_MASK", SIM_SRSID_POR_MASK, MASK(7,1)},
	{"SIM_SRSID_POR_SHIFT", SIM_SRSID_POR_SHIFT, SHIFT(7)},
	{"SIM_SRSID_LVD_MASK", SIM_SRSID_LVD_MASK, MASK(1,1)},
	{"SIM_SRSID_LVD_SHIFT", SIM_SRSID_LVD_SHIFT, SHIFT(1)},
	{"SIM_SRSID_LOC_MASK", SIM_SRSID_LOC_MASK, MASK(2,1)},
	{"SIM_SRSID_LOC_SHIFT", SIM_SRSID_LOC_SHIFT, SHIFT(2)},
	{"SIM_SRSID_WDOG_MASK", SIM_SRSID_WDOG_MASK, MASK(5,1)},
	{"SIM_SRSID_WDOG_SHIFT", SIM_SRSID_WDOG_SHIFT, SHIFT(5)},
	{"SIM_SRSID_LOCKUP_MASK", SIM_SRSID_LOCKUP_MASK, MASK(9,1)},
	{"SIM_SRSID_LOCKUP_SHIFT", SIM_SRSID_LOCKUP_SHIFT, SHIFT(9)},
	{"SIM_SRSID_SW_MASK", SIM_SRSID_SW_MASK, MASK(10,1)},
	{"SIM_SRSID_SW_SHIFT", SIM_SRSID_SW_SHIFT, SHIFT(10)},
	{"SIM_SRSID_MDMAP_MASK", SIM_SRSID_MDMAP_MASK, MASK(11,1)},
	{"SIM_SRSID_MDMAP_SHIFT", SIM_SRSID_MDMAP_SHIFT, SHIFT(11)},
	{"SIM_SRSID_SACKERR_MASK", SIM_SRSID_SACKERR_MASK, MASK(13,1)},
	{"SIM_SRSID_SACKERR_SHIFT", SIM_SRSID_SACKERR_SHIFT, SHIFT(13)},
	{"SIM_SRSID_SUBFAMID_MASK", SIM_SRSID_SUBFAMID_MASK, MASK(24,4)},
	{"SIM_SRSID_SUBFAMID_SHIFT", SIM_SRSID_SUBFAMID_SHIFT, SHIFT(24)},
	{"SIM_SRSID_SUBFAMID_VALUE", SIM_SRSID_SUBFAMID(1), SHIFT_VALUE(24)},
	{"SIM_SRSID_FAMID_MASK", SIM_SRSID_FAMID_MASK, MASK(28,4)},
	{"SIM_SRSID_FAMID_SHIFT", SIM_SRSID_FAMID_SHIFT, SHIFT(28)},
	{"SIM_SRSID_FAMID_VALUE", SIM_SRSID_FAMID(1), SHIFT_VALUE(28)},
	{"SIM_SOPT0_NMIE_MASK", SIM_SOPT0_NMIE_MASK, MASK(1,1)},
	{"SIM_SOPT0_NMIE_SHIFT", SIM_SOPT0_NMIE_SHIFT, SHIFT(1)},
	{"SIM_SOPT0_RSTPE_MASK", SIM_SOPT0_RSTPE_MASK, MASK(2,1)},
	{"SIM_SOPT0_RSTPE_SHIFT", SIM_SOPT0_RSTPE_SHIFT, SHIFT(2)},
	{"SIM_SOPT0_SWDE_MASK", SIM_SOPT0_SWDE_MASK, MASK(3,1)},
	{"SIM_SOPT0_SWDE_SHIFT", SIM_SOPT0_SWDE_SHIFT, SHIFT(3)},
	{"SIM_SOPT0_FTM0CHEN_MASK", SIM_SOPT0_FTM0CHEN_MASK, MASK(8,2)},
	{"SIM_SOPT0_FTM0CHEN_SHIFT", SIM_SOPT0_FTM0CHEN_SHIFT, SHIFT(8)},
	{"SIM_SOPT0_FTM0CHEN_VALUE", SIM_SOPT0_FTM0CHEN(1), SHIFT_VALUE(8)},
	{"SIM_SOPT0_FTM1CHEN_MASK", SIM_SOPT0_FTM1CHEN_MASK, MASK(10,2)},
	{"SIM_SOPT0_FTM1CHEN_SHIFT", SIM_SOPT0_FTM1CHEN_SHIFT, SHIFT(10)},
	{"SIM_SOPT0_FTM1CHEN_VALUE", SIM_SOPT0_FTM1CHEN(1), SHIFT_VALUE(10)},
	{"SIM_SOPT0_UARTRXEN_MASK", SIM_SOPT0_UARTRXEN_MASK, MASK(12,1)},
	{"SIM_SOPT0_UARTRXEN_SHIFT", SIM_SOPT0_UARTRXEN_SHIFT, SHIFT(12)},
	{"SIM_SOPT0_UARTTXEN_MASK", SIM_SOPT0_UARTTXEN_MASK, MASK(13,1)},
	{"SIM_SOPT0_UARTTXEN_SHIFT", SIM_SOPT0_UARTTXEN_SHIFT, SHIFT(13)},
	{"SIM_SOPT0_SBARIN0EN_MASK", SIM_SOPT0_SBARIN0EN_MASK, MASK(14,1)},
	{"SIM_SOPT0_SBARIN0EN_SHIFT", SIM_SOPT0_SBARIN0EN_SHIFT, SHIFT(14)},
	{"SIM_SOPT0_SBARIN1EN_MASK", SIM_SOPT0_SBARIN1EN_MASK, MASK(15,1)},
	{"SIM_SOPT0_SBARIN1EN_SHIFT", SIM_SOPT0_SBARIN1EN_SHIFT, SHIFT(15)},
	{"SIM_SOPT0_BUSREF_MASK", SIM_SOPT0_BUSREF_MASK, MASK(16,3)},
	{"SIM_SOPT0_BUSREF_SHIFT", SIM_SOPT0_BUSREF_SHIFT, SHIFT(16)},
	{"SIM_SOPT0_BUSREF_VALUE", SIM_SOPT0_BUSREF(1), SHIFT_VALUE(16)},
	{"SIM_SOPT0_CLKOE_MASK", SIM_SOPT0_CLKOE_MASK, MASK(19,1)},
	{"SIM_SOPT0_CLKOE_SHIFT", SIM_SOPT0_CLKOE_SHIFT, SHIFT(19)},
	{"SIM_SOPT0_DLYACT_MASK", SIM_SOPT0_DLYACT_MASK, MASK(23,1)},
	{"SIM_SOPT0_DLYACT_SHIFT", SIM_SOPT0_DLYACT_SHIFT, SHIFT(23)},
	{"SIM_SOPT0_DELAY_MASK", SIM_SOPT0_DELAY_MASK, MASK(24,8)},
	{"SIM_SOPT0_DELAY_SHIFT", SIM_SOPT0_DELAY_SHIFT, SHIFT(24)},
	{"SIM_SOPT0_DELAY_VALUE", SIM_SOPT0_DELAY(1), SHIFT_VALUE(24)},
	{"SIM_TBARCFG0_ADCTRIG_MASK", SIM_TBARCFG0_ADCTRIG_MASK, MASK(0,4)},
	{"SIM_TBARCFG0_ADCTRIG_SHIFT", SIM_TBARCFG0_ADCTRIG_SHIFT, SHIFT(0)},
	{"SIM_TBARCFG0_ADCTRIG_VALUE", SIM_TBARCFG0_ADCTRIG(1), SHIFT_VALUE(0)},
	{"SIM_TBARCFG0_ADCRESTART_MASK", SIM_TBARCFG0_ADCRESTART_MASK, MASK(4,4)},
	{"SIM_TBARCFG0_ADCRESTART_SHIFT", SIM_TBARCFG0_ADCRESTART_SHIFT, SHIFT(4)},
	{"SIM_TBARCFG0_ADCRESTART_VALUE", SIM_TBARCFG0_ADCRESTART(1), SHIFT_VALUE(4)},
	{"SIM_TBARCFG0_ADCABORT_MASK", SIM_TBARCFG0_ADCABORT_MASK, MASK(8,4)},
	{"SIM_TBARCFG0_ADCABORT_SHIFT", SIM_TBARCFG0_ADCABORT_SHIFT, SHIFT(8)},
	{"SIM_TBARCFG0_ADCABORT_VALUE", SIM_TBARCFG0_ADCABORT(1), SHIFT_VALUE(8)},
	{"SIM_TBARCFG0_ADCLOADOK_MASK", SIM_TBARCFG0_ADCLOADOK_MASK, MASK(12,4)},
	{"SIM_TBARCFG0_ADCLOADOK_SHIFT", SIM_TBARCFG0_ADCLOADOK_SHIFT, SHIFT(12)},
	{"SIM_TBARCFG0_ADCLOADOK_VALUE", SIM_TBARCFG0_ADCLOADOK(1), SHIFT_VALUE(12)},
	{"SIM_TBARCFG0_CNCEXCLAMP_MASK", SIM_TBARCFG0_CNCEXCLAMP_MASK, MASK(16,4)},
	{"SIM_TBARCFG0_CNCEXCLAMP_SHIFT", SIM_TBARCFG0_CNCEXCLAMP_SHIFT, SHIFT(16)},
	{"SIM_TBARCFG0_CNCEXCLAMP_VALUE", SIM_TBARCFG0_CNCEXCLAMP(1), SHIFT_VALUE(16)},
	{"SIM_TBARCFG0_LDOSHUTDOWN0_MASK", SIM_TBARCFG0_LDOSHUTDOWN0_MASK, MASK(20,4)},
	{"SIM_TBARCFG0_LDOSHUTDOWN0_SHIFT", SIM_TBARCFG0_LDOSHUTDOWN0_SHIFT, SHIFT(20)},
	{"SIM_TBARCFG0_LDOSHUTDOWN0_VALUE", SIM_TBARCFG0_LDOSHUTDOWN0(1), SHIFT_VALUE(20)},
	{"SIM_TBARCFG0_LDOSHUTDOWN1_MASK", SIM_TBARCFG0_LDOSHUTDOWN1_MASK, MASK(24,4)},
	{"SIM_TBARCFG0_LDOSHUTDOWN1_SHIFT", SIM_TBARCFG0_LDOSHUTDOWN1_SHIFT, SHIFT(24)},
	{"SIM_TBARCFG0_LDOSHUTDOWN1_VALUE", SIM_TBARCFG0_LDOSHUTDOWN1(1), SHIFT_VALUE(24)},
	{"SIM_TBARCFG0_LDOSHUTDOWN2_MASK", SIM_TBARCFG0_LDOSHUTDOWN2_MASK, MASK(28,4)},
	{"SIM_TBARCFG0_LDOSHUTDOWN2_SHIFT", SIM_TBARCFG0_LDOSHUTDOWN2_SHIFT, SHIFT(28)},
	{"SIM_TBARCFG0_LDOSHUTDOWN2_VALUE", SIM_TBARCFG0_LDOSHUTDOWN2(1), SHIFT_VALUE(28)},
	{"SIM_TBARCFG1_TBAROUT_MASK", SIM_TBARCFG1_TBAROUT_MASK, MASK(0,4)},
	{"SIM_TBARCFG1_TBAROUT_SHIFT", SIM_TBARCFG1_TBAROUT_SHIFT, SHIFT(0)},
	{"SIM_TBARCFG1_TBAROUT_VALUE", SIM_TBARCFG1_TBAROUT(1), SHIFT_VALUE(0)},
	{"SIM_SBARCFG_FSKDTIN_MASK", SIM_SBARCFG_FSKDTIN_MASK, MASK(0,4)},
	{"SIM_SBARCFG_FSKDTIN_SHIFT", SIM_SBARCFG_FSKDTIN_SHIFT, SHIFT(0)},
	{"SIM_SBARCFG_FSKDTIN_VALUE", SIM_SBARCFG_FSKDTIN(1), SHIFT_VALUE(0)},
	{"SIM_SBARCFG_IRQ_MASK", SIM_SBARCFG_IRQ_MASK, MASK(4,4)},
	{"SIM_SBARCFG_IRQ_SHIFT", SIM_SBARCFG_IRQ_SHIFT, SHIFT(4)},
	{"SIM_SBARCFG_IRQ_VALUE", SIM_SBARCFG_IRQ(1), SHIFT_VALUE(4)},
	{"SIM_SBARCFG_FTM1CH0IN_MASK", SIM_SBARCFG_FTM1CH0IN_MASK, MASK(8,4)},
	{"SIM_SBARCFG_FTM1CH0IN_SHIFT", SIM_SBARCFG_FTM1CH0IN_SHIFT, SHIFT(8)},
	{"SIM_SBARCFG_FTM1CH0IN_VALUE", SIM_SBARCFG_FTM1CH0IN(1), SHIFT_VALUE(8)},
	{"SIM_SBARCFG_FTM1CH1IN_MASK", SIM_SBARCFG_FTM1CH1IN_MASK, MASK(12,4)},
	{"SIM_SBARCFG_FTM1CH1IN_SHIFT", SIM_SBARCFG_FTM1CH1IN_SHIFT, SHIFT(12)},
	{"SIM_SBARCFG_FTM1CH1IN_VALUE", SIM_SBARCFG_FTM1CH1IN(1), SHIFT_VALUE(12)},
	{"SIM_SBARCFG_UARTRX_MASK", SIM_SBARCFG_UARTRX_MASK, MASK(16,4)},
	{"SIM_SBARCFG_UARTRX_SHIFT", SIM_SBARCFG_UARTRX_SHIFT, SHIFT(16)},
	{"SIM_SBARCFG_UARTRX_VALUE", SIM_SBARCFG_UARTRX(1), SHIFT_VALUE(16)},
	{"SIM_SBARCFG_SBAROUT0_MASK", SIM_SBARCFG_SBAROUT0_MASK, MASK(20,4)},
	{"SIM_SBARCFG_SBAROUT0_SHIFT", SIM_SBARCFG_SBAROUT0_SHIFT, SHIFT(20)},
	{"SIM_SBARCFG_SBAROUT0_VALUE", SIM_SBARCFG_SBAROUT0(1), SHIFT_VALUE(20)},
	{"SIM_SBARCFG_SBAROUT1_MASK", SIM_SBARCFG_SBAROUT1_MASK, MASK(24,4)},
	{"SIM_SBARCFG_SBAROUT1_SHIFT", SIM_SBARCFG_SBAROUT1_SHIFT, SHIFT(24)},
	{"SIM_SBARCFG_SBAROUT1_VALUE", SIM_SBARCFG_SBAROUT1(1), SHIFT_VALUE(24)},
	{"SIM_SBARCFG_SBAROUT2_MASK", SIM_SBARCFG_SBAROUT2_MASK, MASK(28,4)},
	{"SIM_SBARCFG_SBAROUT2_SHIFT", SIM_SBARCFG_SBAROUT2_SHIFT, SHIFT(28)},
	{"SIM_SBARCFG_SBAROUT2_VALUE", SIM_SBARCFG_SBAROUT2(1), SHIFT_VALUE(28)},
	{"SIM_XBARCFG_SBARDIV_MASK", SIM_XBARCFG_SBARDIV_MASK, MASK(0,4)},
	{"SIM_XBARCFG_SBARDIV_SHIFT", SIM_XBARCFG_SBARDIV_SHIFT, SHIFT(0)},
	{"SIM_XBARCFG_SBARDIV_VALUE", SIM_XBARCFG_SBARDIV(1), SHIFT_VALUE(0)},
	{"SIM_XBARCFG_TBARDIV_MASK", SIM_XBARCFG_TBARDIV_MASK, MASK(8,3)},
	{"SIM_XBARCFG_TBARDIV_SHIFT", SIM_XBARCFG_TBARDIV_SHIFT, SHIFT(8)},
	{"SIM_XBARCFG_TBARDIV_VALUE", SIM_XBARCFG_TBARDIV(1), SHIFT_VALUE(8)},
	{"SIM_XBARCFG_FILT0_MASK", SIM_XBARCFG_FILT0_MASK, MASK(12,4)},
	{"SIM_XBARCFG_FILT0_SHIFT", SIM_XBARCFG_FILT0_SHIFT, SHIFT(12)},
	{"SIM_XBARCFG_FILT0_VALUE", SIM_XBARCFG_FILT0(1), SHIFT_VALUE(12)},
	{"SIM_XBARCFG_FILT1_MASK", SIM_XBARCFG_FILT1_MASK, MASK(16,8)},
	{"SIM_XBARCFG_FILT1_SHIFT", SIM_XBARCFG_FILT1_SHIFT, SHIFT(16)},
	{"SIM_XBARCFG_FILT1_VALUE", SIM_XBARCFG_FILT1(1), SHIFT_VALUE(16)},
	{"SIM_XBARCFG_FSKCLKEN_MASK", SIM_XBARCFG_FSKCLKEN_MASK, MASK(31,1)},
	{"SIM_XBARCFG_FSKCLKEN_SHIFT", SIM_XBARCFG_FSKCLKEN_SHIFT, SHIFT(31)},
	{"SIM_SCGC_RTC_MASK", SIM_SCGC_RTC_MASK, MASK(0,1)},
	{"SIM_SCGC_RTC_SHIFT", SIM_SCGC_RTC_SHIFT, SHIFT(0)},
	{"SIM_SCGC_PIT_MASK", SIM_SCGC_PIT_MASK, MASK(1,1)},
	{"SIM_SCGC_PIT_SHIFT", SIM_SCGC_PIT_SHIFT, SHIFT(1)},
	{"SIM_SCGC_FSKDT_MASK", SIM_SCGC_FSKDT_MASK, MASK(4,1)},
	{"SIM_SCGC_FSKDT_SHIFT", SIM_SCGC_FSKDT_SHIFT, SHIFT(4)},
	{"SIM_SCGC_FTM0_MASK", SIM_SCGC_FTM0_MASK, MASK(5,1)},
	{"SIM_SCGC_FTM0_SHIFT", SIM_SCGC_FTM0_SHIFT, SHIFT(5)},
	{"SIM_SCGC_FTM1_MASK", SIM_SCGC_FTM1_MASK, MASK(6,1)},
	{"SIM_SCGC_FTM1_SHIFT", SIM_SCGC_FTM1_SHIFT, SHIFT(6)},
	{"SIM_SCGC_CNC_MASK", SIM_SCGC_CNC_MASK, MASK(8,1)},
	{"SIM_SCGC_CNC_SHIFT", SIM_SCGC_CNC_SHIFT, SHIFT(8)},
	{"SIM_SCGC_PGA_MASK", SIM_SCGC_PGA_MASK, MASK(9,1)},
	{"SIM_SCGC_PGA_SHIFT", SIM_SCGC_PGA_SHIFT, SHIFT(9)},
	{"SIM_SCGC_LDO_MASK", SIM_SCGC_LDO_MASK, MASK(10,1)},
	{"SIM_SCGC_LDO_SHIFT", SIM_SCGC_LDO_SHIFT, SHIFT(10)},
	{"SIM_SCGC_FLASH_MASK", SIM_SCGC_FLASH_MASK, MASK(12,1)},
	{"SIM_SCGC_FLASH_SHIFT", SIM_SCGC_FLASH_SHIFT, SHIFT(12)},
	{"SIM_SCGC_SWD_MASK", SIM_SCGC_SWD_MASK, MASK(13,1)},
	{"SIM_SCGC_SWD_SHIFT", SIM_SCGC_SWD_SHIFT, SHIFT(13)},
	{"SIM_SCGC_I2C0_MASK", SIM_SCGC_I2C0_MASK, MASK(16,1)},
	{"SIM_SCGC_I2C0_SHIFT", SIM_SCGC_I2C0_SHIFT, SHIFT(16)},
	{"SIM_SCGC_UART0_MASK", SIM_SCGC_UART0_MASK, MASK(20,1)},
	{"SIM_SCGC_UART0_SHIFT", SIM_SCGC_UART0_SHIFT, SHIFT(20)},
	{"SIM_SCGC_IRQ_MASK", SIM_SCGC_IRQ_MASK, MASK(27,1)},
	{"SIM_SCGC_IRQ_SHIFT", SIM_SCGC_IRQ_SHIFT, SHIFT(27)},
	{"SIM_SCGC_ADC_MASK", SIM_SCGC_ADC_MASK, MASK(29,1)},
	{"SIM_SCGC_ADC_SHIFT", SIM_SCGC_ADC_SHIFT, SHIFT(29)},
	{"SIM_SCGC_ACMP0_MASK", SIM_SCGC_ACMP0_MASK, MASK(30,1)},
	{"SIM_SCGC_ACMP0_SHIFT", SIM_SCGC_ACMP0_SHIFT, SHIFT(30)},
	{"SIM_RST_RTC_MASK", SIM_RST_RTC_MASK, MASK(0,1)},
	{"SIM_RST_RTC_SHIFT", SIM_RST_RTC_SHIFT, SHIFT(0)},
	{"SIM_RST_PIT_MASK", SIM_RST_PIT_MASK, MASK(1,1)},
	{"SIM_RST_PIT_SHIFT", SIM_RST_PIT_SHIFT, SHIFT(1)},
	{"SIM_RST_FSKDT_MASK", SIM_RST_FSKDT_MASK, MASK(4,1)},
	{"SIM_RST_FSKDT_SHIFT", SIM_RST_FSKDT_SHIFT, SHIFT(4)},
	{"SIM_RST_FTM0_MASK", SIM_RST_FTM0_MASK, MASK(5,1)},
	{"SIM_RST_FTM0_SHIFT", SIM_RST_FTM0_SHIFT, SHIFT(5)},
	{"SIM_RST_FTM1_MASK", SIM_RST_FTM1_MASK, MASK(6,1)},
	{"SIM_RST_FTM1_SHIFT", SIM_RST_FTM1_SHIFT, SHIFT(6)},
	{"SIM_RST_CNC_MASK", SIM_RST_CNC_MASK, MASK(8,1)},
	{"SIM_RST_CNC_SHIFT", SIM_RST_CNC_SHIFT, SHIFT(8)},
	{"SIM_RST_LDO_MASK", SIM_RST_LDO_MASK, MASK(10,1)},
	{"SIM_RST_LDO_SHIFT", SIM_RST_LDO_SHIFT, SHIFT(10)},
	{"SIM_RST_I2C0_MASK", SIM_RST_I2C0_MASK, MASK(16,1)},
	{"SIM_RST_I2C0_SHIFT", SIM_RST_I2C0_SHIFT, SHIFT(16)},
	{"SIM_RST_UART0_MASK", SIM_RST_UART0_MASK, MASK(20,1)},
	{"SIM_RST_UART0_SHIFT", SIM_RST_UART0_SHIFT, SHIFT(20)},
	{"SIM_RST_IRQ_MASK", SIM_RST_IRQ_MASK, MASK(27,1)},
	{"SIM_RST_IRQ_SHIFT", SIM_RST_IRQ_SHIFT, SHIFT(27)},
	{"SIM_RST_ACMP0_MASK", SIM_RST_ACMP0_MASK, MASK(30,1)},
	{"SIM_RST_ACMP0_SHIFT", SIM_RST_ACMP0_SHIFT, SHIFT(30)},
	{"SIM_CLKDIV_OUTDIV3_MASK", SIM_CLKDIV_OUTDIV3_MASK, MASK(20,1)},
	{"SIM_CLKDIV_OUTDIV3_SHIFT", SIM_CLKDIV_OUTDIV3_SHIFT, SHIFT(20)},
	{"SIM_CLKDIV_OUTDIV2_MASK", SIM_CLKDIV_OUTDIV2_MASK, MASK(24,1)},
	{"SIM_CLKDIV_OUTDIV2_SHIFT", SIM_CLKDIV_OUTDIV2_SHIFT, SHIFT(24)},
	{"SIM_CLKDIV_OUTDIV1_MASK", SIM_CLKDIV_OUTDIV1_MASK, MASK(28,2)},
	{"SIM_CLKDIV_OUTDIV1_SHIFT", SIM_CLKDIV_OUTDIV1_SHIFT, SHIFT(28)},
	{"SIM_CLKDIV_OUTDIV1_VALUE", SIM_CLKDIV_OUTDIV1(1), SHIFT_VALUE(28)},
	{"SIM_FLG_ECLAMPF_MASK", SIM_FLG_ECLAMPF_MASK, MASK(0,1)},
	{"SIM_FLG_ECLAMPF_SHIFT", SIM_FLG_ECLAMPF_SHIFT, SHIFT(0)},
	{"SIM_FLG_ESHUTF_MASK", SIM_FLG_ESHUTF_MASK, MASK(1,1)},
	{"SIM_FLG_ESHUTF_SHIFT", SIM_FLG_ESHUTF_SHIFT, SHIFT(1)},
	{"SIM_AOICFG_PT3_DC_MASK", SIM_AOICFG_PT3_DC_MASK, MASK(0,2)},
	{"SIM_AOICFG_PT3_DC_SHIFT", SIM_AOICFG_PT3_DC_SHIFT, SHIFT(0)},
	{"SIM_AOICFG_PT3_DC_VALUE", SIM_AOICFG_PT3_DC(1), SHIFT_VALUE(0)},
	{"SIM_AOICFG_PT3_CC_MASK", SIM_AOICFG_PT3_CC_MASK, MASK(2,2)},
	{"SIM_AOICFG_PT3_CC_SHIFT", SIM_AOICFG_PT3_CC_SHIFT, SHIFT(2)},
	{"SIM_AOICFG_PT3_CC_VALUE", SIM_AOICFG_PT3_CC(1), SHIFT_VALUE(2)},
	{"SIM_AOICFG_PT3_BC_MASK", SIM_AOICFG_PT3_BC_MASK, MASK(4,2)},
	{"SIM_AOICFG_PT3_BC_SHIFT", SIM_AOICFG_PT3_BC_SHIFT, SHIFT(4)},
	{"SIM_AOICFG_PT3_BC_VALUE", SIM_AOICFG_PT3_BC(1), SHIFT_VALUE(4)},
	{"SIM_AOICFG_PT3_AC_MASK", SIM_AOICFG_PT3_AC_MASK, MASK(6,2)},
	{"SIM_AOICFG_PT3_AC_SHIFT", SIM_AOICFG_PT3_AC_SHIFT, SHIFT(6)},
	{"SIM_AOICFG_PT3_AC_VALUE", SIM_AOICFG_PT3_AC(1), SHIFT_VALUE(6)},
	{"SIM_AOICFG_PT2_DC_MASK", SIM_AOICFG_PT2_DC_MASK, MASK(8,2)},
	{"SIM_AOICFG_PT2_DC_SHIFT", SIM_AOICFG_PT2_DC_SHIFT, SHIFT(8)},
	{"SIM_AOICFG_PT2_DC_VALUE", SIM_AOICFG_PT2_DC(1), SHIFT_VALUE(8)},
	{"SIM_AOICFG_PT2_CC_MASK", SIM_AOICFG_PT2_CC_MASK, MASK(10,2)},
	{"SIM_AOICFG_PT2_CC_SHIFT", SIM_AOICFG_PT2_CC_SHIFT, SHIFT(10)},
	{"SIM_AOICFG_PT2_CC_VALUE", SIM_AOICFG_PT2_CC(1), SHIFT_VALUE(10)},
	{"SIM_AOICFG_PT2_BC_MASK", SIM_AOICFG_PT2_BC_MASK, MASK(12,2)},
	{"SIM_AOICFG_PT2_BC_SHIFT", SIM_AOICFG_PT2_BC_SHIFT, SHIFT(12)},
	{"SIM_AOICFG_PT2_BC_VALUE", SIM_AOICFG_PT2_BC(1), SHIFT_VALUE(12)},
	{"SIM_AOICFG_PT2_AC_MASK", SIM_AOICFG_PT2_AC_MASK, MASK(14,2)},
	{"SIM_AOICFG_PT2_AC_SHIFT", SIM_AOICFG_PT2_AC_SHIFT, SHIFT(14)},
	{"SIM_AOICFG_PT2_AC_VALUE", SIM_AOICFG_PT2_AC(1), SHIFT_VALUE(14)},
	{"SIM_AOICFG_PT1_DC_MASK", SIM_AOICFG_PT1_DC_MASK, MASK(16,2)},
	{"SIM_AOICFG_PT1_DC_SHIFT", SIM_AOICFG_PT1_DC_SHIFT, SHIFT(16)},
	{"SIM_AOICFG_PT1_DC_VALUE", SIM_AOICFG_PT1_DC(1), SHIFT_VALUE(16)},
	{"SIM_AOICFG_PT1_CC_MASK", SIM_AOICFG_PT1_CC_MASK, MASK(18,2)},
	{"SIM_AOICFG_PT1_CC_SHIFT", SIM_AOICFG_PT1_CC_SHIFT, SHIFT(18)},
	{"SIM_AOICFG_PT1_CC_VALUE", SIM_AOICFG_PT1_CC(1), SHIFT_VALUE(18)},
	{"SIM_AOICFG_PT1_BC_MASK", SIM_AOICFG_PT1_BC_MASK, MASK(20,2)},
	{"SIM_AOICFG_PT1_BC_SHIFT", SIM_AOICFG_PT1_BC_SHIFT, SHIFT(20)},
	{"SIM_AOICFG_PT1_BC_VALUE", SIM_AOICFG_PT1_BC(1), SHIFT_VALUE(20)},
	{"SIM_AOICFG_PT1_AC_MASK", SIM_AOICFG_PT1_AC_MASK, MASK(22,2)},
	{"SIM_AOICFG_PT1_AC_SHIFT", SIM_AOICFG_PT1_AC_SHIFT, SHIFT(22)},
	{"SIM_AOICFG_PT1_AC_VALUE", SIM_AOICFG_PT1_AC(1), SHIFT_VALUE(22)},
	{"SIM_AOICFG_PT0_DC_MASK", SIM_AOICFG_PT0_DC_MASK, MASK(24,2)},
	{"SIM_AOICFG_PT0_DC_SHIFT", SIM_AOICFG_PT0_DC_SHIFT, SHIFT(24)},
	{"SIM_AOICFG_PT0_DC_VALUE", SIM_AOICFG_PT0_DC(1), SHIFT_VALUE(24)},
	{"SIM_AOICFG_PT0_CC_MASK", SIM_AOICFG_PT0_CC_MASK, MASK(26,2)},
	{"SIM_AOICFG_PT0_CC_SHIFT", SIM_AOICFG_PT0_CC_SHIFT, SHIFT(26)},
	{"SIM_AOICFG_PT0_CC_VALUE", SIM_AOICFG_PT0_CC(1), SHIFT_VALUE(26)},
	{"SIM_AOICFG_PT0_BC_MASK", SIM_AOICFG_PT0_BC_MASK, MASK(28,2)},
	{"SIM_AOICFG_PT0_BC_SHIFT", SIM_AOICFG_PT0_BC_SHIFT, SHIFT(28)},
	{"SIM_AOICFG_PT0_BC_VALUE", SIM_AOICFG_PT0_BC(1), SHIFT_VALUE(28)},
	{"SIM_AOICFG_PT0_AC_MASK", SIM_AOICFG_PT0_AC_MASK, MASK(30,2)},
	{"SIM_AOICFG_PT0_AC_SHIFT", SIM_AOICFG_PT0_AC_SHIFT, SHIFT(30)},
	{"SIM_AOICFG_PT0_AC_VALUE", SIM_AOICFG_PT0_AC(1), SHIFT_VALUE(30)},
	{"SIM_CR_ADCGCWEN_MASK", SIM_CR_ADCGCWEN_MASK, MASK(8,1)},
	{"SIM_CR_ADCGCWEN_SHIFT", SIM_CR_ADCGCWEN_SHIFT, SHIFT(8)},
	{"SIM_CR_ACMP0CH2SEL_MASK", SIM_CR_ACMP0CH2SEL_MASK, MASK(24,2)},
	{"SIM_CR_ACMP0CH2SEL_SHIFT", SIM_CR_ACMP0CH2SEL_SHIFT, SHIFT(24)},
	{"SIM_CR_ACMP0CH2SEL_VALUE", SIM_CR_ACMP0CH2SEL(1), SHIFT_VALUE(24)},
	{"SIM_UUIDL_ID_MASK", SIM_UUIDL_ID_MASK, MASK(0,32)},
	{"SIM_UUIDL_ID_SHIFT", SIM_UUIDL_ID_SHIFT, SHIFT(0)},
	{"SIM_UUIDL_ID_VALUE", SIM_UUIDL_ID(1), SHIFT_VALUE(0)},
	{"SIM_UUIDML_ID_MASK", SIM_UUIDML_ID_MASK, MASK(0,32)},
	{"SIM_UUIDML_ID_SHIFT", SIM_UUIDML_ID_SHIFT, SHIFT(0)},
	{"SIM_UUIDML_ID_VALUE", SIM_UUIDML_ID(1), SHIFT_VALUE(0)},
	{"SIM_UUIDMH_ID_MASK", SIM_UUIDMH_ID_MASK, MASK(0,16)},
	{"SIM_UUIDMH_ID_SHIFT", SIM_UUIDMH_ID_SHIFT, SHIFT(0)},
	{"SIM_UUIDMH_ID_VALUE", SIM_UUIDMH_ID(1), SHIFT_VALUE(0)},
	{"SIM_IFR0_IFR0_20_10_MASK", SIM_IFR0_IFR0_20_10_MASK, MASK(10,11)},
	{"SIM_IFR0_IFR0_20_10_SHIFT", SIM_IFR0_IFR0_20_10_SHIFT, SHIFT(10)},
	{"SIM_IFR0_IFR0_20_10_VALUE", SIM_IFR0_IFR0_20_10(1), SHIFT_VALUE(10)},
	{"SIM_IFR0_IFR0_31_21_MASK", SIM_IFR0_IFR0_31_21_MASK, MASK(21,11)},
	{"SIM_IFR0_IFR0_31_21_SHIFT", SIM_IFR0_IFR0_31_21_SHIFT, SHIFT(21)},
	{"SIM_IFR0_IFR0_31_21_VALUE", SIM_IFR0_IFR0_31_21(1), SHIFT_VALUE(21)},
	{"SIM_IFR1_IFR1_5_0_MASK", SIM_IFR1_IFR1_5_0_MASK, MASK(0,6)},
	{"SIM_IFR1_IFR1_5_0_SHIFT", SIM_IFR1_IFR1_5_0_SHIFT, SHIFT(0)},
	{"SIM_IFR1_IFR1_5_0_VALUE", SIM_IFR1_IFR1_5_0(1), SHIFT_VALUE(0)},
	{"SIM_IFR1_IFR1_11_6_MASK", SIM_IFR1_IFR1_11_6_MASK, MASK(6,6)},
	{"SIM_IFR1_IFR1_11_6_SHIFT", SIM_IFR1_IFR1_11_6_SHIFT, SHIFT(6)},
	{"SIM_IFR1_IFR1_11_6_VALUE", SIM_IFR1_IFR1_11_6(1), SHIFT_VALUE(6)},
	{"SIM_IFR1_IFR1_17_12_MASK", SIM_IFR1_IFR1_17_12_MASK, MASK(12,6)},
	{"SIM_IFR1_IFR1_17_12_SHIFT", SIM_IFR1_IFR1_17_12_SHIFT, SHIFT(12)},
	{"SIM_IFR1_IFR1_17_12_VALUE", SIM_IFR1_IFR1_17_12(1), SHIFT_VALUE(12)},
	{"SIM_IFR2_IFR2_10_0_MASK", SIM_IFR2_IFR2_10_0_MASK, MASK(0,11)},
	{"SIM_IFR2_IFR2_10_0_SHIFT", SIM_IFR2_IFR2_10_0_SHIFT, SHIFT(0)},
	{"SIM_IFR2_IFR2_10_0_VALUE", SIM_IFR2_IFR2_10_0(1), SHIFT_VALUE(0)},
	{"SIM_IFR2_IFR2_21_11_MASK", SIM_IFR2_IFR2_21_11_MASK, MASK(11,11)},
	{"SIM_IFR2_IFR2_21_11_SHIFT", SIM_IFR2_IFR2_21_11_SHIFT, SHIFT(11)},
	{"SIM_IFR2_IFR2_21_11_VALUE", SIM_IFR2_IFR2_21_11(1), SHIFT_VALUE(11)},
	{"SIM_IFR3_IFR3_11_0_MASK", SIM_IFR3_IFR3_11_0_MASK, MASK(0,12)},
	{"SIM_IFR3_IFR3_11_0_SHIFT", SIM_IFR3_IFR3_11_0_SHIFT, SHIFT(0)},
	{"SIM_IFR3_IFR3_11_0_VALUE", SIM_IFR3_IFR3_11_0(1), SHIFT_VALUE(0)},
	{"SIM_IFR3_IFR3_22_12_MASK", SIM_IFR3_IFR3_22_12_MASK, MASK(12,11)},
	{"SIM_IFR3_IFR3_22_12_SHIFT", SIM_IFR3_IFR3_22_12_SHIFT, SHIFT(12)},
	{"SIM_IFR3_IFR3_22_12_VALUE", SIM_IFR3_IFR3_22_12(1), SHIFT_VALUE(12)},
	{"PORT_IOFLT0_FLTRST_MASK", PORT_IOFLT0_FLTRST_MASK, MASK(0,2)},
	{"PORT_IOFLT0_FLTRST_SHIFT", PORT_IOFLT0_FLTRST_SHIFT, SHIFT(0)},
	{"PORT_IOFLT0_FLTRST_VALUE", PORT_IOFLT0_FLTRST(1), SHIFT_VALUE(0)},
	{"PORT_IOFLT0_FLTDIV1_MASK", PORT_IOFLT0_FLTDIV1_MASK, MASK(24,2)},
	{"PORT_IOFLT0_FLTDIV1_SHIFT", PORT_IOFLT0_FLTDIV1_SHIFT, SHIFT(24)},
	{"PORT_IOFLT0_FLTDIV1_VALUE", PORT_IOFLT0_FLTDIV1(1), SHIFT_VALUE(24)},
	{"PORT_IOFLT0_FLTDIV2_MASK", PORT_IOFLT0_FLTDIV2_MASK, MASK(26,3)},
	{"PORT_IOFLT0_FLTDIV2_SHIFT", PORT_IOFLT0_FLTDIV2_SHIFT, SHIFT(26)},
	{"PORT_IOFLT0_FLTDIV2_VALUE", PORT_IOFLT0_FLTDIV2(1), SHIFT_VALUE(26)},
	{"PORT_IOFLT0_FLTDIV3_MASK", PORT_IOFLT0_FLTDIV3_MASK, MASK(29,3)},
	{"PORT_IOFLT0_FLTDIV3_SHIFT", PORT_IOFLT0_FLTDIV3_SHIFT, SHIFT(29)},
	{"PORT_IOFLT0_FLTDIV3_VALUE", PORT_IOFLT0_FLTDIV3(1), SHIFT_VALUE(29)},
	{"PORT_PUE0_PTAPE0_MASK", PORT_PUE0_PTAPE0_MASK, MASK(0,1)},
	{"PORT_PUE0_PTAPE0_SHIFT", PORT_PUE0_PTAPE0_SHIFT, SHIFT(0)},
	{"PORT_PUE0_PTAPE1_MASK", PORT_PUE0_PTAPE1_MASK, MASK(1,1)},
	{"PORT_PUE0_PTAPE1_SHIFT", PORT_PUE0_PTAPE1_SHIFT, SHIFT(1)},
	{"PORT_PUE0_PTAPE2_MASK", PORT_PUE0_PTAPE2_MASK, MASK(2,1)},
	{"PORT_PUE0_PTAPE2_SHIFT", PORT_PUE0_PTAPE2_SHIFT, SHIFT(2)},
	{"PORT_PUE0_PTAPE3_MASK", PORT_PUE0_PTAPE3_MASK, MASK(3,1)},
	{"PORT_PUE0_PTAPE3_SHIFT", PORT_PUE0_PTAPE3_SHIFT, SHIFT(3)},
	{"PORT_PUE0_PTAPE4_MASK", PORT_PUE0_PTAPE4_MASK, MASK(4,1)},
	{"PORT_PUE0_PTAPE4_SHIFT", PORT_PUE0_PTAPE4_SHIFT, SHIFT(4)},
	{"PORT_PUE0_PTAPE5_MASK", PORT_PUE0_PTAPE5_MASK, MASK(5,1)},
	{"PORT_PUE0_PTAPE5_SHIFT", PORT_PUE0_PTAPE5_SHIFT, SHIFT(5)},
	{"PORT_PUE0_PTAPE6_MASK", PORT_PUE0_PTAPE6_MASK, MASK(6,1)},
	{"PORT_PUE0_PTAPE6_SHIFT", PORT_PUE0_PTAPE6_SHIFT, SHIFT(6)},
	{"PORT_PUE0_PTAPE7_MASK", PORT_PUE0_PTAPE7_MASK, MASK(7,1)},
	{"PORT_PUE0_PTAPE7_SHIFT", PORT_PUE0_PTAPE7_SHIFT, SHIFT(7)},
	{"PORT_PUE0_PTBPE0_MASK", PORT_PUE0_PTBPE0_MASK, MASK(8,1)},
	{"PORT_PUE0_PTBPE0_SHIFT", PORT_PUE0_PTBPE0_SHIFT, SHIFT(8)},
	{"PORT_PUE0_PTBPE1_MASK", PORT_PUE0_PTBPE1_MASK, MASK(9,1)},
	{"PORT_PUE0_PTBPE1_SHIFT", PORT_PUE0_PTBPE1_SHIFT, SHIFT(9)},
	{"PORT_PUE0_PTBPE2_MASK", PORT_PUE0_PTBPE2_MASK, MASK(10,1)},
	{"PORT_PUE0_PTBPE2_SHIFT", PORT_PUE0_PTBPE2_SHIFT, SHIFT(10)},
	{"PORT_PUE0_PTBPE3_MASK", PORT_PUE0_PTBPE3_MASK, MASK(11,1)},
	{"PORT_PUE0_PTBPE3_SHIFT", PORT_PUE0_PTBPE3_SHIFT, SHIFT(11)},
	{"PORT_PUE0_PTBPE4_MASK", PORT_PUE0_PTBPE4_MASK, MASK(12,1)},
	{"PORT_PUE0_PTBPE4_SHIFT", PORT_PUE0_PTBPE4_SHIFT, SHIFT(12)},
	{"WDOG_CS1_STOP_MASK", WDOG_CS1_STOP_MASK, MASK(0,1)},
	{"WDOG_CS1_STOP_SHIFT", WDOG_CS1_STOP_SHIFT, SHIFT(0)},
	{"WDOG_CS1_WAIT_MASK", WDOG_CS1_WAIT_MASK, MASK(1,1)},
	{"WDOG_CS1_WAIT_SHIFT", WDOG_CS1_WAIT_SHIFT, SHIFT(1)},
	{"WDOG_CS1_DBG_MASK", WDOG_CS1_DBG_MASK, MASK(2,1)},
	{"WDOG_CS1_DBG_SHIFT", WDOG_CS1_DBG_SHIFT, SHIFT(2)},
	{"WDOG_CS1_TST_MASK", WDOG_CS1_TST_MASK, MASK(3,2)},
	{"WDOG_CS1_TST_SHIFT", WDOG_CS1_TST_SHIFT, SHIFT(3)},
	{"WDOG_CS1_TST_VALUE", WDOG_CS1_TST(1), SHIFT_VALUE(3)},
	{"WDOG_CS1_UPDATE_MASK", WDOG_CS1_UPDATE_MASK, MASK(5,1)},
	{"WDOG_CS1_UPDATE_SHIFT", WDOG_CS1_UPDATE_SHIFT, SHIFT(5)},
	{"WDOG_CS1_INT_MASK", WDOG_CS1_INT_MASK, MASK(6,1)},
	{"WDOG_CS1_INT_SHIFT", WDOG_CS1_INT_SHIFT, SHIFT(6)},
	{"WDOG_CS1_EN_MASK", WDOG_CS1_EN_MASK, MASK(7,1)},
	{"WDOG_CS1_EN_SHIFT", WDOG_CS1_EN_SHIFT, SHIFT(7)},
	{"WDOG_CS2_CLK_MASK", WDOG_CS2_CLK_MASK, MASK(0,2)},
	{"WDOG_CS2_CLK_SHIFT", WDOG_CS2_CLK_SHIFT, SHIFT(0)},
	{"WDOG_CS2_CLK_VALUE", WDOG_CS2_CLK(1), SHIFT_VALUE(0)},
	{"WDOG_CS2_PRES_MASK", WDOG_CS2_PRES_MASK, MASK(4,1)},
	{"WDOG_CS2_PRES_SHIFT", WDOG_CS2_PRES_SHIFT, SHIFT(4)},
	{"WDOG_CS2_FLG_MASK", WDOG_CS2_FLG_MASK, MASK(6,1)},
	{"WDOG_CS2_FLG_SHIFT", WDOG_CS2_FLG_SHIFT, SHIFT(6)},
	{"WDOG_CS2_WIN_MASK", WDOG_CS2_WIN_MASK, MASK(7,1)},
	{"WDOG_CS2_WIN_SHIFT", WDOG_CS2_WIN_SHIFT, SHIFT(7)},
	{"WDOG_CNT_CNT_MASK", WDOG_CNT_CNT_MASK, MASK(0,16)},
	{"WDOG_CNT_CNT_SHIFT", WDOG_CNT_CNT_SHIFT, SHIFT(0)},
	{"WDOG_CNT_CNT_VALUE", WDOG_CNT_CNT(1), SHIFT_VALUE(0)},
	{"WDOG_CNTH_CNTHIGH_MASK", WDOG_CNTH_CNTHIGH_MASK, MASK(0,8)},
	{"WDOG_CNTH_CNTHIGH_SHIFT", WDOG_CNTH_CNTHIGH_SHIFT, SHIFT(0)},
	{"WDOG_CNTH_CNTHIGH_VALUE", WDOG_CNTH_CNTHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_CNTL_CNTLOW_MASK", WDOG_CNTL_CNTLOW_MASK, MASK(0,8)},
	{"WDOG_CNTL_CNTLOW_SHIFT", WDOG_CNTL_CNTLOW_SHIFT, SHIFT(0)},
	{"WDOG_CNTL_CNTLOW_VALUE", WDOG_CNTL_CNTLOW(1), SHIFT_VALUE(0)},
	{"WDOG_TOVALH_TOVALHIGH_MASK", WDOG_TOVALH_TOVALHIGH_MASK, MASK(0,8)},
	{"WDOG_TOVALH_TOVALHIGH_SHIFT", WDOG_TOVALH_TOVALHIGH_SHIFT, SHIFT(0)},
	{"WDOG_TOVALH_TOVALHIGH_VALUE", WDOG_TOVALH_TOVALHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_TOVAL_TOVAL_MASK", WDOG_TOVAL_TOVAL_MASK, MASK(0,16)},
	{"WDOG_TOVAL_TOVAL_SHIFT", WDOG_TOVAL_TOVAL_SHIFT, SHIFT(0)},
	{"WDOG_TOVAL_TOVAL_VALUE", WDOG_TOVAL_TOVAL(1), SHIFT_VALUE(0)},
	{"WDOG_TOVALL_TOVALLOW_MASK", WDOG_TOVALL_TOVALLOW_MASK, MASK(0,8)},
	{"WDOG_TOVALL_TOVALLOW_SHIFT", WDOG_TOVALL_TOVALLOW_SHIFT, SHIFT(0)},
	{"WDOG_TOVALL_TOVALLOW_VALUE", WDOG_TOVALL_TOVALLOW(1), SHIFT_VALUE(0)},
	{"WDOG_WINH_WINHIGH_MASK", WDOG_WINH_WINHIGH_MASK, MASK(0,8)},
	{"WDOG_WINH_WINHIGH_SHIFT", WDOG_WINH_WINHIGH_SHIFT, SHIFT(0)},
	{"WDOG_WINH_WINHIGH_VALUE", WDOG_WINH_WINHIGH(1), SHIFT_VALUE(0)},
	{"WDOG_WIN_WIN_MASK", WDOG_WIN_WIN_MASK, MASK(0,16)},
	{"WDOG_WIN_WIN_SHIFT", WDOG_WIN_WIN_SHIFT, SHIFT(0)},
	{"WDOG_WIN_WIN_VALUE", WDOG_WIN_WIN(1), SHIFT_VALUE(0)},
	{"WDOG_WINL_WINLOW_MASK", WDOG_WINL_WINLOW_MASK, MASK(0,8)},
	{"WDOG_WINL_WINLOW_SHIFT", WDOG_WINL_WINLOW_SHIFT, SHIFT(0)},
	{"WDOG_WINL_WINLOW_VALUE", WDOG_WINL_WINLOW(1), SHIFT_VALUE(0)},
	{"ICS_C1_IREFSTEN_MASK", ICS_C1_IREFSTEN_MASK, MASK(0,1)},
	{"ICS_C1_IREFSTEN_SHIFT", ICS_C1_IREFSTEN_SHIFT, SHIFT(0)},
	{"ICS_C1_IRCLKEN_MASK", ICS_C1_IRCLKEN_MASK, MASK(1,1)},
	{"ICS_C1_IRCLKEN_SHIFT", ICS_C1_IRCLKEN_SHIFT, SHIFT(1)},
	{"ICS_C1_IREFS_MASK", ICS_C1_IREFS_MASK, MASK(2,1)},
	{"ICS_C1_IREFS_SHIFT", ICS_C1_IREFS_SHIFT, SHIFT(2)},
	{"ICS_C1_CLKS_MASK", ICS_C1_CLKS_MASK, MASK(6,2)},
	{"ICS_C1_CLKS_SHIFT", ICS_C1_CLKS_SHIFT, SHIFT(6)},
	{"ICS_C1_CLKS_VALUE", ICS_C1_CLKS(1), SHIFT_VALUE(6)},
	{"ICS_C3_SCTRIM_MASK", ICS_C3_SCTRIM_MASK, MASK(0,8)},
	{"ICS_C3_SCTRIM_SHIFT", ICS_C3_SCTRIM_SHIFT, SHIFT(0)},
	{"ICS_C3_SCTRIM_VALUE", ICS_C3_SCTRIM(1), SHIFT_VALUE(0)},
	{"ICS_C4_SCFTRIM_MASK", ICS_C4_SCFTRIM_MASK, MASK(0,1)},
	{"ICS_C4_SCFTRIM_SHIFT", ICS_C4_SCFTRIM_SHIFT, SHIFT(0)},
	{"ICS_C4_CME_MASK", ICS_C4_CME_MASK, MASK(5,1)},
	{"ICS_C4_CME_SHIFT", ICS_C4_CME_SHIFT, SHIFT(5)},
	{"ICS_S_CLKST_MASK", ICS_S_CLKST_MASK, MASK(2,2)},
	{"ICS_S_CLKST_SHIFT", ICS_S_CLKST_SHIFT, SHIFT(2)},
	{"ICS_S_CLKST_VALUE", ICS_S_CLKST(1), SHIFT_VALUE(2)},
	{"ICS_S_IREFST_MASK", ICS_S_IREFST_MASK, MASK(4,1)},
	{"ICS_S_IREFST_SHIFT", ICS_S_IREFST_SHIFT, SHIFT(4)},
	{"ICS_C1_RDIV_MASK", ICS_C1_RDIV_MASK, MASK(3,3)},
	{"ICS_C1_RDIV_SHIFT", ICS_C1_RDIV_SHIFT, SHIFT(3)},
	{"ICS_C1_RDIV_VALUE", ICS_C1_RDIV(1), SHIFT_VALUE(3)},
	{"ICS_C2_LP_MASK", ICS_C2_LP_MASK, MASK(4,1)},
	{"ICS_C2_LP_SHIFT", ICS_C2_LP_SHIFT, SHIFT(4)},
	{"ICS_C2_BDIV_MASK", ICS_C2_BDIV_MASK, MASK(5,3)},
	{"ICS_C2_BDIV_SHIFT", ICS_C2_BDIV_SHIFT, SHIFT(5)},
	{"ICS_C2_BDIV_VALUE", ICS_C2_BDIV(1), SHIFT_VALUE(5)},
	{"ICS_C4_LOLIE_MASK", ICS_C4_LOLIE_MASK, MASK(7,1)},
	{"ICS_C4_LOLIE_SHIFT", ICS_C4_LOLIE_SHIFT, SHIFT(7)},
	{"ICS_S_LOCK_MASK", ICS_S_LOCK_MASK, MASK(6,1)},
	{"ICS_S_LOCK_SHIFT", ICS_S_LOCK_SHIFT, SHIFT(6)},
	{"ICS_S_LOLS_MASK", ICS_S_LOLS_MASK, MASK(7,1)},
	{"ICS_S_LOLS_SHIFT", ICS_S_LOLS_SHIFT, SHIFT(7)},
	{"FTM_SC_PS_MASK", FTM_SC_PS_MASK, MASK(0,3)},
	{"FTM_SC_PS_SHIFT", FTM_SC_PS_SHIFT, SHIFT(0)},
	{"FTM_SC_PS_VALUE", FTM_SC_PS(1), SHIFT_VALUE(0)},
	{"FTM_SC_CLKS_MASK", FTM_SC_CLKS_MASK, MASK(3,2)},
	{"FTM_SC_CLKS_SHIFT", FTM_SC_CLKS_SHIFT, SHIFT(3)},
	{"FTM_SC_CLKS_VALUE", FTM_SC_CLKS(1), SHIFT_VALUE(3)},
	{"FTM_SC_CPWMS_MASK", FTM_SC_CPWMS_MASK, MASK(5,1)},
	{"FTM_SC_CPWMS_SHIFT", FTM_SC_CPWMS_SHIFT, SHIFT(5)},
	{"FTM_SC_TOIE_MASK", FTM_SC_TOIE_MASK, MASK(6,1)},
	{"FTM_SC_TOIE_SHIFT", FTM_SC_TOIE_SHIFT, SHIFT(6)},
	{"FTM_SC_TOF_MASK", FTM_SC_TOF_MASK, MASK(7,1)},
	{"FTM_SC_TOF_SHIFT", FTM_SC_TOF_SHIFT, SHIFT(7)},
	{"FTM_CNT_COUNT_MASK", FTM_CNT_COUNT_MASK, MASK(0,16)},
	{"FTM_CNT_COUNT_SHIFT", FTM_CNT_COUNT_SHIFT, SHIFT(0)},
	{"FTM_CNT_COUNT_VALUE", FTM_CNT_COUNT(1), SHIFT_VALUE(0)},
	{"FTM_MOD_MOD_MASK", FTM_MOD_MOD_MASK, MASK(0,16)},
	{"FTM_MOD_MOD_SHIFT", FTM_MOD_MOD_SHIFT, SHIFT(0)},
	{"FTM_MOD_MOD_VALUE", FTM_MOD_MOD(1), SHIFT_VALUE(0)},
	{"FTM_CnSC_ELSA_MASK", FTM_CnSC_ELSA_MASK, MASK(2,1)},
	{"FTM_CnSC_ELSA_SHIFT", FTM_CnSC_ELSA_SHIFT, SHIFT(2)},
	{"FTM_CnSC_ELSB_MASK", FTM_CnSC_ELSB_MASK, MASK(3,1)},
	{"FTM_CnSC_ELSB_SHIFT", FTM_CnSC_ELSB_SHIFT, SHIFT(3)},
	{"FTM_CnSC_MSA_MASK", FTM_CnSC_MSA_MASK, MASK(4,1)},
	{"FTM_CnSC_MSA_SHIFT", FTM_CnSC_MSA_SHIFT, SHIFT(4)},
	{"FTM_CnSC_MSB_MASK", FTM_CnSC_MSB_MASK, MASK(5,1)},
	{"FTM_CnSC_MSB_SHIFT", FTM_CnSC_MSB_SHIFT, SHIFT(5)},
	{"FTM_CnSC_CHIE_MASK", FTM_CnSC_CHIE_MASK, MASK(6,1)},
	{"FTM_CnSC_CHIE_SHIFT", FTM_CnSC_CHIE_SHIFT, SHIFT(6)},
	{"FTM_CnSC_CHF_MASK", FTM_CnSC_CHF_MASK, MASK(7,1)},
	{"FTM_CnSC_CHF_SHIFT", FTM_CnSC_CHF_SHIFT, SHIFT(7)},
	{"FTM_CnV_VAL_MASK", FTM_CnV_VAL_MASK, MASK(0,16)},
	{"FTM_CnV_VAL_SHIFT", FTM_CnV_VAL_SHIFT, SHIFT(0)},
	{"FTM_CnV_VAL_VALUE", FTM_CnV_VAL(1), SHIFT_VALUE(0)},
	{"FTM_EXTTRIG_INITTRIGEN_MASK", FTM_EXTTRIG_INITTRIGEN_MASK, MASK(6,1)},
	{"FTM_EXTTRIG_INITTRIGEN_SHIFT", FTM_EXTTRIG_INITTRIGEN_SHIFT, SHIFT(6)}
};
#endif //End of __MWPR1516_DATA_CODE_H__