<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_dfx_decoupler_1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_DLMB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ABUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_ABUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_READSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITESTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_WRITESTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_ADDRSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRTAG</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_ADDRTAG</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITEDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_WRITEDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_BE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_READY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WAIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_WAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_CE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>UE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_UE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_DLMB_READDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_DLMB.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_DLMB.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_DLMB.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_DLMB.PROTOCOL">STANDARD</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_DLMB.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rp_DLMB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ABUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_ABUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_READSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITESTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_WRITESTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_ADDRSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRTAG</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_ADDRTAG</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WRITEDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_WRITEDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_BE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_READY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WAIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_WAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_CE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>UE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_UE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_DLMB_READDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_DLMB.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_DLMB.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_DLMB.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_DLMB.PROTOCOL">STANDARD</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_DLMB.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_ILMB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ABUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_ABUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_READSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_ADDRSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_READY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WAIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_WAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_CE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>UE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_UE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_ILMB_READDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_ILMB.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_ILMB.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_ILMB.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_ILMB.PROTOCOL">STANDARD</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_ILMB.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rp_ILMB</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="lmb_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ABUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_ABUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_READSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDRSTROBE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_ADDRSTROBE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_READY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WAIT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_WAIT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_CE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>UE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_UE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>READDBUS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_ILMB_READDBUS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_ILMB.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_ILMB.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_ILMB.READ_WRITE_MODE">READ_ONLY</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_ILMB.PROTOCOL">STANDARD</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_ILMB.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_AXI_DP</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_AXI_DP_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_REGION">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AXI_DP.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rp_AXI_DP</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rp_AXI_DP_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.FREQ_HZ">50000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_REGION">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.tlm</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MISC.CLK_REQUIRED</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RP_AXI_DP.MISC.CLK_REQUIRED">FALSE</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rp_AXI_DP_tlm</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_tlm" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AXIMM_WRITE_SOCKET</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIMM_TARGET_wr_SOCKET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AXIMM_READ_SOCKET</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>S00_AXIMM_TARGET_rd_SOCKET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_AXI_DP_tlm</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_tlm" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AXIMM_WRITE_SOCKET</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M00_AXIMM_INITIATOR_WR_SOCKET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AXIMM_READ_SOCKET</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M00_AXIMM_INITIATOR_rd_SOCKET</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_elaborateports</spirit:name>
        <spirit:displayName>Elaborate Ports</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:elaborate.ports</spirit:envIdentifier>
        <spirit:modelName>dfx_decoupler_v1_0_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_elaborateports_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:00 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4dc18675</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dfx_decoupler_design_1_dfx_decoupler_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e01b30dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e01b30dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_dfx_decoupler_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e01b30dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>dfx_decoupler_design_1_dfx_decoupler_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:15757451</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_systemcsimulation</spirit:name>
        <spirit:displayName>SystemC Simulation</spirit:displayName>
        <spirit:envIdentifier>systemCSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>systemc</spirit:language>
        <spirit:modelName>design_1_dfx_decoupler_1_0_core</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_systemcsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d7fc0399</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>tlm</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>use_subcore_outputs</spirit:name>
            <spirit:value>false</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_dfx_decoupler_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:15757451</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_systemcsimulationwrapper</spirit:name>
        <spirit:displayName>SystemC Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>systemCSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>systemc</spirit:language>
        <spirit:modelName>design_1_dfx_decoupler_1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_systemcsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:50:09 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:d7fc0399</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>sim_type</spirit:name>
            <spirit:value>tlm</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed May 11 13:51:00 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e01b30dc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_DLMB_RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_RST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_RST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_RST" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_ABUS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_ABUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_ABUS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_ABUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_READSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_READSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_READSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_READSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_WRITESTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_WRITESTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_WRITESTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_WRITESTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_ADDRSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_ADDRSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_ADDRSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_ADDRSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_ADDRTAG</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_ADDRTAG" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_ADDRTAG</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_ADDRTAG" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_WRITEDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_WRITEDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_WRITEDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_WRITEDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_BE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_BE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_BE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_BE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_READY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_READY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_READY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_READY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_WAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_WAIT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_WAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_WAIT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_CE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_CE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_CE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_CE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_UE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_UE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_UE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_UE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_DLMB_READDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_DLMB_READDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_DLMB_READDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_DLMB_READDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_ABUS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_ABUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_ABUS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_ABUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_READSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_READSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_READSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_READSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_ADDRSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_ADDRSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_ADDRSTROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_ADDRSTROBE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_READY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_READY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_READY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_READY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_WAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_WAIT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_WAIT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_WAIT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_CE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_CE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_CE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_CE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_UE</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_UE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_UE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_UE" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_ILMB_READDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_ILMB_READDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_ILMB_READDBUS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_ILMB_READDBUS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_BVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_BVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_BREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_BREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_RVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_RVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_RREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_RREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_WVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_WVALID" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_WREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_WREADY" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_AWQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_AWQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_WDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_WDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_WSTRB" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_WSTRB" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_BRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_BRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARADDR" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARPROT" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARREGION" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_ARQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_ARQOS" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_RDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_RDATA" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_AXI_DP_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_AXI_DP_RRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>rp_AXI_DP_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.rp_AXI_DP_RRESP" xilinx:dependency="true">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>decouple</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIMM_TARGET_rd_SOCKET</spirit:name>
        <spirit:transactional>
          <spirit:transTypeDef>
            <spirit:typeName>xtlm::xtlm_aximm_target_socket</spirit:typeName>
            <spirit:typeDefinition>xtlm.h</spirit:typeDefinition>
          </spirit:transTypeDef>
          <spirit:service>
            <spirit:initiative>provides</spirit:initiative>
            <spirit:serviceTypeDefs>
              <spirit:serviceTypeDef>
                <spirit:typeName/>
                <spirit:parameters>
                  <spirit:parameter>
                    <spirit:name>name</spirit:name>
                    <spirit:value>rd_socket</spirit:value>
                  </spirit:parameter>
                  <spirit:parameter>
                    <spirit:name>width</spirit:name>
                    <spirit:value>32</spirit:value>
                  </spirit:parameter>
                </spirit:parameters>
              </spirit:serviceTypeDef>
            </spirit:serviceTypeDefs>
          </spirit:service>
          <spirit:connection>
            <spirit:maxConnections>0</spirit:maxConnections>
          </spirit:connection>
        </spirit:transactional>
      </spirit:port>
      <spirit:port>
        <spirit:name>S00_AXIMM_TARGET_wr_SOCKET</spirit:name>
        <spirit:transactional>
          <spirit:transTypeDef>
            <spirit:typeName>xtlm::xtlm_aximm_target_socket</spirit:typeName>
            <spirit:typeDefinition>xtlm.h</spirit:typeDefinition>
          </spirit:transTypeDef>
          <spirit:service>
            <spirit:initiative>provides</spirit:initiative>
            <spirit:serviceTypeDefs>
              <spirit:serviceTypeDef>
                <spirit:typeName/>
                <spirit:parameters>
                  <spirit:parameter>
                    <spirit:name>name</spirit:name>
                    <spirit:value>wr_socket</spirit:value>
                  </spirit:parameter>
                  <spirit:parameter>
                    <spirit:name>width</spirit:name>
                    <spirit:value>32</spirit:value>
                  </spirit:parameter>
                </spirit:parameters>
              </spirit:serviceTypeDef>
            </spirit:serviceTypeDefs>
          </spirit:service>
          <spirit:connection>
            <spirit:maxConnections>0</spirit:maxConnections>
          </spirit:connection>
        </spirit:transactional>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIMM_INITIATOR_wr_SOCKET</spirit:name>
        <spirit:transactional>
          <spirit:transTypeDef>
            <spirit:typeName>xtlm::xtlm_aximm_initiator_socket</spirit:typeName>
            <spirit:typeDefinition>xtlm.h</spirit:typeDefinition>
          </spirit:transTypeDef>
          <spirit:service>
            <spirit:initiative>requires</spirit:initiative>
            <spirit:serviceTypeDefs>
              <spirit:serviceTypeDef>
                <spirit:typeName/>
                <spirit:parameters>
                  <spirit:parameter>
                    <spirit:name>name</spirit:name>
                    <spirit:value>wr_socket</spirit:value>
                  </spirit:parameter>
                  <spirit:parameter>
                    <spirit:name>width</spirit:name>
                    <spirit:value>32</spirit:value>
                  </spirit:parameter>
                </spirit:parameters>
              </spirit:serviceTypeDef>
            </spirit:serviceTypeDefs>
          </spirit:service>
          <spirit:connection>
            <spirit:maxConnections>0</spirit:maxConnections>
          </spirit:connection>
        </spirit:transactional>
      </spirit:port>
      <spirit:port>
        <spirit:name>M00_AXIMM_INITIATOR_rd_SOCKET</spirit:name>
        <spirit:transactional>
          <spirit:transTypeDef>
            <spirit:typeName>xtlm::xtlm_aximm_initiator_socket</spirit:typeName>
            <spirit:typeDefinition>xtlm.h</spirit:typeDefinition>
          </spirit:transTypeDef>
          <spirit:service>
            <spirit:initiative>requires</spirit:initiative>
            <spirit:serviceTypeDefs>
              <spirit:serviceTypeDef>
                <spirit:typeName/>
                <spirit:parameters>
                  <spirit:parameter>
                    <spirit:name>name</spirit:name>
                    <spirit:value>rd_socket</spirit:value>
                  </spirit:parameter>
                  <spirit:parameter>
                    <spirit:name>width</spirit:name>
                    <spirit:value>32</spirit:value>
                  </spirit:parameter>
                </spirit:parameters>
              </spirit:serviceTypeDef>
            </spirit:serviceTypeDefs>
          </spirit:service>
          <spirit:connection>
            <spirit:maxConnections>0</spirit:maxConnections>
          </spirit:connection>
        </spirit:transactional>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>C_XDEVICEFAMILY</spirit:name>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_XDEVICEFAMILY">zynq</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_42892a06</spirit:name>
      <spirit:enumeration>RST</spirit:enumeration>
      <spirit:enumeration>ABUS</spirit:enumeration>
      <spirit:enumeration>READSTROBE</spirit:enumeration>
      <spirit:enumeration>WRITESTROBE</spirit:enumeration>
      <spirit:enumeration>ADDRSTROBE</spirit:enumeration>
      <spirit:enumeration>ADDRTAG</spirit:enumeration>
      <spirit:enumeration>WRITEDBUS</spirit:enumeration>
      <spirit:enumeration>BE</spirit:enumeration>
      <spirit:enumeration>READY</spirit:enumeration>
      <spirit:enumeration>WAIT</spirit:enumeration>
      <spirit:enumeration>CE</spirit:enumeration>
      <spirit:enumeration>UE</spirit:enumeration>
      <spirit:enumeration>READDBUS</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_80d4efc0</spirit:name>
      <spirit:enumeration>0</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>3</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>5</spirit:enumeration>
      <spirit:enumeration>6</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_ba3f2904</spirit:name>
      <spirit:enumeration>undef</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:axis_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:aximm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:data_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:reset_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:clockenable_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>accellera.org:ieee1666:tlm2gp_tlm:2011-1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_IN_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:aurora_64b66b_QPLL_CONTROL_OUT_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:core_control_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:core_status_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:QPLL_CONTROL_IN_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:QPLL_CONTROL_OUT_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:SIDEBAND_Pins_RX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:SIDEBAND_Pins_TX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_aurora:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_axi_pcie:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:an_lt_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:ieee_1588_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:rs_fec_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:an_lt_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:ieee_1588_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:otn_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:rs_fec_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cmac_usplus:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpm4:ps_cpm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpm5:dpll_tst_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpm5:ps_cpm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:alignment_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:configuration_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:control_and_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:hard_fec_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:management_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_cpri:transceiver_monitor_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_dcmac:dcmac_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_dfx_bitstream_monitor:hi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_dfx_bitstream_monitor:li_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:axi_interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:axis_c2h_dmawr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:axis_c2h_drop_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:c2h_byp_in_mm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:c2h_byp_in_st_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:c2h_byp_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:cfg_wrreq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:dsc_crdt_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:h2c_byp_in_mm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:h2c_byp_in_st_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:h2c_byp_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:irq_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:m_axis_h2c_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:mdma_c2h_st_mhost_feedback_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:msix_vector_ctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:pcie_cfg_external_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:qsts_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:s_axis_c2h_cmpt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:s_axis_c2h_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:st_rx_msg_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:tm_dsc_sts_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:usr_flr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:usr_irq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:usr_irq_soft_nic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_eqdma:virtio_dsc_crdt_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ethernet_1_10_25g:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_gig_ethernet_pcs_pma:gt_xcvr_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_ctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_bidir_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_rx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_data_tx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_fab_to_ip_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_high_speed_selectio_wiz:hssio_ip_to_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:bypass_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:cntrl_status_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:lbus_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:retransmission_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_interlaken:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:gt8_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_phy_common_qpll_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_rx_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:jesd204_tx_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_jesd204:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_l_ethernet:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_mrmac:mrmac_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_mrmac:mrmac_fec_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_mrmac:mrmac_flex_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_mrmac:mrmac_ptp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_mrmac:mrmac_statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:cfg_status_ats_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:cfg_status_pri_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:pcie3_7x_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:pcie3_powerdown_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_7x:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:configure_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:ext_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:int_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_gt_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:pcie3_us_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie3_ultrascale:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_external_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_msix_external_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_msix_internal_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_pm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_gt_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_pcie_id_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4:pcie4_rbar_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_ultrascale_plus:pcie4_us_plus_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:ext_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:int_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4_uscaleplus:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4c_uscaleplus:ext_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4c_uscaleplus:int_gtcom_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie4c_uscaleplus:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_pcie_7x:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_command_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_rx_eq_3rd_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_rx_margining_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_rx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_tx_drive_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_tx_eq_3rd_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_tx_eq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_phy:phy_mac_tx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:fixedio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:hpstatusctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_processing_system7:usbctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ptp_1588_timer_syncer:ext_tod_bus_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:dsc_crdt_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:h2c_byp_in_st_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:h2c_byp_out_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:m_axis_h2c_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:pcie_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:s_axis_c2h_cmpt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:s_axis_c2h_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:tm_dsc_sts_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_qdma:usr_flr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_quadsgmii:gt_xcvr_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_core_debug_io:srio_gen2_core_debug_io_rtl:1.1</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_side_band_io:srio_gen2_side_band_io_rtl:1.1</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_srio_gen2_transceiver_debug_io:srio_gen2_transceiver_debug_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_startup_io:startup_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_mac:statistics_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_mac:statistics_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_pcs_pma:training_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_ten_gig_eth_pcs_pma:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:ptp_timers_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:rgmii_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tri_mode_ethernet_mac:statistics_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_tsn_temac:ptp_timers_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:cal_freeze_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:debug_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:drp_mon_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:dsa_rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:nco_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usp_rf_data_converter:vop_rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:an_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_usxgmii:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_versal_transceiver:GT_Serial_RX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_versal_transceiver:GT_Serial_TX_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:dsc_bypass_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:ext_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:int_shared_logic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie3_7x_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie3_us_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie4_us_plus_transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie_cfg_external_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:pcie_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:xdma_debug_ports_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xdma:xdma_status_ports_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xhmc:in_system_ibert_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xhmc:transceiver_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:an_lt_fec_ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:ctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:drp_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:flowctrl_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:gt_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:shared_logic_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:statistics_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:display_xxv_ethernet:user_int_ports:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_fifo_read_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_fifo_write_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acc_handshake_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:acemm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:adma_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ahblite_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ahblite_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:apb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:arb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:avalon_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:aximm_tlm:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:axis_tlm:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:bram_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:bscan_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:can_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cap_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:chi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpm_dma_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_hdlc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_iq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cpri_vendor_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cxl_io_tl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:cxs_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ddr4_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ddrx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:destid_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dfi_hbm2e_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:diff_analog_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:diff_clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_aux_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_main_lnk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dp_vid_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:dvi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:emc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:epc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:eqdma_qsts_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:evntbus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:fifo_read_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:fifo_write_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:fixed_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gpio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_bufgt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_channel_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_hsclk_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_northsouth_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_rx_interface_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_rxmargin_intf_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:gt_tx_interface_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hbm_phydir_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hdmi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hdmi_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:hsic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:i2s_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:icap_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:iic_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:incmm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:incs_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:inimm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:inis_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:jtag_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:jtag_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:lmb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:lpddr3_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:lpddr4_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbdebug_rtl:3.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbinterrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mbtrace_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mcsio_bus_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mdio_io:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mdio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mipi_phy_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:mipi_vid_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:nidb_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:npp_hbm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:npp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:onsg_fec_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:onsg_proc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:otn_g709_fec_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_err_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_msg_rcvd_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie2_pl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_7x_sideband_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_ext_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_interrupt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_mesg_tx_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msg_received_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_per_func_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_pipe_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_transmit_fc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie3_user_tph_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_cfg_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_cfg_msix_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_edr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie4_pcie_id_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie5_cfg_control_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie5_cfg_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_7x_mgt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_7x_sideband_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_cfg_fc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_cfg_fc_rtl:1.1</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_cfg_mgmt_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_ext_pipe_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_pipe_debug_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_qpll_drp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pcie_sharedlogic_int_clk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:pipe_clock_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ps_pl_irq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ptp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_c2h_status_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_dsc_byp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_dsc_crdt_in_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_tm_dsc_sts_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_usr_flr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:qdma_usr_irq_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:raw_switchable_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rfdc_cal_freeze_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rfdc_dsa_rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rfdc_nco_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rfdc_rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rfdc_vop_rts_pins_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:rx_mipi_ppi_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:scnoc_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sctrace_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdi_native_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdi_native_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sdsoc_trace_v2_0_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sem_emio_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sfp_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:sgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spdif_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spdif_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:spi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:startup_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:trigger_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:tx_mipi_ppi_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:uart_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:ulpi_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:vga_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:vid_io_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:video_timing_rtl:2.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:xdma_dsc_bypass_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:xdma_status_ports_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:xgmii_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:interface:zynq_trace_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:gt_outclk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:gt_refclk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:gt_usrclk_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:video_frame_ptr_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:signal:video_frame_sync_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:acelite_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:hsams_data_sink_ctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:hsams_data_source_ctrl_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:smmu_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:test_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:zynq_fifo_gem_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:user:zynq_ftm_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:xroe_display:xorif_prach_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:xroe_display:xorif_timing_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:xroe_display:xroe_dl_xran_bidfwd_if_rtl:1.0</spirit:enumeration>
      <spirit:enumeration>xilinx.com:xroe_display:xroe_dl_xran_header_if_rtl:1.0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_35fb586e</spirit:name>
      <spirit:enumeration spirit:text="Auto">auto</spirit:enumeration>
      <spirit:enumeration spirit:text="Manual">manual</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_38f90c76</spirit:name>
      <spirit:enumeration spirit:text="An input to the RP regardless of the interface direction">in</spirit:enumeration>
      <spirit:enumeration spirit:text="An output from the RP regardless of the interface direction">out</spirit:enumeration>
      <spirit:enumeration spirit:text="As defined in the interface specification">s</spirit:enumeration>
      <spirit:enumeration spirit:text="Reversed from the interface specification">r</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_aaf94c85</spirit:name>
      <spirit:enumeration spirit:text="DLMB (xilinx.com:interface:lmb_rtl:1.0)">0</spirit:enumeration>
      <spirit:enumeration spirit:text="ILMB (xilinx.com:interface:lmb_rtl:1.0)">1</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI_DP (xilinx.com:interface:aximm_rtl:1.0)">2</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_b50b50d7</spirit:name>
      <spirit:enumeration spirit:text="AXI3">axi3</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI4">axi4</spirit:enumeration>
      <spirit:enumeration spirit:text="AXI4LITE">axi4lite</spirit:enumeration>
      <spirit:enumeration spirit:text="None">none</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_e2a50d40</spirit:name>
      <spirit:enumeration spirit:text="Buffer">buffer</spirit:enumeration>
      <spirit:enumeration spirit:text="Clock Buffer">clk_buffer</spirit:enumeration>
      <spirit:enumeration spirit:text="Infer">infer</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_fdbf5b04</spirit:name>
      <spirit:enumeration spirit:text="Master">master</spirit:enumeration>
      <spirit:enumeration spirit:text="Slave">slave</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_elaborateports_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tcl/api.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>documentation/configuration_information.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/70c0/hdl/dfx_decoupler_v1_0_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>dfx_decoupler_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>dfx_decoupler_design_1_dfx_decoupler_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:exportedName>dfx_decoupler_design_1_dfx_decoupler_1_0</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_dfx_decoupler_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_lib_cdc_1_0__ref_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>lib_cdc_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="lib_cdc" xilinx:version="1.0" xilinx:isGenerated="true" xilinx:checksum="726cb4eb">
            <xilinx:mode xilinx:name="copy_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>documentation/configuration_information.txt</spirit:name>
        <spirit:userFileType>text</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/70c0/hdl/dfx_decoupler_v1_0_vh_rfs.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>dfx_decoupler_v1_0_2</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>dfx_decoupler_design_1_dfx_decoupler_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:exportedName>dfx_decoupler_design_1_dfx_decoupler_1_0</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_systemcsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sysc/design_1_dfx_decoupler_1_0_core.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
        <spirit:exportedName>design_1_dfx_decoupler_1_0_core</spirit:exportedName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sysc/design_1_dfx_decoupler_1_0_core.cpp</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:exportedName>design_1_dfx_decoupler_1_0_core</spirit:exportedName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_systemcsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0_sc.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0_sc.cpp</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0.h</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0.cpp</spirit:name>
        <spirit:fileType>systemCSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>sim/design_1_dfx_decoupler_1_0_stub.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_dfx_decoupler_1_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>The Dynamic Function eXchange Decoupler is used to maintain a stable Static/RP boundary during partial reconfiguration</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>ALL_PARAMS</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.ALL_PARAMS" spirit:order="1">HAS_SIGNAL_STATUS 0 INTF {DLMB {ID 0 VLNV xilinx.com:interface:lmb_rtl:1.0 SIGNALS {RST {PRESENT 1 WIDTH 1} ABUS {PRESENT 1 WIDTH 32} READSTROBE {PRESENT 1 WIDTH 1} WRITESTROBE {PRESENT 1 WIDTH 1} ADDRSTROBE {PRESENT 1 WIDTH 1} ADDRTAG {PRESENT 1 WIDTH 1} WRITEDBUS {PRESENT 1 WIDTH 32} BE {PRESENT 1 WIDTH 4} READY {PRESENT 1 WIDTH 1} WAIT {PRESENT 1 WIDTH 1} CE {PRESENT 1 WIDTH 1} UE {PRESENT 1 WIDTH 1} READDBUS {PRESENT 1 WIDTH 32}}} ILMB {ID 1 VLNV xilinx.com:interface:lmb_rtl:1.0 SIGNALS {RST
 {PRESENT 0 WIDTH 1 MANAGEMENT manual} ABUS {PRESENT 1 WIDTH 32} READSTROBE {PRESENT 1 WIDTH 1} WRITESTROBE {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} ADDRSTROBE {PRESENT 1 WIDTH 1} ADDRTAG {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} WRITEDBUS {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} BE {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} READY {PRESENT 1 WIDTH 1} WAIT {PRESENT 1 WIDTH 1} CE {PRESENT 1 WIDTH 1} UE {PRESENT 1 WIDTH 1} READDBUS {PRESENT 1 WIDTH 32}}} AXI_DP 
{ID 2 VLNV xilinx.com:interface:aximm_rtl:1.0 SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 32} AWLEN {PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {P
RESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE
 {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}} PROTOCOL axi4lite}} IPI_PROP_COUNT 304</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IPI_ALL_PARAMS</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.IPI_ALL_PARAMS" spirit:order="1">HAS_SIGNAL_STATUS 0 INTF {DLMB {ID 0 VLNV xilinx.com:interface:lmb_rtl:1.0 SIGNALS {RST {PRESENT 1 WIDTH 1} ABUS {PRESENT 1 WIDTH 32} READSTROBE {PRESENT 1 WIDTH 1} WRITESTROBE {PRESENT 1 WIDTH 1} ADDRSTROBE {PRESENT 1 WIDTH 1} ADDRTAG {PRESENT 1 WIDTH 1} WRITEDBUS {PRESENT 1 WIDTH 32} BE {PRESENT 1 WIDTH 4} READY {PRESENT 1 WIDTH 1} WAIT {PRESENT 1 WIDTH 1} CE {PRESENT 1 WIDTH 1} UE {PRESENT 1 WIDTH 1} READDBUS {PRESENT 1 WIDTH 32}}} ILMB {ID 1 VLNV xilinx.com:interface:lmb_rtl:1.0 SIGNALS {RST
 {PRESENT 0 WIDTH 1 MANAGEMENT manual} ABUS {PRESENT 1 WIDTH 32} READSTROBE {PRESENT 1 WIDTH 1} WRITESTROBE {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} ADDRSTROBE {PRESENT 1 WIDTH 1} ADDRTAG {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} WRITEDBUS {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} BE {PRESENT 0 DIRECTION in WIDTH 1 MANAGEMENT manual} READY {PRESENT 1 WIDTH 1} WAIT {PRESENT 1 WIDTH 1} CE {PRESENT 1 WIDTH 1} UE {PRESENT 1 WIDTH 1} READDBUS {PRESENT 1 WIDTH 32}}} AXI_DP 
{ID 2 VLNV xilinx.com:interface:aximm_rtl:1.0 SIGNALS {ARVALID {PRESENT 1 WIDTH 1} ARREADY {PRESENT 1 WIDTH 1} AWVALID {PRESENT 1 WIDTH 1} AWREADY {PRESENT 1 WIDTH 1} BVALID {PRESENT 1 WIDTH 1} BREADY {PRESENT 1 WIDTH 1} RVALID {PRESENT 1 WIDTH 1} RREADY {PRESENT 1 WIDTH 1} WVALID {PRESENT 1 WIDTH 1} WREADY {PRESENT 1 WIDTH 1} AWID {PRESENT 0 WIDTH 0} AWADDR {PRESENT 1 WIDTH 32} AWLEN {PRESENT 0 WIDTH 8} AWSIZE {PRESENT 0 WIDTH 3} AWBURST {PRESENT 0 WIDTH 2} AWLOCK {PRESENT 0 WIDTH 1} AWCACHE {P
RESENT 0 WIDTH 4} AWPROT {PRESENT 1 WIDTH 3} AWREGION {PRESENT 1 WIDTH 4} AWQOS {PRESENT 1 WIDTH 4} AWUSER {PRESENT 0 WIDTH 0} WID {PRESENT 0 WIDTH 0} WDATA {PRESENT 1 WIDTH 32} WSTRB {PRESENT 1 WIDTH 4} WLAST {PRESENT 0 WIDTH 1} WUSER {PRESENT 0 WIDTH 0} BID {PRESENT 0 WIDTH 0} BRESP {PRESENT 1 WIDTH 2} BUSER {PRESENT 0 WIDTH 0} ARID {PRESENT 0 WIDTH 0} ARADDR {PRESENT 1 WIDTH 32} ARLEN {PRESENT 0 WIDTH 8} ARSIZE {PRESENT 0 WIDTH 3} ARBURST {PRESENT 0 WIDTH 2} ARLOCK {PRESENT 0 WIDTH 1} ARCACHE
 {PRESENT 0 WIDTH 4} ARPROT {PRESENT 1 WIDTH 3} ARREGION {PRESENT 1 WIDTH 4} ARQOS {PRESENT 1 WIDTH 4} ARUSER {PRESENT 0 WIDTH 0} RID {PRESENT 0 WIDTH 0} RDATA {PRESENT 1 WIDTH 32} RRESP {PRESENT 1 WIDTH 2} RLAST {PRESENT 0 WIDTH 1} RUSER {PRESENT 0 WIDTH 0}} PROTOCOL axi4lite}} IPI_PROP_COUNT 304</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="2">design_1_dfx_decoupler_1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXI_LITE</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXI_LITE" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXIS_CONTROL</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXIS_CONTROL" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_AXIS_STATUS</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_AXIS_STATUS" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_SIGNAL_CONTROL</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_SIGNAL_CONTROL" spirit:order="3">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_HAS_SIGNAL_STATUS</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_HAS_SIGNAL_STATUS" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_INTERFACE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_INTERFACE" spirit:choiceRef="choice_pairs_aaf94c85" spirit:order="3">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_INTERFACE_NAME</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_INTERFACE_NAME" spirit:order="3">DLMB</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_VLNV</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_VLNV" spirit:choiceRef="choice_list_ba3f2904" spirit:order="3">xilinx.com:interface:lmb_rtl:1.0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_INTERFACE_PROTOCOL</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_INTERFACE_PROTOCOL" spirit:choiceRef="choice_pairs_b50b50d7" spirit:order="3">none</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_INTERFACE_PROTOCOL">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_MODE</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_MODE" spirit:choiceRef="choice_pairs_fdbf5b04" spirit:order="4">master</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SELECT_CDC_STAGES</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SELECT_CDC_STAGES" spirit:choiceRef="choice_list_80d4efc0" spirit:order="5">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_0" spirit:choiceRef="choice_list_42892a06" spirit:order="5">RST</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_1" spirit:choiceRef="choice_list_42892a06" spirit:order="6">ABUS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_2" spirit:choiceRef="choice_list_42892a06" spirit:order="7">READSTROBE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_3" spirit:choiceRef="choice_list_42892a06" spirit:order="8">WRITESTROBE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_4" spirit:choiceRef="choice_list_42892a06" spirit:order="9">ADDRSTROBE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_5" spirit:choiceRef="choice_list_42892a06" spirit:order="10">ADDRTAG</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_6" spirit:choiceRef="choice_list_42892a06" spirit:order="11">WRITEDBUS</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_7" spirit:choiceRef="choice_list_42892a06" spirit:order="12">BE</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_8" spirit:choiceRef="choice_list_42892a06" spirit:order="13">READY</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_SELECT_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_SELECT_9" spirit:choiceRef="choice_list_42892a06" spirit:order="14">WAIT</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_NEW_SIGNAL_NAME</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_NEW_SIGNAL_NAME" spirit:order="2"> </spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_NEW_SIGNAL_NAME">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_0" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_1" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_2" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_3" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_4" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_5" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_6" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_7" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_8" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DIRECTION_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DIRECTION_9" spirit:choiceRef="choice_pairs_38f90c76" spirit:order="2">s</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_0" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_1" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_2" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_3" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_4" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_5" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_6" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_7" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_8" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_9" spirit:order="2">true</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_0" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_1" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_2" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_3" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_4" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_5" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_6" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_7" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_8" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DELETE_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DELETE_9" spirit:order="2">false</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_0</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_0" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_1</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_1" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_2</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_2" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_3</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_3" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_4</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_4" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_5</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_5" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_6</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_6" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_7</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_7" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_8</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_8" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_8">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_PRESENT_9</spirit:name>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_PRESENT_9" spirit:order="2">true</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_PRESENT_9">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_0</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_0" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_0">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_1</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_1" spirit:order="2">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_1">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_2</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_2" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_2">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_3</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_3" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_3">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_4</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_4" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_4">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_5</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_5" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_5">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_6</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_6" spirit:order="2">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_6">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_7</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_7" spirit:order="2">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_7">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_8</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_8" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_8">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_WIDTH_9</spirit:name>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_WIDTH_9" spirit:order="2">1</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.GUI_SIGNAL_WIDTH_9">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_0" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_1" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_2" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_3" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_4" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_5" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_6" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_7" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_8" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_DECOUPLED_VALUE_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_VALUE_9" spirit:order="2">0x0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_0" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_1" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_2" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_3" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_4" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_5" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_6" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_7" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_8" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_MANAGEMENT_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_9" spirit:choiceRef="choice_pairs_35fb586e" spirit:order="2">auto</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_0</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_0" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_1</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_1" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_2</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_2" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_3</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_3" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_4</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_4" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_5</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_5" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_6</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_6" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_7</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_7" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_8</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_8" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>GUI_SIGNAL_RESOURCE_9</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.GUI_SIGNAL_RESOURCE_9" spirit:choiceRef="choice_pairs_e2a50d40" spirit:order="2">infer</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>DFX Decoupler</xilinx:displayName>
      <xilinx:systemCLibraries>
        <xilinx:systemCLibrary>xtlm</xilinx:systemCLibrary>
      </xilinx:systemCLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.ADDR_WIDTH" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.DATA_WIDTH" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.FREQ_HZ" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_BRESP" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_PROT" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_QOS" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_REGION" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_RRESP" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.HAS_WSTRB" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.MAX_BURST_LENGTH" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.READ_WRITE_MODE" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.SUPPORTS_NARROW_BURST" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_AXI_DP.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_DLMB.ADDR_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_DLMB.DATA_WIDTH" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_DLMB.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_DLMB.PROTOCOL" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_DLMB.READ_WRITE_MODE" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_ILMB.ADDR_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_ILMB.DATA_WIDTH" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_ILMB.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_ILMB.PROTOCOL" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RP_ILMB.READ_WRITE_MODE" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.ADDR_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.DATA_WIDTH" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.FREQ_HZ" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_BRESP" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_PROT" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_QOS" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_REGION" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_RRESP" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.HAS_WSTRB" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.NUM_READ_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.NUM_READ_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.NUM_WRITE_OUTSTANDING" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.NUM_WRITE_THREADS" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.READ_WRITE_MODE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.RUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.SUPPORTS_NARROW_BURST" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.WUSER_BITS_PER_BYTE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AXI_DP.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_DLMB.ADDR_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_DLMB.DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_DLMB.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_DLMB.PROTOCOL" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_DLMB.READ_WRITE_MODE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_ILMB.ADDR_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_ILMB.DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_ILMB.MISC.CLK_REQUIRED" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_ILMB.PROTOCOL" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_ILMB.READ_WRITE_MODE" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.ALL_PARAMS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_HAS_SIGNAL_STATUS" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_INTERFACE_NAME" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_INTERFACE_PROTOCOL" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SELECT_INTERFACE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SELECT_VLNV" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DECOUPLED_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DIRECTION_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DIRECTION_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DIRECTION_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_DIRECTION_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_MANAGEMENT_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_PRESENT_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_3" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_SELECT_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_0" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_1" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_2" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_4" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_5" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_6" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_7" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_8" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.GUI_SIGNAL_WIDTH_9" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.IPI_ALL_PARAMS" xilinx:valueSource="propagated"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="21aa06b1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="98bd5b81"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="d5ad9249"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
