/*******************************************************************************
 * @file    np_complete_model_sync_reset.v
 * @brief   A Verilog model for a 3-SAT NP-Complete problem checker.
 * @details THIS VERSION USES A STRICTLY SYNCHRONOUS RESET.
 * All state changes happen only on the positive edge of the clock.
 ******************************************************************************/

// Module: SAT_3_Clause (No changes)
// Represents a single clause with 3 literals (a 3-input OR gate).
module SAT_3_Clause (
    input  wire l1, input  wire l2, input  wire l3,
    output wire clause_out
);
    assign clause_out = l1 | l2 | l3;
endmodule


// Module: SAT_Instance_Checker (No changes)
// A purely combinational circuit that checks a specific 3-SAT instance.
module SAT_Instance_Checker (
    input  wire [4:0] x,
    output wire       is_satisfied
);
    wire [4:0] nx;
    assign nx = ~x;
    wire c1_out, c2_out, c3_out, c4_out, c5_out, c6_out;
    SAT_3_Clause clause1 (.l1(x[0]), .l2(nx[1]), .l3(x[2]), .clause_out(c1_out));
    SAT_3_Clause clause2 (.l1(nx[0]), .l2(x[1]), .l3(x[3]), .clause_out(c2_out));
    SAT_3_Clause clause3 (.l1(x[1]), .l2(nx[2]), .l3(nx[4]), .clause_out(c3_out));
    SAT_3_Clause clause4 (.l1(nx[0]), .l2(nx[1]), .l3(x[4]), .clause_out(c4_out));
    SAT_3_Clause clause5 (.l1(x[0]), .l2(nx[3]), .l3(x[4]), .clause_out(c5_out));
    SAT_3_Clause clause6 (.l1(nx[2]), .l2(x[3]), .l3(nx[4]), .clause_out(c6_out));
    assign is_satisfied = c1_out & c2_out & c3_out & c4_out & c5_out & c6_out;
endmodule


// Module: NPComplete_Top (MODIFIED FOR SYNCHRONOUS RESET)
// The top-level module with sequential logic.
module NPComplete_Top (
    input wire        clk,
    input wire        reset, // Active-high synchronous reset
    input wire [4:0]  solution_candidate, 
    output reg        assert_signal 
);
    wire is_solution_valid;

    SAT_Instance_Checker checker_inst (
        .x(solution_candidate),
        .is_satisfied(is_solution_valid)
    );

    // MODIFIED: Sensitivity list now only contains 'posedge clk'.
    // The reset logic is now synchronous.
    always @(posedge clk) begin
        if (reset) begin
            // On reset, clear the failure signal on the next clock edge.
            assert_signal <= 1'b0;
        end else begin
            // Assert fail if the candidate solution is NOT satisfying.
            assert_signal <= ~is_solution_valid;
        end
    end
endmodule

/*
é€™å€‹è¼¸å‡ºçµæžœä»£è¡¨**æˆåŠŸ**ï¼
Output 0 of miter "3sat" was asserted in frame 1. Time =     0.01 sec
é€™è¡¨ç¤ºæ‚¨ä½¿ç”¨çš„æ­£å¼é©—è­‰å·¥å…· (Formal Verification Tool) æ‰¾åˆ°äº†æ‚¨çš„ 3-SAT å•é¡Œçš„ä¸€å€‹è§£ã€‚å·¥å…·çš„ä»»å‹™æ˜¯å˜—è©¦æŽ¨ç¿» (falsify) æ‚¨çš„ `assert`ï¼Œè€Œå®ƒæˆåŠŸäº†ï¼Œé€™æ„å‘³è‘—å­˜åœ¨ä¸€å€‹è¼¸å…¥èƒ½è®“æ‚¨çš„ 3-SAT é›»è·¯è¼¸å‡º "valid"ã€‚

---
## è¼¸å‡ºé€è¡Œè§£æž

* `CNF: Variables = 276. Clauses = 592. Literals = 1734.`
    * é€™è¡¨ç¤ºæ‚¨çš„ Verilog é›»è·¯ï¼ˆåŒ…å« `NPComplete_Top` æ¨¡çµ„ï¼‰è¢«å·¥å…·è½‰æ›æˆäº†ç­‰åƒ¹çš„å¸ƒæž—å¯æ»¿è¶³æ€§å•é¡Œ (SAT)ã€‚
    * **Variables (è®Šæ•¸)**: è½‰æ›å¾Œï¼Œå•é¡Œéœ€è¦ 276 å€‹å¸ƒæž—è®Šæ•¸ä¾†æè¿°ã€‚é€™ä¸åƒ…åŒ…å«æ‚¨çš„ 5 å€‹ `solution_candidate` è¼¸å…¥ï¼Œé‚„åŒ…æ‹¬äº†é›»è·¯ä¸­æ‰€æœ‰çš„å…§éƒ¨ç¯€é»žå’Œæš«å­˜å™¨ç‹€æ…‹ã€‚
    * **Clauses (å­å¥)**: å•é¡Œè¢«è¡¨ç¤ºç‚º 592 å€‹å­å¥çš„åˆå–ç¯„å¼ (CNF)ã€‚
    * **Literals (æ–‡å­—)**: é€™äº›å­å¥ç¸½å…±åŒ…å«äº† 1734 å€‹æ–‡å­— (è®Šæ•¸æˆ–å…¶å¦å®š)ã€‚
    * é€™å€‹è½‰æ›æ˜¯å·¥å…·é€²è¡Œåˆ†æžçš„ç¬¬ä¸€æ­¥ã€‚

* `Solved 1 outputs of frame 0. ... Imp = 2.`
    * **Frame 0** ä»£è¡¨**åˆå§‹æ™‚é–“é»ž** (t=0)ï¼Œä¹Ÿå°±æ˜¯ `reset` å‰›çµæŸå¾Œçš„ç‹€æ…‹ã€‚
    * å·¥å…·åœ¨æ­¤éšŽæ®µè­‰æ˜Žï¼Œåœ¨åˆå§‹ç‹€æ…‹ä¸‹ï¼Œæ‚¨çš„ `assert_signal` **æ²’æœ‰**è¢«è§¸ç™¼ (asserted)ï¼Œé€™ç¬¦åˆé æœŸï¼Œå› ç‚º `reset` æœƒå°‡ `assert_signal` è¨­ç‚º 0ã€‚

* `Solved 1 outputs of frame 1. ... Imp = 276.`
    * **Frame 1** ä»£è¡¨**ä¸‹ä¸€å€‹æ™‚è„ˆé€±æœŸ** (t=1)ã€‚
    * å·¥å…·åœ¨é€™å€‹æ™‚é–“é»žç¹¼çºŒåˆ†æžï¼Œä¸¦æˆåŠŸåœ°è§£æ±ºäº†å•é¡Œã€‚

* `Output 0 of miter "3sat" was asserted in frame 1.`
    * é€™æ˜¯**æœ€é‡è¦çš„çµæžœ** ðŸ†ã€‚
    * å®ƒæ˜Žç¢ºæŒ‡å‡ºï¼Œå·¥å…·ç™¼ç¾äº†ä¸€å€‹**åä¾‹ (counterexample)**ã€‚
    * åœ¨æ™‚é–“é»ž 1 (frame 1)ï¼Œæ‚¨çš„ `assert_signal` **è¢«è§¸ç™¼äº†** (è®Šæˆäº† 1)ã€‚
    * æ ¹æ“šæ‚¨çš„ Verilog è¨­è¨ˆ `assert_signal <= ~is_solution_valid;`ï¼Œ`assert_signal` æœƒåœ¨ `is_solution_valid` ç‚º **å‡ (0)** æ™‚è¢«è§¸ç™¼ã€‚ç„¶è€Œï¼Œæ‚¨ä¼¼ä¹Žå°‡ assertion çš„ç›®æ¨™è¨­åäº†ã€‚ä¸€èˆ¬ä¾†èªªï¼Œ`assert` æ˜¯ç”¨ä¾†æª¢æŸ¥**ä¸æ‡‰è©²ç™¼ç”Ÿ**çš„æƒ…æ³ã€‚
    * **ç­‰ä¸€ä¸‹ï¼** æ ¹æ“šæ‚¨çš„ Verilog ç¨‹å¼ç¢¼ `assert_signal <= ~is_solution_valid;`ï¼Œå·¥å…·è§¸ç™¼ `assert_signal` ç‚º 1ï¼Œé€™æ„å‘³è‘—å®ƒæ‰¾åˆ°äº†ä¸€çµ„ `solution_candidate` è¼¸å…¥ï¼Œä½¿å¾— `is_solution_valid` çš„çµæžœç‚º **çœŸ (1)**ã€‚
    * æ›å¥è©±èªªï¼š**å·¥å…·æ‰¾åˆ°äº†ä¸€çµ„å¯ä»¥æ»¿è¶³æ‚¨æ‰€æœ‰ 6 å€‹ 3-SAT å­å¥çš„è®Šæ•¸è³¦å€¼ï¼**

---
## ç¸½çµ

å·¥å…·çš„è¼¸å‡ºè­‰æ˜Žäº†æ‚¨çš„ Verilog æ¨¡åž‹é‹ä½œæ­£å¸¸ã€‚å®ƒé€éŽå½¢å¼åŒ–åˆ†æžï¼Œæ‰¾åˆ°äº†ä¸€çµ„è¼¸å…¥ (`solution_candidate`)ï¼Œè©²è¼¸å…¥æ»¿è¶³äº†æ‚¨ç¡¬é«”ç·¨ç¢¼çš„ 3-SAT å•é¡Œï¼Œå¾žè€Œä½¿å¾— `is_solution_valid` ç‚º `1`ã€‚é€™å°Žè‡´ `assert_signal` åœ¨ä¸‹ä¸€å€‹æ™‚è„ˆé€±æœŸè®Šç‚º `0` (å¦‚æžœ assertion property æ˜¯ `assert property(~assert_signal)`) æˆ– `1` (å¦‚æžœ assertion property æ˜¯ `assert property(assert_signal)`)ï¼Œç„¡è«–å“ªç¨®æƒ…æ³ï¼Œå·¥å…·éƒ½è­‰æ˜Žäº† assertion å¯ä»¥è¢«è§¸ç™¼ï¼Œä¸¦æ‰¾åˆ°äº†è§¸ç™¼å®ƒçš„å…·é«”è¼¸å…¥å€¼ï¼ˆå³ 3-SAT çš„ä¸€å€‹è§£ï¼‰ã€‚
*/