Timing Report Max Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Fri Jan 21 21:03:52 2022


Design: DRM2_top
Family: IGLOO2
Die: M2GL090T
Package: 676 FBGA
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: BEST, TYPICAL, WORST


-----------------------------------------------------
SUMMARY

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           1.255
Operating Conditions:       BEST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           0.387
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.916
Operating Conditions:       WORST

Clock Domain:               CAEN_LINK_instance/I_conet_interf/endpck:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               CAEN_LINK_instance/I_conet_interf/token:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               EPCS_Demo_instance/CCC_0/GL0
Required Period (ns):       50.000
Required Frequency (MHz):   20.000
Worst Slack (ns):           39.246
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/CCC_0/GL1
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           20.381
Operating Conditions:       WORST

Clock Domain:               EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
Required Period (ns):       200.000
Required Frequency (MHz):   5.000
Worst Slack (ns):           1.165
Operating Conditions:       BEST

Clock Domain:               EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
Worst Slack (ns):           16.760
Operating Conditions:       WORST

Clock Domain:               atck
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               vme_int_instance/DS:Q
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
Worst Slack (ns):           
Operating Conditions:       

Clock Domain:               DCLK0
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           1.456
Operating Conditions:       WORST

Clock Domain:               tx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -3.532
Operating Conditions:       WORST

Clock Domain:               rx_clk
Required Period (ns):       8.000
Required Frequency (MHz):   125.000
Worst Slack (ns):           -0.419
Operating Conditions:       WORST

Clock Domain:               FPGACK40
Required Period (ns):       25.000
Required Frequency (MHz):   40.000
Worst Slack (ns):           -1.740
Operating Conditions:       WORST

                            Input to Output
Max Delay (ns):             16.540

END SUMMARY
-----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  Delay (ns):              0.825
  Slack (ns):              2.710
  Arrival (ns):            6.446
  Required (ns):           9.156
  Setup (ns):              0.254
  Minimum Period (ns):     2.580
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[2]:D
  Delay (ns):              0.597
  Slack (ns):              2.904
  Arrival (ns):            6.218
  Required (ns):           9.122
  Setup (ns):              0.254
  Minimum Period (ns):     2.192
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[3]:D
  Delay (ns):              0.604
  Slack (ns):              2.914
  Arrival (ns):            6.216
  Required (ns):           9.130
  Setup (ns):              0.254
  Minimum Period (ns):     2.172
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count9[5]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/MUX_SEL[4]:D
  Delay (ns):              4.701
  Slack (ns):              3.013
  Arrival (ns):           10.117
  Required (ns):          13.130
  Setup (ns):              0.254
  Minimum Period (ns):     4.987
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[7]:D
  Delay (ns):              0.476
  Slack (ns):              3.041
  Arrival (ns):            6.111
  Required (ns):           9.152
  Setup (ns):              0.254
  Minimum Period (ns):     1.918
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
  data required time                                  9.156
  data arrival time                          -        6.446
  slack                                               2.710
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (f)
               +     3.872          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.872                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (r)
               +     0.384          cell: ADLIB:GBM
  4.256                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (r)
               +     0.576          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.832                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:An (r)
               +     0.248          cell: ADLIB:RGB
  5.080                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11:YL (f)
               +     0.541          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB11_rgbl_net_1
  5.621                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.708                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]:Q (r)
               +     0.738          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l[9]
  6.446                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D (r)
                                    
  6.446                        data arrival time
  ________________________________________________________
  Data required time calculation
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  4.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  7.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  7.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  8.584                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:An (f)
               +     0.317          cell: ADLIB:RGB
  8.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:YL (r)
               +     0.509          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10_rgbl_net_1
  9.410                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  9.156                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_rx_intf_0/rxdin_l2[9]:D
                                    
  9.156                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:ALn
  Delay (ns):              2.889
  Slack (ns):              4.742
  Arrival (ns):            8.290
  Required (ns):          13.032
  Recovery (ns):           0.353
  Minimum Period (ns):     3.258
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[2]:ALn
  Delay (ns):              2.889
  Slack (ns):              4.750
  Arrival (ns):            8.290
  Required (ns):          13.040
  Recovery (ns):           0.353
  Minimum Period (ns):     3.250
  Skew (ns):               0.008
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[0]:ALn
  Delay (ns):              2.889
  Slack (ns):              4.751
  Arrival (ns):            8.290
  Required (ns):          13.041
  Recovery (ns):           0.353
  Minimum Period (ns):     3.249
  Skew (ns):               0.007
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[1]:ALn
  Delay (ns):              2.829
  Slack (ns):              4.793
  Arrival (ns):            8.230
  Required (ns):          13.023
  Recovery (ns):           0.353
  Minimum Period (ns):     3.207
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/Count2[0]:ALn
  Delay (ns):              2.829
  Slack (ns):              4.793
  Arrival (ns):            8.230
  Required (ns):          13.023
  Recovery (ns):           0.353
  Minimum Period (ns):     3.207
  Skew (ns):               0.025
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:ALn
  data required time                                 13.032
  data arrival time                          -        8.290
  slack                                               4.742
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.584                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:An (f)
               +     0.317          cell: ADLIB:RGB
  4.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10:YL (r)
               +     0.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB10_rgbl_net_1
  5.401                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.488                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]:Q (r)
               +     0.965          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_reset_n[1]
  6.453                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:B (r)
               +     0.100          cell: ADLIB:CFG2
  6.553                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n:Y (f)
               +     1.737          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/rx_rst_n_0
  8.290                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:ALn (r)
                                    
  8.290                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  11.618                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  11.992                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  12.584                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  12.901                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.484          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  13.385                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  13.032                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.WORD_ALIGNER_10_0/WA_DATA[1]:ALn
                                    
  13.032                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To:   CAEN_LINK_instance/I_conet_interf/word_rdy:EN
  Delay (ns):              2.041
  Slack (ns):              9.093
  Arrival (ns):            2.404
  Required (ns):          11.497
  Setup (ns):              0.245
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/word_rdy:EN
  Delay (ns):              2.081
  Slack (ns):              9.102
  Arrival (ns):            2.438
  Required (ns):          11.540
  Setup (ns):              0.202
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bh[4]:EN
  Delay (ns):              1.953
  Slack (ns):              9.204
  Arrival (ns):            2.286
  Required (ns):          11.490
  Setup (ns):              0.245
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/bh[3]:EN
  Delay (ns):              1.953
  Slack (ns):              9.204
  Arrival (ns):            2.286
  Required (ns):          11.490
  Setup (ns):              0.245
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/word_rdy:EN
  Delay (ns):              1.931
  Slack (ns):              9.210
  Arrival (ns):            2.287
  Required (ns):          11.497
  Setup (ns):              0.245
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To: CAEN_LINK_instance/I_conet_interf/word_rdy:EN
  data required time                                 11.497
  data arrival time                          -        2.404
  slack                                               9.093
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.363          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.363                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.437                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:Q (f)
               +     0.211          net: CAEN_LINK_instance/rx_charisk[0]
  0.648                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:B (f)
               +     0.143          cell: ADLIB:CFG3
  0.791                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:Y (f)
               +     0.159          net: CAEN_LINK_instance/I_conet_interf/N_51
  0.950                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:C (f)
               +     0.060          cell: ADLIB:CFG3
  1.010                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:Y (f)
               +     0.312          net: CAEN_LINK_instance/I_conet_interf/N_955
  1.322                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un8_rx_data_0_a2_0_a2_0_a2:C (f)
               +     0.060          cell: ADLIB:CFG4
  1.382                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un8_rx_data_0_a2_0_a2_0_a2:Y (f)
               +     0.475          net: CAEN_LINK_instance/I_conet_interf/un8_rx_data
  1.857                        CAEN_LINK_instance/I_conet_interf/un1_rl_wr10_1_0_0_0:C (f)
               +     0.057          cell: ADLIB:CFG3
  1.914                        CAEN_LINK_instance/I_conet_interf/un1_rl_wr10_1_0_0_0:Y (f)
               +     0.490          net: CAEN_LINK_instance/I_conet_interf/un1_rl_wr10_1_0_0_0
  2.404                        CAEN_LINK_instance/I_conet_interf/word_rdy:EN (f)
                                    
  2.404                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  10.500                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  10.757                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.404          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  11.161                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.380                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1:YL (r)
               +     0.362          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB1_rgbl_net_1
  11.742                       CAEN_LINK_instance/I_conet_interf/word_rdy:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  11.497                       CAEN_LINK_instance/I_conet_interf/word_rdy:EN
                                    
  11.497                       data required time


Operating Conditions : BEST

END SET rx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.255
  Arrival (ns):            3.254
  Required (ns):           4.509
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.329
  Slack (ns):              1.261
  Arrival (ns):            3.247
  Required (ns):           4.508
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.321
  Slack (ns):              1.270
  Arrival (ns):            3.245
  Required (ns):           4.515
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.320
  Slack (ns):              1.283
  Arrival (ns):            3.240
  Required (ns):           4.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.316
  Slack (ns):              1.313
  Arrival (ns):            3.220
  Required (ns):           4.533
  Setup (ns):              0.202
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  data required time                                  4.509
  data arrival time                          -        3.254
  slack                                               1.255
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.417          net: fpgack40_buf/U_GB_YWn
  2.342                        fpgack40_buf/U_GB_RGB1_RGB77:An (f)
               +     0.219          cell: ADLIB:RGB
  2.561                        fpgack40_buf/U_GB_RGB1_RGB77:YL (r)
               +     0.364          net: fpgack40_buf/U_GB_RGB1_RGB77_rgbl_net_1
  2.925                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  2.985                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:Q (r)
               +     0.269          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]
  3.254                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D (r)
                                    
  3.254                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     2.500          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.500                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.257          cell: ADLIB:GBM
  3.757                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.403          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.160                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:An (f)
               +     0.219          cell: ADLIB:RGB
  4.379                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2:YL (r)
               +     0.331          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB2_rgbl_net_1
  4.710                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  4.509                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
                                    
  4.509                        data required time


Operating Conditions : BEST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  Delay (ns):              0.949
  Slack (ns):              0.387
  Arrival (ns):            5.901
  Required (ns):           6.288
  Setup (ns):              1.712
  Minimum Period (ns):     7.613
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[7]
  Delay (ns):              0.950
  Slack (ns):              0.445
  Arrival (ns):            5.902
  Required (ns):           6.347
  Setup (ns):              1.653
  Minimum Period (ns):     7.555
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[1]
  Delay (ns):              0.839
  Slack (ns):              0.509
  Arrival (ns):            5.791
  Required (ns):           6.300
  Setup (ns):              1.700
  Minimum Period (ns):     7.491
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[0]
  Delay (ns):              0.834
  Slack (ns):              0.525
  Arrival (ns):            5.786
  Required (ns):           6.311
  Setup (ns):              1.689
  Minimum Period (ns):     7.475
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:D
  Delay (ns):              0.464
  Slack (ns):              7.268
  Arrival (ns):            5.415
  Required (ns):          12.683
  Setup (ns):              0.254
  Minimum Period (ns):     0.732
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
  data required time                                  6.288
  data arrival time                          -        5.901
  slack                                               0.387
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     3.183          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  3.183                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.374          cell: ADLIB:GBM
  3.557                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.580          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  4.137                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  4.454                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.498          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  4.952                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.060                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:Q (f)
               +     0.421          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2_txdout[0]
  5.481                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:B (f)
               +     0.224          cell: ADLIB:IP_INTERFACE
  5.705                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_189:IPB (f)
               +     0.196          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXDATA_net[9]
  5.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9] (f)
                                    
  5.901                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               -     1.712          Library setup time: ADLIB:SERDESIF_075_IP
  6.288                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXDATA[9]
                                    
  6.288                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.713
  Arrival (ns):            1.413
  Required (ns):          11.126
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.713
  Skew (ns):              -3.406
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To:   CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdout[0]:ALn
  Delay (ns):              1.413
  Slack (ns):              9.714
  Arrival (ns):            1.413
  Required (ns):          11.127
  Recovery (ns):           0.280
  Minimum Period (ns):    -1.714
  Skew (ns):              -3.407
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0]
  To: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
  data required time                                 11.126
  data arrival time                          -        1.413
  slack                                               9.713
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     0.783          cell: ADLIB:SERDESIF_075_IP
  0.783                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXRSTN[0] (r)
               +     0.630          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_2_TX_RESET_N
  1.413                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn (r)
                                    
  1.413                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK[0]
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK[0] (r)
               +     2.199          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK[0]
  10.199                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:An (f)
               +     0.257          cell: ADLIB:GBM
  10.456                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0:YWn (f)
               +     0.398          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_YWn
  10.854                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  11.073                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_0/U0_RGB1:YL (r)
               +     0.333          net: CAEN_LINK_instance/I_EPCS_SERDES/Lane2_TX_CLK
  11.406                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  11.126                       CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_2/txdin_p[0]:ALn
                                    
  11.126                       data required time


Operating Conditions : BEST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  Delay (ns):              1.313
  Slack (ns):             -0.916
  Arrival (ns):            6.816
  Required (ns):           5.900
  Setup (ns):              2.100
  Minimum Period (ns):     8.916
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[2]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[34]
  Delay (ns):              1.183
  Slack (ns):             -0.776
  Arrival (ns):            6.685
  Required (ns):           5.909
  Setup (ns):              2.091
  Minimum Period (ns):     8.776
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[5]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[37]
  Delay (ns):              1.207
  Slack (ns):             -0.726
  Arrival (ns):            6.700
  Required (ns):           5.974
  Setup (ns):              2.026
  Minimum Period (ns):     8.726
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[3]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[35]
  Delay (ns):              1.114
  Slack (ns):             -0.695
  Arrival (ns):            6.617
  Required (ns):           5.922
  Setup (ns):              2.078
  Minimum Period (ns):     8.695
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[7]:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[39]
  Delay (ns):              1.123
  Slack (ns):             -0.599
  Arrival (ns):            6.616
  Required (ns):           6.017
  Setup (ns):              1.983
  Minimum Period (ns):     8.599
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK
  To: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
  data required time                                  5.900
  data arrival time                          -        6.816
  slack                                              -0.916
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.586          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.653                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  4.970                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8:YL (r)
               +     0.533          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB8_rgbl_net_1
  5.503                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.590                        CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0/txdout[6]:Q (r)
               +     0.792          net: CAEN_LINK_instance/I_EPCS_SERDES/epcs_tx_intf_0_txdout[6]
  6.382                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:A (r)
               +     0.194          cell: ADLIB:IP_INTERFACE
  6.576                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/IP_INTERFACE_126:IPA (r)
               +     0.240          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/M_RDATA_HRDATA_net[38]
  6.816                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38] (r)
                                    
  6.816                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               -     2.100          Library setup time: ADLIB:SERDESIF_075_IP
  5.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:M_RDATA_HRDATA[38]
                                    
  5.900                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:ALn
  Delay (ns):              1.833
  Slack (ns):              5.778
  Arrival (ns):            7.335
  Required (ns):          13.113
  Recovery (ns):           0.354
  Minimum Period (ns):     2.222
  Skew (ns):               0.035
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[1]:ALn
  Delay (ns):              1.833
  Slack (ns):              5.778
  Arrival (ns):            7.335
  Required (ns):          13.113
  Recovery (ns):           0.354
  Minimum Period (ns):     2.222
  Skew (ns):               0.035
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[3]:ALn
  Delay (ns):              1.833
  Slack (ns):              5.788
  Arrival (ns):            7.335
  Required (ns):          13.123
  Recovery (ns):           0.354
  Minimum Period (ns):     2.212
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[2]:ALn
  Delay (ns):              1.833
  Slack (ns):              5.788
  Arrival (ns):            7.335
  Required (ns):          13.123
  Recovery (ns):           0.354
  Minimum Period (ns):     2.212
  Skew (ns):               0.025
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/SEL_R1[0]:ALn
  Delay (ns):              1.833
  Slack (ns):              5.788
  Arrival (ns):            7.335
  Required (ns):          13.123
  Recovery (ns):           0.354
  Minimum Period (ns):     2.212
  Skew (ns):               0.025
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:ALn
  data required time                                 13.113
  data arrival time                          -        7.335
  slack                                               5.778
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.583          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.650                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:An (f)
               +     0.317          cell: ADLIB:RGB
  4.967                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6:YL (r)
               +     0.535          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB6_rgbl_net_1
  5.502                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  5.589                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]:Q (r)
               +     0.322          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_reset_n[1]
  5.911                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:B (r)
               +     0.074          cell: ADLIB:CFG2
  5.985                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n:Y (r)
               +     1.350          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/tx_rst_n
  7.335                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:ALn (r)
                                    
  7.335                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  11.693                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  12.067                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.585          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  12.652                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:An (f)
               +     0.317          cell: ADLIB:RGB
  12.969                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7:YL (r)
               +     0.498          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB7_rgbl_net_1
  13.467                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:CLK (r)
               -     0.354          Library recovery time: ADLIB:SLE
  13.113                       CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_ENC_10.ENC_10/UD/URN/YREG[2]:ALn
                                    
  13.113                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

No Path 

END SET CAEN_LINK_instance/I_conet_interf/token:Q to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D
  Delay (ns):              0.546
  Slack (ns):             10.679
  Arrival (ns):            0.892
  Required (ns):          11.571
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[4]:D
  Delay (ns):              0.424
  Slack (ns):             10.802
  Arrival (ns):            0.777
  Required (ns):          11.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[2]:D
  Delay (ns):              0.418
  Slack (ns):             10.807
  Arrival (ns):            0.764
  Required (ns):          11.571
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D
  data required time                                 11.571
  data arrival time                          -        0.892
  slack                                              10.679
  ________________________________________________________
  Data arrival time calculation
  0.000                        tx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.346          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  0.346                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:CLK (r)
               +     0.060          cell: ADLIB:SLE
  0.406                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:Q (r)
               +     0.486          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]
  0.892                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D (r)
                                    
  0.892                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     2.551          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  10.551                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.257          cell: ADLIB:GBM
  10.808                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.389          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  11.197                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:An (f)
               +     0.219          cell: ADLIB:RGB
  11.416                       CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0:YL (r)
               +     0.356          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB0_rgbl_net_1
  11.772                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  11.571                       CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[1]:D
                                    
  11.571                       data required time


Operating Conditions : BEST

END SET tx_clk to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To:   CAEN_LINK_instance/I_conet_interf/inc[0]:D
  Delay (ns):              1.299
  Slack (ns):              0.648
  Arrival (ns):            5.577
  Required (ns):           6.225
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.536
  Slack (ns):              1.127
  Arrival (ns):            3.452
  Required (ns):           4.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.423
  Slack (ns):              1.246
  Arrival (ns):            3.333
  Required (ns):           4.579
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.329
  Slack (ns):              1.306
  Arrival (ns):            3.245
  Required (ns):           4.551
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.330
  Slack (ns):              1.311
  Arrival (ns):            3.240
  Required (ns):           4.551
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/pckw:CLK
  To: CAEN_LINK_instance/I_conet_interf/inc[0]:D
  data required time                                  6.225
  data arrival time                          -        5.577
  slack                                               0.648
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.608          net: fpgack40_buf/U_GB_YWn
  3.457                        fpgack40_buf/U_GB_RGB1_RGB74:An (f)
               +     0.316          cell: ADLIB:RGB
  3.773                        fpgack40_buf/U_GB_RGB1_RGB74:YR (r)
               +     0.505          net: fpgack40_buf/U_GB_RGB1_RGB74_rgbr_net_1
  4.278                        CAEN_LINK_instance/I_conet_interf/pckw:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.365                        CAEN_LINK_instance/I_conet_interf/pckw:Q (r)
               +     1.212          net: CAEN_LINK_instance/I_conet_interf/pckw
  5.577                        CAEN_LINK_instance/I_conet_interf/inc[0]:D (r)
                                    
  5.577                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  4.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  5.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.578          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  5.645                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  5.962                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:YL (r)
               +     0.517          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3_rgbl_net_1
  6.479                        CAEN_LINK_instance/I_conet_interf/inc[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  6.225                        CAEN_LINK_instance/I_conet_interf/inc[0]:D
                                    
  6.225                        data required time


Operating Conditions : WORST

END SET FPGACK40 to CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/endpck:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/Q_arst0_i_rs:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain CAEN_LINK_instance/I_conet_interf/token:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/toksr:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL0

SET Register to Register

Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.505
  Slack (ns):             39.246
  Arrival (ns):           17.737
  Required (ns):          56.983
  Setup (ns):              0.254
  Minimum Period (ns):    10.754
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/ConfigMaster_0/state[9]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  Delay (ns):             10.481
  Slack (ns):             39.268
  Arrival (ns):           17.715
  Required (ns):          56.983
  Setup (ns):              0.254
  Minimum Period (ns):    10.732
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             10.458
  Slack (ns):             39.282
  Arrival (ns):           17.690
  Required (ns):          56.972
  Setup (ns):              0.254
  Minimum Period (ns):    10.718
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/ConfigMaster_0/state[9]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[14]:D
  Delay (ns):             10.434
  Slack (ns):             39.304
  Arrival (ns):           17.668
  Required (ns):          56.972
  Setup (ns):              0.254
  Minimum Period (ns):    10.696
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/bytecount[13]:D
  Delay (ns):             10.388
  Slack (ns):             39.362
  Arrival (ns):           17.620
  Required (ns):          56.982
  Setup (ns):              0.254
  Minimum Period (ns):    10.638
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
  data required time                                 56.983
  data arrival time                          -       17.737
  slack                                              39.246
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.415                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  6.731                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.501          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  7.232                        EPCS_Demo_instance/ConfigMaster_0/state[7]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  7.319                        EPCS_Demo_instance/ConfigMaster_0/state[7]:Q (r)
               +     0.991          net: EPCS_Demo_instance/ConfigMaster_0/state_dup[7]
  8.310                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3[1]:D (r)
               +     0.143          cell: ADLIB:CFG4
  8.453                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3[1]:Y (f)
               +     0.300          net: EPCS_Demo_instance/ConfigMaster_0/un36_i_a2_3[1]
  8.753                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[1]:B (f)
               +     0.287          cell: ADLIB:CFG4
  9.040                        EPCS_Demo_instance/ConfigMaster_0/un36_i_a2[1]:Y (f)
               +     0.836          net: EPCS_Demo_instance/ConfigMaster_0/N_445
  9.876                        EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:D (f)
               +     0.287          cell: ADLIB:CFG4
  10.163                       EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0:Y (f)
               +     0.236          net: EPCS_Demo_instance/ConfigMaster_0/d_state102_1_0
  10.399                       EPCS_Demo_instance/ConfigMaster_0/d_state98:C (f)
               +     0.209          cell: ADLIB:CFG4
  10.608                       EPCS_Demo_instance/ConfigMaster_0/d_state98:Y (f)
               +     0.876          net: EPCS_Demo_instance/ConfigMaster_0/d_state98
  11.484                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:C (f)
               +     0.164          cell: ADLIB:CFG3
  11.648                       EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1:Y (f)
               +     0.614          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_0_sqmuxa_1
  12.262                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:C (f)
               +     0.099          cell: ADLIB:CFG4
  12.361                       EPCS_Demo_instance/ConfigMaster_0/un1_d_HWDATA_1_sqmuxa_tz:Y (r)
               +     0.532          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1
  12.893                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:B (r)
               +     0.235          cell: ADLIB:ARI1_CC
  13.128                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]:UB (f)
               +     0.000          net: NET_CC_CONFIG4128
  13.128                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:UB[0] (f)
               +     0.863          cell: ADLIB:CC_CONFIG
  13.991                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI76S21[0]_CC_0:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG4153
  13.991                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI720Q9[8]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  14.057                       EPCS_Demo_instance/ConfigMaster_0/ins1_RNI720Q9[8]:S (r)
               +     1.009          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m1Z[8]
  15.066                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:D (r)
               +     0.235          cell: ADLIB:ARI1_CC
  15.301                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIOB0LN1[8]:UB (f)
               +     0.000          net: NET_CC_CONFIG4266
  15.301                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:UB[6] (f)
               +     0.737          cell: ADLIB:CC_CONFIG
  16.038                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI7BG43[1]_CC_1:CC[10] (f)
               +     0.000          net: NET_CC_CONFIG4279
  16.038                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNID1HUD3[12]:CC (f)
               +     0.056          cell: ADLIB:ARI1_CC
  16.094                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNID1HUD3[12]:S (r)
               +     0.610          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m2[12]
  16.704                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIURSVKH[12]:D (r)
               +     0.278          cell: ADLIB:ARI1_CC
  16.982                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNIURSVKH[12]:UB (f)
               +     0.000          net: NET_CC_CONFIG389
  16.982                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:UB[2] (f)
               +     0.614          cell: ADLIB:CC_CONFIG
  17.596                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNI3DMB8[2]_CC_1:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG399
  17.596                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:CC (r)
               +     0.066          cell: ADLIB:ARI1_CC
  17.662                       EPCS_Demo_instance/ConfigMaster_0/bytecount_RNO[15]:S (r)
               +     0.075          net: EPCS_Demo_instance/ConfigMaster_0/d_bytecount_m3[15]
  17.737                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D (r)
                                    
  17.737                       data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.615          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.415                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:An (f)
               +     0.316          cell: ADLIB:RGB
  56.731                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6:YR (r)
               +     0.506          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB6_rgbr_net_1
  57.237                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  56.983                       EPCS_Demo_instance/ConfigMaster_0/bytecount[15]:D
                                    
  56.983                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[12]:ALn
  Delay (ns):              2.566
  Slack (ns):             47.067
  Arrival (ns):            9.832
  Required (ns):          56.899
  Recovery (ns):           0.353
  Minimum Period (ns):     2.933
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/mask[0]:ALn
  Delay (ns):              2.566
  Slack (ns):             47.067
  Arrival (ns):            9.832
  Required (ns):          56.899
  Recovery (ns):           0.353
  Minimum Period (ns):     2.933
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[6]:ALn
  Delay (ns):              2.566
  Slack (ns):             47.067
  Arrival (ns):            9.832
  Required (ns):          56.899
  Recovery (ns):           0.353
  Minimum Period (ns):     2.933
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[4]:ALn
  Delay (ns):              2.566
  Slack (ns):             47.067
  Arrival (ns):            9.832
  Required (ns):          56.899
  Recovery (ns):           0.353
  Minimum Period (ns):     2.933
  Skew (ns):               0.014
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To:   EPCS_Demo_instance/ConfigMaster_0/expected[12]:ALn
  Delay (ns):              2.566
  Slack (ns):             47.067
  Arrival (ns):            9.832
  Required (ns):          56.899
  Recovery (ns):           0.353
  Minimum Period (ns):     2.933
  Skew (ns):               0.014
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK
  To: EPCS_Demo_instance/ConfigMaster_0/mask[12]:ALn
  data required time                                 56.899
  data arrival time                          -        9.832
  slack                                              47.067
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  5.164                        
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  5.622                        EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.800                        EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.624          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  6.424                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12:An (f)
               +     0.316          cell: ADLIB:RGB
  6.740                        EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12:YR (r)
               +     0.526          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB12_rgbr_net_1
  7.266                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:CLK (r)
               +     0.092          cell: ADLIB:SLE
  7.358                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep:Q (r)
               +     1.588          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep
  8.946                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  9.262                        EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0:YR (r)
               +     0.570          net: EPCS_Demo_instance/CORERESETP_0/MSS_HPMS_READY_int_rep_RNIOB72/U0_RGB1_RGB0_rgbr_net_1
  9.832                        EPCS_Demo_instance/ConfigMaster_0/mask[12]:ALn (r)
                                    
  9.832                        data arrival time
  ________________________________________________________
  Data required time calculation
  50.000                       EPCS_Demo_instance/CCC_0/GL0
               +     0.000          Clock source
  50.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL0 (r)
               +     5.164          Clock generation
  55.164                       
               +     0.458          net: EPCS_Demo_instance/CCC_0/GL0_net
  55.622                       EPCS_Demo_instance/CCC_0/GL0_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  55.800                       EPCS_Demo_instance/CCC_0/GL0_INST:YEn (f)
               +     0.620          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_YWn_GEast
  56.420                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  56.736                       EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1:YR (r)
               +     0.516          net: EPCS_Demo_instance/CCC_0/GL0_INST/U0_RGB1_RGB1_rgbr_net_1
  57.252                       EPCS_Demo_instance/ConfigMaster_0/mask[12]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  56.899                       EPCS_Demo_instance/ConfigMaster_0/mask[12]:ALn
                                    
  56.899                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

No Path 

END SET EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT to EPCS_Demo_instance/CCC_0/GL0

----------------------------------------------------

Clock Domain EPCS_Demo_instance/CCC_0/GL1

SET Register to Register

Path 1
  From: clock_counter[5]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.800
  Slack (ns):             21.912
  Arrival (ns):            9.675
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     3.088
  Operating Conditions:    WORST

Path 2
  From: clock_counter[4]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.604
  Slack (ns):             22.119
  Arrival (ns):            9.468
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     2.881
  Operating Conditions:    WORST

Path 3
  From: clock_counter[2]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.569
  Slack (ns):             22.154
  Arrival (ns):            9.433
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     2.846
  Operating Conditions:    WORST

Path 4
  From: clock_counter[3]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.532
  Slack (ns):             22.180
  Arrival (ns):            9.407
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     2.820
  Operating Conditions:    WORST

Path 5
  From: clock_counter[6]:CLK
  To:   state_clock[0]:D
  Delay (ns):              2.538
  Slack (ns):             22.185
  Arrival (ns):            9.402
  Required (ns):          31.587
  Setup (ns):              0.254
  Minimum Period (ns):     2.815
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_counter[5]:CLK
  To: state_clock[0]:D
  data required time                                 31.587
  data arrival time                          -        9.675
  slack                                              21.912
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.535          net: clk40
  6.875                        clock_counter[5]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.983                        clock_counter[5]:Q (f)
               +     0.432          net: clock_counter[5]
  7.415                        state_clock_ns_1_0_.m15_e_11:A (f)
               +     0.287          cell: ADLIB:CFG4
  7.702                        state_clock_ns_1_0_.m15_e_11:Y (f)
               +     0.503          net: state_clock_ns_1_0_.m15_e_11
  8.205                        state_clock_ns_1_0_.m15_e:A (f)
               +     0.287          cell: ADLIB:CFG4
  8.492                        state_clock_ns_1_0_.m15_e:Y (f)
               +     0.450          net: state_clock_ns_1_0_.N_43_mux
  8.942                        state_clock_ns_1_0_.m17:A (f)
               +     0.221          cell: ADLIB:CFG3
  9.163                        state_clock_ns_1_0_.m17:Y (r)
               +     0.235          net: state_clock_ns_1_0_.N_44_mux
  9.398                        state_clock_ns_1_0_.m24:D (r)
               +     0.202          cell: ADLIB:CFG4
  9.600                        state_clock_ns_1_0_.m24:Y (r)
               +     0.075          net: state_clock_ns[0]
  9.675                        state_clock[0]:D (r)
                                    
  9.675                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  29.835                       
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.294                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  30.472                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  31.023                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  31.340                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.501          net: clk40
  31.841                       state_clock[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  31.587                       state_clock[0]:D
                                    
  31.587                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: lvCLKLOS
  To:   state_clock[1]:D
  Delay (ns):              6.453
  Arrival (ns):            6.453
  Setup (ns):              0.174
  External Setup (ns):    -0.015
  Operating Conditions:    WORST

Path 2
  From: lvCLKLOS
  To:   state_clock[0]:D
  Delay (ns):              6.452
  Arrival (ns):            6.452
  Setup (ns):              0.174
  External Setup (ns):    -0.024
  Operating Conditions:    WORST

Path 3
  From: lvCLKLOS
  To:   clock_selection[0]:D
  Delay (ns):              4.059
  Arrival (ns):            4.059
  Setup (ns):              0.201
  External Setup (ns):    -0.326
  Operating Conditions:     BEST

Path 4
  From: lvCLKLOS
  To:   clock_selection[1]:D
  Delay (ns):              3.596
  Arrival (ns):            3.596
  Setup (ns):              0.201
  External Setup (ns):    -0.796
  Operating Conditions:     BEST


Expanded Path 1
  From: lvCLKLOS
  To: state_clock[1]:D
  data required time                                    N/C
  data arrival time                          -        6.453
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        lvCLKLOS (r)
               +     0.000          net: lvCLKLOS
  0.000                        lvCLKLOS_ibuf/U0/U_IOPAD:PAD (r)
               +     1.960          cell: ADLIB:IOPAD_IN
  1.960                        lvCLKLOS_ibuf/U0/U_IOPAD:Y (r)
               +     0.030          net: lvCLKLOS_ibuf/U0/YIN1
  1.990                        lvCLKLOS_ibuf/U0/U_IOINFF:A (r)
               +     0.088          cell: ADLIB:IOINFF_BYPASS
  2.078                        lvCLKLOS_ibuf/U0/U_IOINFF:Y (r)
               +     3.035          net: lvCLKLOS_0
  5.113                        state_clock_ns_1_0_.m22_1_0:B (r)
               +     0.225          cell: ADLIB:CFG3
  5.338                        state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.221          net: state_clock_ns_1_0_.m22_1_0
  5.559                        state_clock_ns_1_0_.m22:C (f)
               +     0.209          cell: ADLIB:CFG3
  5.768                        state_clock_ns_1_0_.m22:Y (f)
               +     0.313          net: state_clock_ns_1_0_.N_31_mux
  6.081                        state_clock_ns_1_0_.m26:C (f)
               +     0.296          cell: ADLIB:CFG4
  6.377                        state_clock_ns_1_0_.m26:Y (f)
               +     0.076          net: state_clock_ns[1]
  6.453                        state_clock[1]:D (f)
                                    
  6.453                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  N/C                          
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  N/C                          EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.493          net: clk40
  N/C                          state_clock[1]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  N/C                          state_clock[1]:D


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: clock_selection[0]:CLK
  To:   CLK_SEL1
  Delay (ns):              8.350
  Arrival (ns):           15.198
  Clock to Out (ns):      15.198
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   CLKLEDR
  Delay (ns):              7.048
  Arrival (ns):           13.896
  Clock to Out (ns):      13.896
  Operating Conditions:    WORST

Path 3
  From: clock_selection[1]:CLK
  To:   CLK_SEL2
  Delay (ns):              6.977
  Arrival (ns):           13.834
  Clock to Out (ns):      13.834
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   CLKLEDG
  Delay (ns):              6.610
  Arrival (ns):           13.467
  Clock to Out (ns):      13.467
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[0]:CLK
  To: CLK_SEL1
  data required time                                    N/C
  data arrival time                          -       15.198
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.508          net: clk40
  6.848                        clock_selection[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.956                        clock_selection[0]:Q (f)
               +     5.429          net: CLKLEDR_c
  12.385                       CLK_SEL1_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  12.715                       CLK_SEL1_obuf/U0/U_IOOUTFF:Y (f)
               +     0.113          net: CLK_SEL1_obuf/U0/DOUT
  12.828                       CLK_SEL1_obuf/U0/U_IOPAD:D (f)
               +     2.370          cell: ADLIB:IOPAD_TRI
  15.198                       CLK_SEL1_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: CLK_SEL1
  15.198                       CLK_SEL1 (f)
                                    
  15.198                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  N/C                          EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  N/C                          
                                    
  N/C                          CLK_SEL1 (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[1]:D
  Delay (ns):              1.451
  Slack (ns):             25.150
  Arrival (ns):            4.366
  Required (ns):          29.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 2
  From: vme_int_instance/regs.clocksel[0]:CLK
  To:   state_clock[0]:D
  Delay (ns):              1.450
  Slack (ns):             25.158
  Arrival (ns):            4.365
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 3
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              1.372
  Slack (ns):             25.209
  Arrival (ns):            4.307
  Required (ns):          29.516
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 4
  From: vme_int_instance/regs.clocksel[1]:CLK
  To:   clock_selection[1]:D
  Delay (ns):              0.952
  Slack (ns):             25.636
  Arrival (ns):            3.887
  Required (ns):          29.523
  Setup (ns):              0.201
  Operating Conditions:     BEST

Path 5
  From: vme_int_instance/regs.clocksel[2]:CLK
  To:   clock_selection[0]:D
  Delay (ns):              0.641
  Slack (ns):             25.965
  Arrival (ns):            3.551
  Required (ns):          29.516
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: vme_int_instance/regs.clocksel[0]:CLK
  To: state_clock[1]:D
  data required time                                 29.516
  data arrival time                          -        4.366
  slack                                              25.150
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  0.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  1.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  1.925                        fpgack40_buf/U_GB:YEn (f)
               +     0.424          net: fpgack40_buf/U_GB_YWn_GEast
  2.349                        fpgack40_buf/U_GB_RGB1_RGB41:An (f)
               +     0.219          cell: ADLIB:RGB
  2.568                        fpgack40_buf/U_GB_RGB1_RGB41:YL (r)
               +     0.347          net: fpgack40_buf/U_GB_RGB1_RGB41_rgbl_net_1
  2.915                        vme_int_instance/regs.clocksel[0]:CLK (r)
               +     0.074          cell: ADLIB:SLE
  2.989                        vme_int_instance/regs.clocksel[0]:Q (f)
               +     0.839          net: regs.clocksel[0]
  3.828                        state_clock_ns_1_0_.m22:B (f)
               +     0.069          cell: ADLIB:CFG3
  3.897                        state_clock_ns_1_0_.m22:Y (r)
               +     0.222          net: state_clock_ns_1_0_.N_31_mux
  4.119                        state_clock_ns_1_0_.m26:C (r)
               +     0.195          cell: ADLIB:CFG4
  4.314                        state_clock_ns_1_0_.m26:Y (r)
               +     0.052          net: state_clock_ns[1]
  4.366                        state_clock[1]:D (r)
                                    
  4.366                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     3.341          Clock generation
  28.341                       
               +     0.317          net: EPCS_Demo_instance/CCC_0/GL1_net
  28.658                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.122          cell: ADLIB:GBM
  28.780                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.378          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  29.158                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.219          cell: ADLIB:RGB
  29.377                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.340          net: clk40
  29.717                       state_clock[1]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  29.516                       state_clock[1]:D
                                    
  29.516                       data required time


Operating Conditions : BEST

END SET FPGACK40 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

Path 1
  From: GBTX_RXRDY
  To:   state_clock[1]:D
  Delay (ns):              7.087
  Slack (ns):             20.381
  Arrival (ns):           11.087
  Required (ns):          31.468
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   state_clock[0]:D
  Delay (ns):              7.086
  Slack (ns):             20.390
  Arrival (ns):           11.086
  Required (ns):          31.476
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   clock_selection[0]:D
  Delay (ns):              4.104
  Slack (ns):             21.281
  Arrival (ns):            8.104
  Required (ns):          29.385
  Setup (ns):              0.201
  Operating Conditions:     BEST


Expanded Path 1
  From: GBTX_RXRDY
  To: state_clock[1]:D
  data required time                                 31.468
  data arrival time                          -       11.087
  slack                                              20.381
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.730          net: GBTX_RXRDY_0
  9.885                        state_clock_ns_1_0_.m22_1_0:A (f)
               +     0.087          cell: ADLIB:CFG3
  9.972                        state_clock_ns_1_0_.m22_1_0:Y (f)
               +     0.221          net: state_clock_ns_1_0_.m22_1_0
  10.193                       state_clock_ns_1_0_.m22:C (f)
               +     0.209          cell: ADLIB:CFG3
  10.402                       state_clock_ns_1_0_.m22:Y (f)
               +     0.313          net: state_clock_ns_1_0_.N_31_mux
  10.715                       state_clock_ns_1_0_.m26:C (f)
               +     0.296          cell: ADLIB:CFG4
  11.011                       state_clock_ns_1_0_.m26:Y (f)
               +     0.076          net: state_clock_ns[1]
  11.087                       state_clock[1]:D (f)
                                    
  11.087                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  25.000                       EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.690          Clock generation
  29.690                       
               +     0.445          net: EPCS_Demo_instance/CCC_0/GL1_net
  30.135                       EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.173          cell: ADLIB:GBM
  30.308                       EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.534          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  30.842                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.307          cell: ADLIB:RGB
  31.149                       EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.493          net: clk40
  31.642                       state_clock[1]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  31.468                       state_clock[1]:D
                                    
  31.468                       data required time


Operating Conditions : WORST

END SET DCLK0 to EPCS_Demo_instance/CCC_0/GL1

----------------------------------------------------

Clock Domain EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

SET Register to Register

Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  Delay (ns):              2.385
  Slack (ns):              1.165
  Arrival (ns):            2.385
  Required (ns):           3.550
  Setup (ns):              0.245
  Minimum Period (ns):    -1.165
  Operating Conditions:     BEST

Path 2
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:D
  Delay (ns):              1.797
  Slack (ns):              1.806
  Arrival (ns):            1.797
  Required (ns):           3.603
  Setup (ns):              0.201
  Minimum Period (ns):    -1.806
  Operating Conditions:     BEST

Path 3
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PSEL
  Delay (ns):              6.734
  Slack (ns):             90.732
  Arrival (ns):           12.387
  Required (ns):         103.119
  Setup (ns):              2.663
  Minimum Period (ns):    18.536
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORECONFIGP_0/SDIF0_PENABLE_0:CLK
  To:   CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:APB_PENABLE
  Delay (ns):              6.112
  Slack (ns):             93.294
  Arrival (ns):           11.773
  Required (ns):         105.067
  Setup (ns):              0.715
  Minimum Period (ns):    13.412
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORECONFIGP_0/psel:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PRDATA_0[14]:D
  Delay (ns):              4.318
  Slack (ns):             95.274
  Arrival (ns):            9.971
  Required (ns):         105.245
  Setup (ns):              0.254
  Minimum Period (ns):     9.452
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB
  To: EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
  data required time                                  3.550
  data arrival time                          -        2.385
  slack                                               1.165
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     0.587          cell: ADLIB:MSS_075_IP
  0.587                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:PER2_FABRIC_PENABLE (r)
               +     0.989          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_TMP_0_FIC_2_APB_MASTER_PENABLE
  1.576                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:A (r)
               +     0.098          cell: ADLIB:CFG2
  1.674                        EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel:Y (f)
               +     0.070          net: EPCS_Demo_instance/CORECONFIGP_0/un1_fic_2_apb_m_psel_i_0
  1.744                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:A (f)
               +     0.060          cell: ADLIB:CFG3
  1.804                        EPCS_Demo_instance/CORECONFIGP_0/un1_next_state_0_sqmuxa_i_m4:Y (f)
               +     0.151          net: EPCS_Demo_instance/CORECONFIGP_0/N_41
  1.955                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:B (f)
               +     0.060          cell: ADLIB:CFG3
  2.015                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0_RNO:Y (f)
               +     0.370          net: EPCS_Demo_instance/CORECONFIGP_0/N_40_i
  2.385                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN (f)
                                    
  2.385                        data arrival time
  ________________________________________________________
  Data required time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     2.543          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  2.543                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.257          cell: ADLIB:GBM
  2.800                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.428          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  3.228                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.218          cell: ADLIB:RGB
  3.446                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.349          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  3.795                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:CLK (r)
               -     0.245          Library setup time: ADLIB:SLE
  3.550                        EPCS_Demo_instance/CORECONFIGP_0/FIC_2_APB_M_PREADY_0:EN
                                    
  3.550                        data required time


Operating Conditions : BEST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  Delay (ns):              1.184
  Slack (ns):            198.447
  Arrival (ns):            6.710
  Required (ns):         205.157
  Recovery (ns):           0.353
  Minimum Period (ns):     1.553
  Skew (ns):               0.016
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To:   EPCS_Demo_instance/CORECONFIGP_0/state[0]:ALn
  Delay (ns):              1.184
  Slack (ns):            198.447
  Arrival (ns):            6.710
  Required (ns):         205.157
  Recovery (ns):           0.353
  Minimum Period (ns):     1.553
  Skew (ns):               0.016
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK
  To: EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
  data required time                                205.157
  data arrival time                          -        6.710
  slack                                             198.447
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  3.680                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  4.054                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  4.677                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  4.993                        EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.533          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  5.526                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.634                        EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1:Q (f)
               +     0.327          net: EPCS_Demo_instance/CORECONFIGP_0/state_illegalpipe1_0
  5.961                        EPCS_Demo_instance/CORECONFIGP_0/state_4:A (f)
               +     0.221          cell: ADLIB:CFG2
  6.182                        EPCS_Demo_instance/CORECONFIGP_0/state_4:Y (r)
               +     0.528          net: EPCS_Demo_instance/CORECONFIGP_0/N_26_i
  6.710                        EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn (r)
                                    
  6.710                        data arrival time
  ________________________________________________________
  Data required time calculation
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
               +     0.000          Clock source
  200.000                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_075_IP:CLK_CONFIG_APB (r)
               +     3.680          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB
  203.680                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:An (f)
               +     0.374          cell: ADLIB:GBM
  204.054                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907:YEn (f)
               +     0.623          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_YWn_GEast
  204.677                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  204.993                      EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1:YR (r)
               +     0.517          net: EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/MSS_ADLIB_INST_RNIJ907/U0_RGB1_YR
  205.510                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  205.157                      EPCS_Demo_instance/CORECONFIGP_0/state[1]:ALn
                                    
  205.157                      data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/EPCS_Demo_sb_HPMS_0/CLK_CONFIG_APB

----------------------------------------------------

Clock Domain EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

SET Register to Register

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.897
  Slack (ns):             16.760
  Arrival (ns):           11.553
  Required (ns):          28.313
  Setup (ns):              0.308
  Minimum Period (ns):     3.240
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[5]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.650
  Slack (ns):             17.007
  Arrival (ns):           11.306
  Required (ns):          28.313
  Setup (ns):              0.308
  Minimum Period (ns):     2.993
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[3]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.636
  Slack (ns):             17.021
  Arrival (ns):           11.292
  Required (ns):          28.313
  Setup (ns):              0.308
  Minimum Period (ns):     2.979
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.553
  Slack (ns):             17.116
  Arrival (ns):           11.197
  Required (ns):          28.313
  Setup (ns):              0.308
  Minimum Period (ns):     2.884
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  Delay (ns):              2.475
  Slack (ns):             17.194
  Arrival (ns):           11.119
  Required (ns):          28.313
  Setup (ns):              0.308
  Minimum Period (ns):     2.806
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
  data required time                                 28.313
  data arrival time                          -       11.553
  slack                                              16.760
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.609          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.800                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  8.116                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.540          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  8.656                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  8.743                        EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]:Q (r)
               +     0.696          net: EPCS_Demo_instance/CORERESETP_0/count_sdif0[9]
  9.439                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:A (r)
               +     0.326          cell: ADLIB:CFG4
  9.765                        EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7:Y (f)
               +     0.300          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0_7
  10.065                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:B (f)
               +     0.287          cell: ADLIB:CFG4
  10.352                       EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0:Y (f)
               +     1.201          net: EPCS_Demo_instance/CORERESETP_0/un14_count_sdif0
  11.553                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN (f)
                                    
  11.553                       data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.609          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.800                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.116                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.505          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.621                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:CLK (r)
               -     0.308          Library setup time: ADLIB:SLE
  28.313                       EPCS_Demo_instance/CORERESETP_0/release_sdif0_core:EN
                                    
  28.313                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
  Delay (ns):              1.195
  Slack (ns):             18.454
  Arrival (ns):            9.821
  Required (ns):          28.275
  Recovery (ns):           0.353
  Minimum Period (ns):     1.546
  Skew (ns):              -0.002
  Operating Conditions:    WORST

Path 2
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[8]:ALn
  Delay (ns):              1.195
  Slack (ns):             18.454
  Arrival (ns):            9.821
  Required (ns):          28.275
  Recovery (ns):           0.353
  Minimum Period (ns):     1.546
  Skew (ns):              -0.002
  Operating Conditions:    WORST

Path 3
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[4]:ALn
  Delay (ns):              1.195
  Slack (ns):             18.454
  Arrival (ns):            9.821
  Required (ns):          28.275
  Recovery (ns):           0.353
  Minimum Period (ns):     1.546
  Skew (ns):              -0.002
  Operating Conditions:    WORST

Path 4
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[2]:ALn
  Delay (ns):              1.195
  Slack (ns):             18.454
  Arrival (ns):            9.821
  Required (ns):          28.275
  Recovery (ns):           0.353
  Minimum Period (ns):     1.546
  Skew (ns):              -0.002
  Operating Conditions:    WORST

Path 5
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To:   EPCS_Demo_instance/CORERESETP_0/count_sdif0[0]:ALn
  Delay (ns):              1.195
  Slack (ns):             18.454
  Arrival (ns):            9.821
  Required (ns):          28.275
  Recovery (ns):           0.353
  Minimum Period (ns):     1.546
  Skew (ns):              -0.002
  Operating Conditions:    WORST


Expanded Path 1
  From: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK
  To: EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
  data required time                                 28.275
  data arrival time                          -        9.821
  slack                                              18.454
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  3.101                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  3.253                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  6.817                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  7.191                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.611          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  7.802                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:An (f)
               +     0.316          cell: ADLIB:RGB
  8.118                        EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1:YR (r)
               +     0.508          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_YR
  8.626                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:CLK (r)
               +     0.092          cell: ADLIB:SLE
  8.718                        EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc:Q (r)
               +     1.103          net: EPCS_Demo_instance/CORERESETP_0/sdif0_areset_n_rcosc
  9.821                        EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn (r)
                                    
  9.821                        data arrival time
  ________________________________________________________
  Data required time calculation
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
               +     0.000          Clock source
  20.000                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT (r)
               +     3.101          net: EPCS_Demo_instance/FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
  23.101                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:A (r)
               +     0.152          cell: ADLIB:RCOSC_25_50MHZ_FAB
  23.253                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB:CLKOUT (r)
               +     3.564          net: EPCS_Demo_instance/FABOSC_0/N_RCOSC_25_50MHZ_CLKINT
  26.817                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:An (f)
               +     0.374          cell: ADLIB:GBM
  27.191                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT:YEn (f)
               +     0.609          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_YWn_GEast
  27.800                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:An (f)
               +     0.316          cell: ADLIB:RGB
  28.116                       EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0:YR (r)
               +     0.512          net: EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1_RGB0_rgbr_net_1
  28.628                       EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.275                       EPCS_Demo_instance/CORERESETP_0/release_sdif3_core:ALn
                                    
  28.275                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to EPCS_Demo_instance/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT

----------------------------------------------------

Clock Domain atck

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK

SET Register to Register

Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.636
  Arrival (ns):           17.364
  Setup (ns):             -0.941
  Minimum Period (ns):    32.846
  Operating Conditions:    WORST

Path 2
  From: ident_coreinst/IICE_INST/b3_SoW/genblk9.b3_PfG[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              8.482
  Arrival (ns):           17.224
  Setup (ns):             -0.941
  Minimum Period (ns):    32.566
  Operating Conditions:    WORST

Path 3
  From: ident_coreinst/IICE_INST/b3_SoW/virOut/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.941
  Arrival (ns):           16.660
  Setup (ns):             -0.941
  Minimum Period (ns):    31.438
  Operating Conditions:    WORST

Path 4
  From: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.675
  Arrival (ns):           16.358
  Setup (ns):             -0.941
  Minimum Period (ns):    30.834
  Operating Conditions:    WORST

Path 5
  From: ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[0]:CLK
  To:   ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  Delay (ns):              7.580
  Arrival (ns):           16.279
  Setup (ns):             -0.941
  Minimum Period (ns):    30.676
  Operating Conditions:    WORST


Expanded Path 1
  From: ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK
  To: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO
  data required time                                    N/C
  data arrival time                          -       17.364
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atck
               +     0.000          Clock source
  0.000                        atck (r)
               +     0.000          net: atck
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     3.088          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  3.088                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     3.825          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  6.913                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.374          cell: ADLIB:GBM
  7.287                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.583          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  7.870                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.317          cell: ADLIB:RGB
  8.187                        ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YL (r)
               +     0.541          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbl_net_1
  8.728                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  8.836                        ident_coreinst/IICE_INST/b3_SoW/samplerStatus/genblk1.b13_PLF_2grFt_FH9[0]:Q (f)
               +     0.844          net: ident_coreinst/IICE_INST/b3_SoW/ttdo
  9.680                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:C (f)
               +     0.221          cell: ADLIB:CFG4
  9.901                        ident_coreinst/IICE_INST/b3_SoW/b7_yYh03wy_u_i:Y (r)
               +     0.618          net: ident_coreinst/IICE_INST/N_13
  10.519                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:B (r)
               +     0.100          cell: ADLIB:CFG2
  10.619                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_a2:Y (f)
               +     0.301          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/N_61
  10.920                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:B (f)
               +     0.311          cell: ADLIB:CFG4
  11.231                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1:Y (f)
               +     0.220          net: ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_1
  11.451                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:C (f)
               +     0.164          cell: ADLIB:CFG4
  11.615                       ident_coreinst/IICE_INST/b8_uKr_IFLY/b3_PLF_0_2:Y (f)
               +     0.611          net: ident_coreinst/b3_PLF_0_2
  12.226                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:C (f)
               +     0.147          cell: ADLIB:CFG4
  12.373                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1:Y (r)
               +     0.439          net: ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF_1_1
  12.812                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:B (r)
               +     0.225          cell: ADLIB:CFG3
  13.037                       ident_coreinst/comm_block_INST/b7_Rcmi_ql/b3_PLF:Y (f)
               +     0.302          net: ident_coreinst/comm_block_INST/b6_PLF_Bq
  13.339                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:C (f)
               +     0.311          cell: ADLIB:CFG4
  13.650                       ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2:Y (f)
               +     2.196          net: ident_coreinst/comm_block_INST/jtagi/b9_PLF_6lNa2
  15.846                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:A (f)
               +     0.199          cell: ADLIB:IP_INTERFACE
  16.045                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/IP_INTERFACE_0:IPA (f)
               +     1.319          net: ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/UTDO_net
  17.364                       ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO (f)
                                    
  17.364                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (f)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (f)
               -    -0.941          Library setup time: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDO


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: atdi
  To:   ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  Delay (ns):              3.673
  Arrival (ns):            3.673
  Setup (ns):              0.201
  External Setup (ns):    -1.912
  Operating Conditions:     BEST

Path 2
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b10_nfs_M9kYfr[4]:D
  Delay (ns):              3.530
  Arrival (ns):            3.530
  Setup (ns):              0.201
  External Setup (ns):    -2.058
  Operating Conditions:     BEST

Path 3
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/genblk5.b12_uRrc2XfY_rbN[22]:D
  Delay (ns):              3.412
  Arrival (ns):            3.412
  Setup (ns):              0.202
  External Setup (ns):    -2.187
  Operating Conditions:     BEST

Path 4
  From: atdi
  To:   ident_coreinst/IICE_INST/b5_nUTGT/cntrl_chain/b15_vABZ3qsY_ub3Rme:D
  Delay (ns):              3.361
  Arrival (ns):            3.361
  Setup (ns):              0.201
  External Setup (ns):    -2.231
  Operating Conditions:     BEST

Path 5
  From: atdi
  To:   ident_coreinst/comm_block_INST/b7_Rcmi_ql/b9_OvyH3_saL[7]:D
  Delay (ns):              3.210
  Arrival (ns):            3.210
  Setup (ns):              0.201
  External Setup (ns):    -2.364
  Operating Conditions:     BEST


Expanded Path 1
  From: atdi
  To: ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D
  data required time                                    N/C
  data arrival time                          -        3.673
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        atdi (r)
               +     0.000          net: atdi
  0.000                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TDI (r)
               +     1.370          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  1.370                        ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UTDI (r)
               +     2.303          net: ident_coreinst/IICE_comm2iice[7]
  3.673                        ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D (r)
                                    
  3.673                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          atck
               +     0.000          Clock source
  N/C                          atck (r)
               +     0.000          net: atck
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:TCK (r)
               +     2.024          cell: ADLIB:UJTAG_SYSRESET_FF_IP
  N/C                          ident_coreinst/comm_block_INST/jtagi/b9_Rcmi_KsDw/INST_UJTAG_SYSRESET_FF_IP:UDRCK (r)
               +     2.563          net: ident_coreinst/comm_block_INST/jtagi/identify_clk_int
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:An (f)
               +     0.250          cell: ADLIB:GBM
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim:YEn (f)
               +     0.388          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_YWn_GEast
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:An (f)
               +     0.213          cell: ADLIB:RGB
  N/C                          ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8:YL (r)
               +     0.348          net: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1_RGB8_rgbl_net_1
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:CLK (r)
               -     0.201          Library setup time: ADLIB:SLE
  N/C                          ident_coreinst/IICE_INST/b4_PfFz/b5_PbrtL/b6_OKctIF[29]:D


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to atck

No Path 

END SET FPGACK40 to atck

----------------------------------------------------

Clock Domain vme_int_instance/DS:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin vme_int_instance/DSINHIB:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/DSINHIB:CLK
  To:   DS0L
  Delay (ns):              6.488
  Arrival (ns):            7.023
  Clock to Out (ns):       7.023
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DSINHIB:CLK
  To:   DS1L
  Delay (ns):              6.423
  Arrival (ns):            6.958
  Clock to Out (ns):       6.958
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DSINHIB:CLK
  To: DS0L
  data required time                                    N/C
  data arrival time                          -        7.023
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        vme_int_instance/DS:Q
               +     0.000          Clock source
  0.000                        vme_int_instance/DS:Q (r)
               +     0.535          net: vme_int_instance/DS
  0.535                        vme_int_instance/DSINHIB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  0.643                        vme_int_instance/DSINHIB:Q (f)
               +     0.057          net: vme_int_instance/DSINHIB
  0.700                        vme_int_instance/DS1L:A (f)
               +     0.296          cell: ADLIB:CFG3
  0.996                        vme_int_instance/DS1L:Y (f)
               +     2.796          net: DS0L_c
  3.792                        DS0L_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  4.122                        DS0L_obuf/U0/U_IOOUTFF:Y (f)
               +     0.497          net: DS0L_obuf/U0/DOUT
  4.619                        DS0L_obuf/U0/U_IOPAD:D (f)
               +     2.404          cell: ADLIB:IOPAD_TRI
  7.023                        DS0L_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: DS0L
  7.023                        DS0L (f)
                                    
  7.023                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          vme_int_instance/DS:Q
               +     0.000          Clock source
  N/C                          vme_int_instance/DS:Q (r)
                                    
  N/C                          DS0L (f)


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to vme_int_instance/DS:Q

No Path 

END SET FPGACK40 to vme_int_instance/DS:Q

----------------------------------------------------

Clock Domain DCLK0

SET Register to Register

Path 1
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[58]:D
  Delay (ns):              3.002
  Slack (ns):              9.081
  Arrival (ns):            6.799
  Required (ns):          15.880
  Setup (ns):              0.254
  Minimum Period (ns):     6.838
  Operating Conditions:    WORST

Path 2
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[54]:D
  Delay (ns):              2.876
  Slack (ns):              9.261
  Arrival (ns):            6.609
  Required (ns):          15.870
  Setup (ns):              0.254
  Minimum Period (ns):     6.478
  Operating Conditions:    WORST

Path 3
  From: dout_inbuf_instance.27.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[55]:D
  Delay (ns):              2.797
  Slack (ns):              9.340
  Arrival (ns):            6.530
  Required (ns):          15.870
  Setup (ns):              0.254
  Minimum Period (ns):     6.320
  Operating Conditions:    WORST

Path 4
  From: dout_inbuf_instance.19.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[39]:D
  Delay (ns):              2.390
  Slack (ns):              9.686
  Arrival (ns):            6.178
  Required (ns):          15.864
  Setup (ns):              0.254
  Minimum Period (ns):     5.628
  Operating Conditions:    WORST

Path 5
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To:   GBTx_interface_instance/data_from_gbtx[59]:D
  Delay (ns):              2.357
  Slack (ns):              9.696
  Arrival (ns):            6.154
  Required (ns):          15.850
  Setup (ns):              0.254
  Minimum Period (ns):     5.608
  Operating Conditions:    WORST


Expanded Path 1
  From: dout_inbuf_instance.29.DDR_IN_inst:CLK
  To: GBTx_interface_instance/data_from_gbtx[58]:D
  data required time                                 15.880
  data arrival time                          -        6.799
  slack                                               9.081
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.082          cell: ADLIB:GBM
  2.351                        DCLK00_buf/U_GB:YWn (r)
               +     0.620          net: DCLK00_buf/U_GB_YWn
  2.971                        DCLK00_buf/U_GB_RGB1_RGB21:An (r)
               +     0.248          cell: ADLIB:RGB
  3.219                        DCLK00_buf/U_GB_RGB1_RGB21:YL (f)
               +     0.578          net: DCLK00_buf/U_GB_RGB1_RGB21_rgbl_net_1
  3.797                        dout_inbuf_instance.29.DDR_IN_inst:CLK (r)
               +     0.126          cell: ADLIB:DDR_IN_UNIT
  3.923                        dout_inbuf_instance.29.DDR_IN_inst:QR (r)
               +     2.876          net: GBTX_DOUT_rise[29]
  6.799                        GBTx_interface_instance/data_from_gbtx[58]:D (r)
                                    
  6.799                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  14.205                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  14.638                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  14.727                       DCLK00_buf/U_GB:YWn (f)
               +     0.585          net: DCLK00_buf/U_GB_YWn
  15.312                       DCLK00_buf/U_GB_RGB1_RGB36:An (f)
               +     0.316          cell: ADLIB:RGB
  15.628                       DCLK00_buf/U_GB_RGB1_RGB36:YR (r)
               +     0.506          net: DCLK00_buf/U_GB_RGB1_RGB36_rgbr_net_1
  16.134                       GBTx_interface_instance/data_from_gbtx[58]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  15.880                       GBTx_interface_instance/data_from_gbtx[58]:D
                                    
  15.880                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: DO_P[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 2
  From: DO_N[22]
  To:   dout_inbuf_instance.22.DDR_IN_inst:D
  Delay (ns):              1.182
  Slack (ns):              9.459
  Arrival (ns):            5.182
  Required (ns):          14.641
  Setup (ns):              0.262
  External Setup (ns):    -0.959
  Operating Conditions:     BEST

Path 3
  From: DO_P[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 4
  From: DO_N[5]
  To:   dout_inbuf_instance.5.DDR_IN_inst:D
  Delay (ns):              1.136
  Slack (ns):              9.519
  Arrival (ns):            5.136
  Required (ns):          14.655
  Setup (ns):              0.242
  External Setup (ns):    -1.019
  Operating Conditions:     BEST

Path 5
  From: DO_N[3]
  To:   dout_inbuf_instance.3.DDR_IN_inst:D
  Delay (ns):              1.142
  Slack (ns):              9.527
  Arrival (ns):            5.142
  Required (ns):          14.669
  Setup (ns):              0.228
  External Setup (ns):    -1.027
  Operating Conditions:     BEST


Expanded Path 1
  From: DO_P[22]
  To: dout_inbuf_instance.22.DDR_IN_inst:D
  data required time                                 14.641
  data arrival time                          -        5.182
  slack                                               9.459
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        DO_P[22] (r)
               +     0.000          net: DO_P[22]
  4.000                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:PAD_P (r)
               +     1.086          cell: ADLIB:IOPADP_IN
  5.086                        dout_inbuf_instance.22.inbuf_instance_low/U0/U_IOPADP:IOUT_P (r)
               +     0.096          net: dout_inbuf_instance.22.inbuf_instance_low/U0/NET1
  5.182                        dout_inbuf_instance.22.DDR_IN_inst:D (r)
                                    
  5.182                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (f)
               +     0.000          net: DCLK00_P
  12.500                       DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.031          cell: ADLIB:IOPADP_IN
  13.531                       DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.357          net: DCLK00_buf/YOUT
  13.888                       DCLK00_buf/U_GB:An (r)
               +     0.056          cell: ADLIB:GBM
  13.944                       DCLK00_buf/U_GB:YEn (r)
               +     0.387          net: DCLK00_buf/U_GB_YWn_GEast
  14.331                       DCLK00_buf/U_GB_RGB1_RGB80:An (r)
               +     0.165          cell: ADLIB:RGB
  14.496                       DCLK00_buf/U_GB_RGB1_RGB80:YL (f)
               +     0.407          net: DCLK00_buf/U_GB_RGB1_RGB80_rgbl_net_1
  14.903                       dout_inbuf_instance.22.DDR_IN_inst:CLK (r)
               -     0.262          Library setup time: ADLIB:DDR_IN_UNIT
  14.641                       dout_inbuf_instance.22.DDR_IN_inst:D
                                    
  14.641                       data required time


Operating Conditions : BEST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_N[1]
  Delay (ns):              3.268
  Slack (ns):              1.456
  Arrival (ns):            7.044
  Required (ns):           8.500
  Clock to Out (ns):       7.044
  Operating Conditions:    WORST

Path 2
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To:   DI_P[1]
  Delay (ns):              3.266
  Slack (ns):              1.458
  Arrival (ns):            7.042
  Required (ns):           8.500
  Clock to Out (ns):       7.042
  Operating Conditions:    WORST

Path 3
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_N[11]
  Delay (ns):              2.971
  Slack (ns):              1.761
  Arrival (ns):            6.739
  Required (ns):           8.500
  Clock to Out (ns):       6.739
  Operating Conditions:    WORST

Path 4
  From: din_outbuf_instance.11.DDR_OUT_inst:CLK
  To:   DI_P[11]
  Delay (ns):              2.969
  Slack (ns):              1.763
  Arrival (ns):            6.737
  Required (ns):           8.500
  Clock to Out (ns):       6.737
  Operating Conditions:    WORST

Path 5
  From: din_outbuf_instance.22.DDR_OUT_inst:CLK
  To:   DI_N[22]
  Delay (ns):              2.915
  Slack (ns):              1.811
  Arrival (ns):            6.689
  Required (ns):           8.500
  Clock to Out (ns):       6.689
  Operating Conditions:    WORST


Expanded Path 1
  From: din_outbuf_instance.1.DDR_OUT_inst:CLK
  To: DI_N[1]
  data required time                                  8.500
  data arrival time                          -        7.044
  slack                                               1.456
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (f)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (f)
               +     1.733          cell: ADLIB:IOPADP_IN
  1.733                        DCLK00_buf/U_IOPADP:IOUT_P (f)
               +     0.536          net: DCLK00_buf/YOUT
  2.269                        DCLK00_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.352                        DCLK00_buf/U_GB:YEn (r)
               +     0.577          net: DCLK00_buf/U_GB_YWn_GEast
  2.929                        DCLK00_buf/U_GB_RGB1_RGB80:An (r)
               +     0.248          cell: ADLIB:RGB
  3.177                        DCLK00_buf/U_GB_RGB1_RGB80:YR (f)
               +     0.599          net: DCLK00_buf/U_GB_RGB1_RGB80_rgbr_net_1
  3.776                        din_outbuf_instance.1.DDR_OUT_inst:CLK (f)
               +     0.227          cell: ADLIB:DDR_OE_UNIT
  4.003                        din_outbuf_instance.1.DDR_OUT_inst:Q (r)
               +     0.873          net: din_outbuf_instance.1.outbuf_instance_low/U0/DOUT
  4.876                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:OIN_P (r)
               +     2.168          cell: ADLIB:IOPADN_TRI
  7.044                        din_outbuf_instance.1.outbuf_instance_low/U0/U_IOPADN:PAD_P (r)
               +     0.000          net: DI_N[1]
  7.044                        DI_N[1] (r)
                                    
  7.044                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       DCLK0
               +     0.000          Clock source
  12.500                       DCLK00_P (r)
               -     4.000          Output Delay Constraint
  8.500                        DI_N[1] (r)
                                    
  8.500                        data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[8]:ALn
  Delay (ns):              2.675
  Slack (ns):             21.952
  Arrival (ns):            6.326
  Required (ns):          28.278
  Recovery (ns):           0.353
  Minimum Period (ns):     3.048
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 2
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[7]:ALn
  Delay (ns):              2.675
  Slack (ns):             21.952
  Arrival (ns):            6.326
  Required (ns):          28.278
  Recovery (ns):           0.353
  Minimum Period (ns):     3.048
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 3
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[8]:ALn
  Delay (ns):              2.675
  Slack (ns):             21.952
  Arrival (ns):            6.326
  Required (ns):          28.278
  Recovery (ns):           0.353
  Minimum Period (ns):     3.048
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 4
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_1_[7]:ALn
  Delay (ns):              2.675
  Slack (ns):             21.952
  Arrival (ns):            6.326
  Required (ns):          28.278
  Recovery (ns):           0.353
  Minimum Period (ns):     3.048
  Skew (ns):               0.020
  Operating Conditions:    WORST

Path 5
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To:   GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[5]:ALn
  Delay (ns):              2.675
  Slack (ns):             21.952
  Arrival (ns):            6.326
  Required (ns):          28.278
  Recovery (ns):           0.353
  Minimum Period (ns):     3.048
  Skew (ns):               0.020
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK
  To: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[8]:ALn
  data required time                                 28.278
  data arrival time                          -        6.326
  slack                                              21.952
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     0.000          Clock source
  0.000                        DCLK00_P (r)
               +     0.000          net: DCLK00_P
  0.000                        DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  1.705                        DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  2.138                        DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.227                        DCLK00_buf/U_GB:YWn (f)
               +     0.591          net: DCLK00_buf/U_GB_YWn
  2.818                        DCLK00_buf/U_GB_RGB1_RGB56:An (f)
               +     0.316          cell: ADLIB:RGB
  3.134                        DCLK00_buf/U_GB_RGB1_RGB56:YR (r)
               +     0.517          net: DCLK00_buf/U_GB_RGB1_RGB56_rgbr_net_1
  3.651                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  3.738                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]:Q (r)
               +     2.588          net: GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/R1.r_corefifo_resetSync/shift_reg[1]
  6.326                        GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[8]:ALn (r)
                                    
  6.326                        data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               +     0.000          net: DCLK00_P
  25.000                       DCLK00_buf/U_IOPADP:PAD_P (r)
               +     1.705          cell: ADLIB:IOPADP_IN
  26.705                       DCLK00_buf/U_IOPADP:IOUT_P (r)
               +     0.433          net: DCLK00_buf/YOUT
  27.138                       DCLK00_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.227                       DCLK00_buf/U_GB:YWn (f)
               +     0.581          net: DCLK00_buf/U_GB_YWn
  27.808                       DCLK00_buf/U_GB_RGB1_RGB38:An (f)
               +     0.316          cell: ADLIB:RGB
  28.124                       DCLK00_buf/U_GB_RGB1_RGB38:YR (r)
               +     0.507          net: DCLK00_buf/U_GB_RGB1_RGB38_rgbr_net_1
  28.631                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[8]:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  28.278                       GBTx_interface_instance/GBTx_data_fifo_instance/GBTx_data_fifo_0/L31.U_corefifo_async/wptr_bin_sync2[8]:ALn
                                    
  28.278                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to DCLK0

----------------------------------------------------

SET FPGACK40 to DCLK0

Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To:   GBTX_RESETB
  Delay (ns):              5.788
  Slack (ns):             11.947
  Arrival (ns):           10.053
  Required (ns):          22.000
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C7/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.461
  Slack (ns):             15.841
  Arrival (ns):           12.731
  Required (ns):          28.572
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C19/INST_RAM64x18_IP:B_ADDR_ARST_N
  Delay (ns):              8.388
  Slack (ns):             15.903
  Arrival (ns):           12.658
  Required (ns):          28.561
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C12/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              8.278
  Slack (ns):             15.996
  Arrival (ns):           12.548
  Required (ns):          28.544
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   GBTx_interface_instance/l1msg_gbtck_instance/l1msg_gbtck_0/RW1.UI_ram_wrapper_1/U5_syncnonpipe/l1msg_gbtck_l1msg_gbtck_0_USRAM_top_R0C18/INST_RAM64x18_IP:A_ADDR_ARST_N
  Delay (ns):              8.284
  Slack (ns):             15.998
  Arrival (ns):           12.554
  Required (ns):          28.552
  Operating Conditions:    WORST


Expanded Path 1
  From: I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK
  To: GBTX_RESETB
  data required time                                 22.000
  data arrival time                          -       10.053
  slack                                              11.947
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.599          net: fpgack40_buf/U_GB_YWn
  3.448                        fpgack40_buf/U_GB_RGB1_RGB46:An (f)
               +     0.317          cell: ADLIB:RGB
  3.765                        fpgack40_buf/U_GB_RGB1_RGB46:YL (r)
               +     0.500          net: fpgack40_buf/U_GB_RGB1_RGB46_rgbl_net_1
  4.265                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.373                        I2C_CORE_instance/GBTX_CTRL_0/GBTX_RESETB:Q (f)
               +     2.509          net: GBTX_RESETB_c
  6.882                        GBTX_RESETB_obuf/U0/U_IOOUTFF:A (f)
               +     0.330          cell: ADLIB:IOOUTFF_BYPASS
  7.212                        GBTX_RESETB_obuf/U0/U_IOOUTFF:Y (f)
               +     0.303          net: GBTX_RESETB_obuf/U0/DOUT
  7.515                        GBTX_RESETB_obuf/U0/U_IOPAD:D (f)
               +     2.538          cell: ADLIB:IOPAD_TRI
  10.053                       GBTX_RESETB_obuf/U0/U_IOPAD:PAD (f)
               +     0.000          net: GBTX_RESETB
  10.053                       GBTX_RESETB (f)
                                    
  10.053                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       DCLK0
               +     0.000          Clock source
  25.000                       DCLK00_P (r)
               -     3.000          Output Delay Constraint
  22.000                       GBTX_RESETB (f)
                                    
  22.000                       data required time


Operating Conditions : WORST

END SET FPGACK40 to DCLK0

----------------------------------------------------

Clock Domain tx_clk

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET FPGACK40 to tx_clk

Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.476
  Slack (ns):             -3.532
  Arrival (ns):            4.764
  Required (ns):           1.232
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.478
  Slack (ns):             -3.525
  Arrival (ns):            4.757
  Required (ns):           1.232
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.467
  Slack (ns):             -3.515
  Arrival (ns):            4.756
  Required (ns):           1.241
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK
  To: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
  data required time                                  1.232
  data arrival time                          -        4.764
  slack                                              -3.532
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.592          net: fpgack40_buf/U_GB_YWn
  3.441                        fpgack40_buf/U_GB_RGB1_RGB64:An (f)
               +     0.317          cell: ADLIB:RGB
  3.758                        fpgack40_buf/U_GB_RGB1_RGB64:YL (r)
               +     0.530          net: fpgack40_buf/U_GB_RGB1_RGB64_rgbl_net_1
  4.288                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.375                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]:Q (r)
               +     0.389          net: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[2]
  4.764                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D (r)
                                    
  4.764                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        tx_clk
               +     0.000          Clock source
  1.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1:YL (r)
               +     0.486          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_TX_CLK
  1.486                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  1.232                        CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[2]:D
                                    
  1.232                        data required time


Operating Conditions : WORST

END SET FPGACK40 to tx_clk

----------------------------------------------------

Clock Domain rx_clk

SET Register to Register

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
  Delay (ns):              2.725
  Slack (ns):              4.964
  Arrival (ns):            3.250
  Required (ns):           8.214
  Setup (ns):              0.254
  Minimum Period (ns):     3.036
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              2.705
  Slack (ns):              4.971
  Arrival (ns):            3.230
  Required (ns):           8.201
  Setup (ns):              0.308
  Minimum Period (ns):     3.029
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
  Delay (ns):              2.524
  Slack (ns):              5.166
  Arrival (ns):            3.048
  Required (ns):           8.214
  Setup (ns):              0.254
  Minimum Period (ns):     2.834
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
  Delay (ns):              2.518
  Slack (ns):              5.172
  Arrival (ns):            3.042
  Required (ns):           8.214
  Setup (ns):              0.254
  Minimum Period (ns):     2.828
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              2.490
  Slack (ns):              5.187
  Arrival (ns):            3.014
  Required (ns):           8.201
  Setup (ns):              0.308
  Minimum Period (ns):     2.813
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK
  To: CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
  data required time                                  8.214
  data arrival time                          -        3.250
  slack                                               4.964
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.525          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.525                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:CLK (r)
               +     0.087          cell: ADLIB:SLE
  0.612                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/K:Q (r)
               +     0.311          net: CAEN_LINK_instance/rx_charisk[0]
  0.923                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:B (r)
               +     0.202          cell: ADLIB:CFG3
  1.125                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un14_rx_data_0_a2_3_a2:Y (r)
               +     0.232          net: CAEN_LINK_instance/I_conet_interf/N_51
  1.357                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:C (r)
               +     0.074          cell: ADLIB:CFG3
  1.431                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un2_rx_data_0_a2_1_a3_0_a2_1:Y (r)
               +     0.234          net: CAEN_LINK_instance/I_conet_interf/N_955
  1.665                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un12_irqrx_0_a2_1_a2_2_a2:D (r)
               +     0.202          cell: ADLIB:CFG4
  1.867                        CAEN_LINK_instance/I_conet_interf/F_fsm_rx.un12_irqrx_0_a2_1_a2_2_a2:Y (r)
               +     0.232          net: CAEN_LINK_instance/I_conet_interf/un12_irqrx
  2.099                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_0[0]:B (r)
               +     0.158          cell: ADLIB:CFG4
  2.257                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_a2_0[0]:Y (r)
               +     0.233          net: CAEN_LINK_instance/I_conet_interf/N_947
  2.490                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_2[0]:B (r)
               +     0.158          cell: ADLIB:CFG4
  2.648                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_2[0]:Y (r)
               +     0.453          net: CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0_2[0]
  3.101                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0[0]:B (r)
               +     0.074          cell: ADLIB:CFG4
  3.175                        CAEN_LINK_instance/I_conet_interf/fsm_rx_ns_0_0_0[0]:Y (r)
               +     0.075          net: CAEN_LINK_instance/I_conet_interf/fsm_rx_ns[0]
  3.250                        CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D (r)
                                    
  3.250                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.468          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.468                        CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.214                        CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
                                    
  8.214                        data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D
  Delay (ns):              3.264
  Slack (ns):             -0.419
  Arrival (ns):            8.665
  Required (ns):           8.246
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/fsm_rx[0]:D
  Delay (ns):              3.030
  Slack (ns):             -0.217
  Arrival (ns):            8.431
  Required (ns):           8.214
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[2]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D
  Delay (ns):              3.053
  Slack (ns):             -0.208
  Arrival (ns):            8.454
  Required (ns):           8.246
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/RX_WORD[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck:EN
  Delay (ns):              2.993
  Slack (ns):             -0.193
  Arrival (ns):            8.394
  Required (ns):           8.201
  Setup (ns):              0.308
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[3]:CLK
  To:   CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D
  Delay (ns):              2.926
  Slack (ns):             -0.091
  Arrival (ns):            8.337
  Required (ns):           8.246
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK
  To: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D
  data required time                                  8.246
  data arrival time                          -        8.665
  slack                                              -0.419
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.591          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.583                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.900                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3:YL (r)
               +     0.501          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB3_rgbl_net_1
  5.401                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.509                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]:Q (f)
               +     0.981          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/ABCDEI_FGHJ_IR[1]
  6.490                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_0_1:B (f)
               +     0.221          cell: ADLIB:CFG3
  6.711                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_0_1:Y (r)
               +     0.227          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/m41_2_0_1
  6.938                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_0:D (r)
               +     0.158          cell: ADLIB:CFG4
  7.096                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_0:Y (r)
               +     0.607          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/m41_2_0
  7.703                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_1:C (r)
               +     0.158          cell: ADLIB:CFG3
  7.861                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m41_2_1:Y (r)
               +     0.227          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/m41_2_1
  8.088                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m42:A (r)
               +     0.074          cell: ADLIB:CFG3
  8.162                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_4_0_.m42:Y (r)
               +     0.503          net: CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/m42
  8.665                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D (r)
                                    
  8.665                        data arrival time
  ________________________________________________________
  Data required time calculation
  8.000                        rx_clk
               +     0.000          Clock source
  8.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.500          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  8.500                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  8.246                        CAEN_LINK_instance/I_CorePCS/Core_PCS_0/GEN_DEC_WA_10.DEC_10/UB/DATA_5B_0_dreg[2]:D
                                    
  8.246                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to rx_clk

----------------------------------------------------

Clock Domain FPGACK40

SET Register to Register

Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.664
  Slack (ns):             11.488
  Arrival (ns):            4.949
  Required (ns):          16.437
  Setup (ns):              0.254
  Minimum Period (ns):     2.024
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/DTACKS:CLK
  To:   vme_int_instance/DTACKSN:D
  Delay (ns):              0.574
  Slack (ns):             11.588
  Arrival (ns):            4.849
  Required (ns):          16.437
  Setup (ns):              0.254
  Minimum Period (ns):     1.824
  Operating Conditions:    WORST

Path 3
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[21]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[7]:D
  Delay (ns):             10.781
  Slack (ns):             13.957
  Arrival (ns):           15.063
  Required (ns):          29.020
  Setup (ns):              0.254
  Minimum Period (ns):    11.043
  Operating Conditions:    WORST

Path 4
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[22]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[7]:D
  Delay (ns):             10.646
  Slack (ns):             14.103
  Arrival (ns):           14.917
  Required (ns):          29.020
  Setup (ns):              0.254
  Minimum Period (ns):    10.897
  Operating Conditions:    WORST

Path 5
  From: I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/fsmsta[20]:CLK
  To:   I2C_CORE_instance/I2C_GBTX_inst_0/COREI2C_0/G0a.0.ui2c/serdat[7]:D
  Delay (ns):             10.593
  Slack (ns):             14.144
  Arrival (ns):           14.876
  Required (ns):          29.020
  Setup (ns):              0.254
  Minimum Period (ns):    10.856
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/CYC2ESST:CLK
  To: vme_int_instance/DTACKSN:D
  data required time                                 16.437
  data arrival time                          -        4.949
  slack                                              11.488
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.607          net: fpgack40_buf/U_GB_YWn_GEast
  3.456                        fpgack40_buf/U_GB_RGB1_RGB55:An (f)
               +     0.317          cell: ADLIB:RGB
  3.773                        fpgack40_buf/U_GB_RGB1_RGB55:YL (r)
               +     0.512          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  4.285                        vme_int_instance/CYC2ESST:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.393                        vme_int_instance/CYC2ESST:Q (f)
               +     0.334          net: vme_int_instance/CYC2ESST
  4.727                        vme_int_instance/DTACKSN_3:B (f)
               +     0.147          cell: ADLIB:CFG2
  4.874                        vme_int_instance/DTACKSN_3:Y (r)
               +     0.075          net: vme_int_instance/DTACKSN_3
  4.949                        vme_int_instance/DTACKSN:D (r)
                                    
  4.949                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  13.799                       fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  15.251                       fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  15.334                       fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  15.921                       fpgack40_buf/U_GB_RGB1_RGB55:An (r)
               +     0.248          cell: ADLIB:RGB
  16.169                       fpgack40_buf/U_GB_RGB1_RGB55:YL (f)
               +     0.522          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  16.691                       vme_int_instance/DTACKSN:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  16.437                       vme_int_instance/DTACKSN:D
                                    
  16.437                       data required time


Operating Conditions : WORST

END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: VDB[5]
  To:   vme_int_instance/lb_rdata_i[4]:D
  Delay (ns):              8.562
  Slack (ns):             16.420
  Arrival (ns):           12.562
  Required (ns):          28.982
  Setup (ns):              0.174
  External Setup (ns):     4.580
  Operating Conditions:    WORST

Path 2
  From: VDB[4]
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              8.467
  Slack (ns):             16.425
  Arrival (ns):           12.467
  Required (ns):          28.892
  Setup (ns):              0.254
  External Setup (ns):     4.575
  Operating Conditions:    WORST

Path 3
  From: VDB[10]
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              8.334
  Slack (ns):             16.568
  Arrival (ns):           12.334
  Required (ns):          28.902
  Setup (ns):              0.254
  External Setup (ns):     4.432
  Operating Conditions:    WORST

Path 4
  From: VDB[6]
  To:   vme_int_instance/lb_rdata_i[5]:D
  Delay (ns):              8.142
  Slack (ns):             16.750
  Arrival (ns):           12.142
  Required (ns):          28.892
  Setup (ns):              0.254
  External Setup (ns):     4.250
  Operating Conditions:    WORST

Path 5
  From: VDB[3]
  To:   vme_int_instance/lb_rdata_i[2]:D
  Delay (ns):              8.144
  Slack (ns):             16.758
  Arrival (ns):           12.144
  Required (ns):          28.902
  Setup (ns):              0.254
  External Setup (ns):     4.242
  Operating Conditions:    WORST


Expanded Path 1
  From: VDB[5]
  To: vme_int_instance/lb_rdata_i[4]:D
  data required time                                 28.982
  data arrival time                          -       12.562
  slack                                              16.420
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     4.000          Input Delay Constraint
  4.000                        VDB[5] (f)
               +     0.000          net: VDB[5]
  4.000                        VDB_iobuf[5]/U0/U_IOPAD:PAD (f)
               +     1.150          cell: ADLIB:IOPAD_BI
  5.150                        VDB_iobuf[5]/U0/U_IOPAD:Y (f)
               +     0.001          net: VDB_iobuf[5]/U0/YIN1
  5.151                        VDB_iobuf[5]/U0/U_IOINFF:A (f)
               +     0.079          cell: ADLIB:IOINFF_BYPASS
  5.230                        VDB_iobuf[5]/U0/U_IOINFF:Y (f)
               +     4.945          net: VDB_in[5]
  10.175                       vme_int_instance/lb_rdata_i_38_m21[4]:B (f)
               +     0.087          cell: ADLIB:CFG3
  10.262                       vme_int_instance/lb_rdata_i_38_m21[4]:Y (f)
               +     0.224          net: vme_int_instance/lb_rdata_i_38_m21[4]
  10.486                       vme_int_instance/lb_rdata_i_38_m23[4]:C (f)
               +     0.164          cell: ADLIB:CFG3
  10.650                       vme_int_instance/lb_rdata_i_38_m23[4]:Y (f)
               +     0.736          net: vme_int_instance/lb_rdata_i_38_m23[4]
  11.386                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[4]:D (f)
               +     0.296          cell: ADLIB:ARI1_CC
  11.682                       vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[4]:Y (f)
               +     0.717          net: vme_int_instance/lb_rdata_i_38_m29[4]
  12.399                       vme_int_instance/lb_rdata_i_38[4]:D (f)
               +     0.087          cell: ADLIB:CFG4
  12.486                       vme_int_instance/lb_rdata_i_38[4]:Y (f)
               +     0.076          net: vme_int_instance/lb_rdata_i_38[4]
  12.562                       vme_int_instance/lb_rdata_i[4]:D (f)
                                    
  12.562                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  28.361                       fpgack40_buf/U_GB_RGB1_RGB37:An (f)
               +     0.307          cell: ADLIB:RGB
  28.668                       fpgack40_buf/U_GB_RGB1_RGB37:YL (r)
               +     0.488          net: fpgack40_buf/U_GB_RGB1_RGB37_rgbl_net_1
  29.156                       vme_int_instance/lb_rdata_i[4]:CLK (r)
               -     0.174          Library setup time: ADLIB:SLE
  28.982                       vme_int_instance/lb_rdata_i[4]:D
                                    
  28.982                       data required time


Operating Conditions : WORST

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[2]
  Delay (ns):              9.442
  Slack (ns):              7.275
  Arrival (ns):           13.725
  Required (ns):          21.000
  Clock to Out (ns):      13.725
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[4]
  Delay (ns):              9.430
  Slack (ns):              7.287
  Arrival (ns):           13.713
  Required (ns):          21.000
  Clock to Out (ns):      13.713
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[5]
  Delay (ns):              8.962
  Slack (ns):              7.755
  Arrival (ns):           13.245
  Required (ns):          21.000
  Clock to Out (ns):      13.245
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[3]
  Delay (ns):              8.958
  Slack (ns):              7.759
  Arrival (ns):           13.241
  Required (ns):          21.000
  Clock to Out (ns):      13.241
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/NOEADWi:CLK
  To:   AML[0]
  Delay (ns):              8.866
  Slack (ns):              7.851
  Arrival (ns):           13.149
  Required (ns):          21.000
  Clock to Out (ns):      13.149
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/NOEADWi:CLK
  To: AML[2]
  data required time                                 21.000
  data arrival time                          -       13.725
  slack                                               7.275
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB49:An (f)
               +     0.316          cell: ADLIB:RGB
  3.781                        fpgack40_buf/U_GB_RGB1_RGB49:YR (r)
               +     0.502          net: fpgack40_buf/U_GB_RGB1_RGB49_rgbr_net_1
  4.283                        vme_int_instance/NOEADWi:CLK (r)
               +     0.087          cell: ADLIB:SLE
  4.370                        vme_int_instance/NOEADWi:Q (r)
               +     1.287          net: NOEADW_c
  5.657                        vme_int_instance/NOEADWi_RNIR2B5:A (r)
               +     0.100          cell: ADLIB:CFG1
  5.757                        vme_int_instance/NOEADWi_RNIR2B5:Y (f)
               +     2.251          net: NOEADW_c_i
  8.008                        AML_obuft[2]/U0/U_IOENFF:A (f)
               +     0.330          cell: ADLIB:IOENFF_BYPASS
  8.338                        AML_obuft[2]/U0/U_IOENFF:Y (f)
               +     0.655          net: AML_obuft[2]/U0/EOUT
  8.993                        AML_obuft[2]/U0/U_IOPAD:E (f)
               +     4.732          cell: ADLIB:IOPAD_TRI
  13.725                       AML_obuft[2]/U0/U_IOPAD:PAD (f)
               +     0.000          net: AML[2]
  13.725                       AML[2] (f)
                                    
  13.725                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_N (r)
               -     4.000          Output Delay Constraint
  21.000                       AML[2] (f)
                                    
  21.000                       data required time


Operating Conditions : WORST

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: vme_int_instance/DTACKSN:CLK
  To:   vme_int_instance/DRLTC:ALn
  Delay (ns):              1.349
  Slack (ns):             10.846
  Arrival (ns):            5.556
  Required (ns):          16.402
  Recovery (ns):           0.353
  Minimum Period (ns):     3.308
  Skew (ns):              -0.048
  Operating Conditions:    WORST

Path 2
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C10/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.363
  Slack (ns):             15.515
  Arrival (ns):           13.633
  Required (ns):          29.148
  Recovery (ns):           0.327
  Minimum Period (ns):     9.485
  Skew (ns):              -0.205
  Operating Conditions:    WORST

Path 3
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R1C10/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.296
  Slack (ns):             15.579
  Arrival (ns):           13.566
  Required (ns):          29.145
  Recovery (ns):           0.327
  Minimum Period (ns):     9.421
  Skew (ns):              -0.202
  Operating Conditions:    WORST

Path 4
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C29/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.158
  Slack (ns):             15.715
  Arrival (ns):           13.428
  Required (ns):          29.143
  Recovery (ns):           0.327
  Minimum Period (ns):     9.285
  Skew (ns):              -0.200
  Operating Conditions:    WORST

Path 5
  From: vme_int_instance/WPULSE[2]:CLK
  To:   vme_int_instance/int_sram_instance/int_sram_0/int_sram_int_sram_0_TPSRAM_R0C9/INST_RAM1K18_IP:A_DOUT_ARST_N
  Delay (ns):              9.060
  Slack (ns):             15.777
  Arrival (ns):           13.330
  Required (ns):          29.107
  Recovery (ns):           0.327
  Minimum Period (ns):     9.223
  Skew (ns):              -0.164
  Operating Conditions:    WORST


Expanded Path 1
  From: vme_int_instance/DTACKSN:CLK
  To: vme_int_instance/DRLTC:ALn
  data required time                                 16.402
  data arrival time                          -        5.556
  slack                                              10.846
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (f)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (f)
               +     1.299          cell: ADLIB:IOPADP_IN
  1.299                        fpgack40_buf/U_IOPADP:IOUT_P (f)
               +     1.452          net: fpgack40_buf/YOUT
  2.751                        fpgack40_buf/U_GB:An (r)
               +     0.083          cell: ADLIB:GBM
  2.834                        fpgack40_buf/U_GB:YEn (r)
               +     0.587          net: fpgack40_buf/U_GB_YWn_GEast
  3.421                        fpgack40_buf/U_GB_RGB1_RGB55:An (r)
               +     0.248          cell: ADLIB:RGB
  3.669                        fpgack40_buf/U_GB_RGB1_RGB55:YL (f)
               +     0.538          net: fpgack40_buf/U_GB_RGB1_RGB55_rgbl_net_1
  4.207                        vme_int_instance/DTACKSN:CLK (r)
               +     0.108          cell: ADLIB:SLE
  4.315                        vme_int_instance/DTACKSN:Q (f)
               +     0.315          net: vme_int_instance/DTACKSN
  4.630                        vme_int_instance/un23_active_high_reset:B (f)
               +     0.221          cell: ADLIB:CFG3
  4.851                        vme_int_instance/un23_active_high_reset:Y (r)
               +     0.705          net: vme_int_instance/un23_active_high_reset_i
  5.556                        vme_int_instance/DRLTC:ALn (r)
                                    
  5.556                        data arrival time
  ________________________________________________________
  Data required time calculation
  12.500                       FPGACK40
               +     0.000          Clock source
  12.500                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  12.500                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  13.966                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  15.260                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  15.349                       fpgack40_buf/U_GB:YEn (f)
               +     0.609          net: fpgack40_buf/U_GB_YWn_GEast
  15.958                       fpgack40_buf/U_GB_RGB1_RGB53:An (f)
               +     0.317          cell: ADLIB:RGB
  16.275                       fpgack40_buf/U_GB_RGB1_RGB53:YL (r)
               +     0.480          net: fpgack40_buf/U_GB_RGB1_RGB53_rgbl_net_1
  16.755                       vme_int_instance/DRLTC:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  16.402                       vme_int_instance/DRLTC:ALn
                                    
  16.402                       data required time


Operating Conditions : WORST

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

No Path 

END SET EPCS_Demo_instance/CCC_0/GL0 to FPGACK40

----------------------------------------------------

SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

Path 1
  From: clock_selection[1]:CLK
  To:   vme_int_instance/lb_rdata_i[9]:D
  Delay (ns):              3.647
  Slack (ns):             18.512
  Arrival (ns):           10.504
  Required (ns):          29.016
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 2
  From: clock_selection[0]:CLK
  To:   vme_int_instance/lb_rdata_i[3]:D
  Delay (ns):              3.354
  Slack (ns):             18.804
  Arrival (ns):           10.202
  Required (ns):          29.006
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: clock_selection[0]:CLK
  To:   vme_int_instance/event_data[16]:D
  Delay (ns):              2.952
  Slack (ns):             19.219
  Arrival (ns):            9.800
  Required (ns):          29.019
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: clock_selection[1]:CLK
  To:   vme_int_instance/event_data[17]:D
  Delay (ns):              2.370
  Slack (ns):             19.784
  Arrival (ns):            9.227
  Required (ns):          29.011
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: clock_selection[1]:CLK
  To: vme_int_instance/lb_rdata_i[9]:D
  data required time                                 29.016
  data arrival time                          -       10.504
  slack                                              18.512
  ________________________________________________________
  Data arrival time calculation
  0.000                        EPCS_Demo_instance/CCC_0/GL1
               +     0.000          Clock source
  0.000                        EPCS_Demo_instance/CCC_0/CCC_INST/INST_CCC_IP:GL1 (r)
               +     4.835          Clock generation
  4.835                        
               +     0.459          net: EPCS_Demo_instance/CCC_0/GL1_net
  5.294                        EPCS_Demo_instance/CCC_0/GL1_INST:An (r)
               +     0.178          cell: ADLIB:GBM
  5.472                        EPCS_Demo_instance/CCC_0/GL1_INST:YEn (f)
               +     0.551          net: EPCS_Demo_instance/CCC_0/GL1_INST/U0_YWn_GEast
  6.023                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:An (f)
               +     0.317          cell: ADLIB:RGB
  6.340                        EPCS_Demo_instance/CCC_0/GL1_INST/U0_RGB1:YL (r)
               +     0.517          net: clk40
  6.857                        clock_selection[1]:CLK (r)
               +     0.108          cell: ADLIB:SLE
  6.965                        clock_selection[1]:Q (f)
               +     1.219          net: CLKLEDG_c
  8.184                        vme_int_instance/lb_rdata_i_38_m20[9]:D (f)
               +     0.296          cell: ADLIB:CFG4
  8.480                        vme_int_instance/lb_rdata_i_38_m20[9]:Y (f)
               +     0.665          net: vme_int_instance/lb_rdata_i_38_m20[9]
  9.145                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux[9]:D (f)
               +     0.296          cell: ADLIB:ARI1_CC
  9.441                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux[9]:Y (f)
               +     0.095          net: vme_int_instance/lb_rdata_i_38_m29_1_0_y0[9]
  9.536                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:A (f)
               +     0.099          cell: ADLIB:ARI1_CC
  9.635                        vme_int_instance/lb_rdata_i_38_m29_1_0_wmux_0[9]:Y (r)
               +     0.513          net: vme_int_instance/lb_rdata_i_38_m29[9]
  10.148                       vme_int_instance/lb_rdata_i_38[9]:D (r)
               +     0.282          cell: ADLIB:CFG4
  10.430                       vme_int_instance/lb_rdata_i_38[9]:Y (r)
               +     0.074          net: vme_int_instance/lb_rdata_i_38[9]
  10.504                       vme_int_instance/lb_rdata_i[9]:D (r)
                                    
  10.504                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  26.466                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  27.760                       fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  27.849                       fpgack40_buf/U_GB:YEn (f)
               +     0.614          net: fpgack40_buf/U_GB_YWn_GEast
  28.463                       fpgack40_buf/U_GB_RGB1_RGB43:An (f)
               +     0.317          cell: ADLIB:RGB
  28.780                       fpgack40_buf/U_GB_RGB1_RGB43:YL (r)
               +     0.490          net: fpgack40_buf/U_GB_RGB1_RGB43_rgbl_net_1
  29.270                       vme_int_instance/lb_rdata_i[9]:CLK (r)
               -     0.254          Library setup time: ADLIB:SLE
  29.016                       vme_int_instance/lb_rdata_i[9]:D
                                    
  29.016                       data required time


Operating Conditions : WORST

END SET EPCS_Demo_instance/CCC_0/GL1 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.241
  Slack (ns):             -1.740
  Arrival (ns):            6.640
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.241
  Slack (ns):             -1.731
  Arrival (ns):            6.640
  Required (ns):           4.909
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              1.077
  Slack (ns):             -1.588
  Arrival (ns):            6.500
  Required (ns):           4.912
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[0]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[0]:D
  Delay (ns):              0.458
  Slack (ns):             -0.886
  Arrival (ns):            5.896
  Required (ns):           5.010
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/wptr_gray[4]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_linkres_instance/trigger_fifo_0/L31.U_corefifo_async/Wr_corefifo_NstagesSync/shift_array_0_[4]:D
  Delay (ns):              0.475
  Slack (ns):             -0.884
  Arrival (ns):            5.881
  Required (ns):           4.997
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/rl_wr:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.900
  data arrival time                          -        6.640
  slack                                              -1.740
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_RXCLK_0 (r)
               +     3.618          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_RXCLK_0
  3.618                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:An (f)
               +     0.374          cell: ADLIB:GBM
  3.992                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF:YWn (f)
               +     0.592          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_YWn
  4.584                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:An (f)
               +     0.317          cell: ADLIB:RGB
  4.901                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4:YL (r)
               +     0.498          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1_RGB4_rgbl_net_1
  5.399                        CAEN_LINK_instance/I_conet_interf/rl_wr:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.507                        CAEN_LINK_instance/I_conet_interf/rl_wr:Q (f)
               +     0.510          net: CAEN_LINK_instance/I_conet_interf/fifo_MEMWE
  6.017                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:A (f)
               +     0.099          cell: ADLIB:CFG2
  6.116                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.640                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.640                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn
  4.460                        fpgack40_buf/U_GB_RGB1_RGB80:An (f)
               +     0.317          cell: ADLIB:RGB
  4.777                        fpgack40_buf/U_GB_RGB1_RGB80:YL (r)
               +     0.476          net: fpgack40_buf/U_GB_RGB1_RGB80_rgbl_net_1
  5.253                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.900                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.900                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_RXCLK_0 to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  Delay (ns):              1.096
  Slack (ns):             -1.682
  Arrival (ns):            6.582
  Required (ns):           4.900
  Operating Conditions:    WORST

Path 2
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To:   CAEN_LINK_instance/I_conet_interf/tmonos:ALn
  Delay (ns):              1.096
  Slack (ns):             -1.673
  Arrival (ns):            6.582
  Required (ns):           4.909
  Operating Conditions:    WORST

Path 3
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[3]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[3]:D
  Delay (ns):              0.592
  Slack (ns):             -1.063
  Arrival (ns):            6.056
  Required (ns):           4.993
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 4
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[1]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[1]:D
  Delay (ns):              0.480
  Slack (ns):             -0.960
  Arrival (ns):            5.954
  Required (ns):           4.994
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 5
  From: CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/rptr_gray[2]:CLK
  To:   CAEN_LINK_instance/I_conet_interf/trigger_fifo_irq_instance/trigger_fifo_0/L31.U_corefifo_async/Rd_corefifo_NstagesSync/shift_array_0_[2]:D
  Delay (ns):              0.474
  Slack (ns):             -0.954
  Arrival (ns):            5.948
  Required (ns):           4.994
  Setup (ns):              0.254
  Operating Conditions:    WORST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/tl_rd:CLK
  To: CAEN_LINK_instance/I_conet_interf/led_opt:ALn
  data required time                                  4.900
  data arrival time                          -        6.582
  slack                                              -1.682
  ________________________________________________________
  Data arrival time calculation
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/INST_SERDESIF_IP:EPCS_TXCLK_0 (r)
               +     3.693          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/EPCS_TXCLK_0
  3.693                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:An (f)
               +     0.374          cell: ADLIB:GBM
  4.067                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1:YWn (f)
               +     0.578          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_YWn
  4.645                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:An (f)
               +     0.317          cell: ADLIB:RGB
  4.962                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3:YL (r)
               +     0.524          net: CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF_1/U0_RGB1_RGB3_rgbl_net_1
  5.486                        CAEN_LINK_instance/I_conet_interf/tl_rd:CLK (r)
               +     0.108          cell: ADLIB:SLE
  5.594                        CAEN_LINK_instance/I_conet_interf/tl_rd:Q (f)
               +     0.317          net: CAEN_LINK_instance/I_conet_interf/N_1023_i
  5.911                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:B (f)
               +     0.147          cell: ADLIB:CFG2
  6.058                        CAEN_LINK_instance/I_conet_interf/I_TX/TL_0/L31.U_corefifo_async/N_43_i:Y (r)
               +     0.524          net: CAEN_LINK_instance/I_conet_interf/N_43_i_i
  6.582                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn (r)
                                    
  6.582                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  2.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  3.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  3.849                        fpgack40_buf/U_GB:YWn (f)
               +     0.611          net: fpgack40_buf/U_GB_YWn
  4.460                        fpgack40_buf/U_GB_RGB1_RGB80:An (f)
               +     0.317          cell: ADLIB:RGB
  4.777                        fpgack40_buf/U_GB_RGB1_RGB80:YL (r)
               +     0.476          net: fpgack40_buf/U_GB_RGB1_RGB80_rgbl_net_1
  5.253                        CAEN_LINK_instance/I_conet_interf/led_opt:CLK (r)
               -     0.353          Library recovery time: ADLIB:SLE
  4.900                        CAEN_LINK_instance/I_conet_interf/led_opt:ALn
                                    
  4.900                        data required time


Operating Conditions : WORST

END SET CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST/EPCS_TXCLK_0 to FPGACK40

----------------------------------------------------

SET DCLK0 to FPGACK40

Path 1
  From: GBTX_RXRDY
  To:   vme_int_instance/BUNCH_RES:Dn
  Delay (ns):             10.509
  Slack (ns):             14.529
  Arrival (ns):           14.509
  Required (ns):          29.038
  Setup (ns):              0.159
  Operating Conditions:    WORST

Path 2
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[0]:D
  Delay (ns):              9.785
  Slack (ns):             15.121
  Arrival (ns):           13.785
  Required (ns):          28.906
  Setup (ns):              0.254
  Operating Conditions:    WORST

Path 3
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[9]:D
  Delay (ns):              9.811
  Slack (ns):             15.165
  Arrival (ns):           13.811
  Required (ns):          28.976
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 4
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[3]:D
  Delay (ns):              9.810
  Slack (ns):             15.166
  Arrival (ns):           13.810
  Required (ns):          28.976
  Setup (ns):              0.174
  Operating Conditions:    WORST

Path 5
  From: GBTX_RXRDY
  To:   vme_int_instance/DRM_BCNT[1]:D
  Delay (ns):              9.810
  Slack (ns):             15.166
  Arrival (ns):           13.810
  Required (ns):          28.976
  Setup (ns):              0.174
  Operating Conditions:    WORST


Expanded Path 1
  From: GBTX_RXRDY
  To: vme_int_instance/BUNCH_RES:Dn
  data required time                                 29.038
  data arrival time                          -       14.509
  slack                                              14.529
  ________________________________________________________
  Data arrival time calculation
  0.000                        DCLK0
               +     4.000          Input Delay Constraint
  4.000                        GBTX_RXRDY (f)
               +     0.000          net: GBTX_RXRDY
  4.000                        GBTX_RXRDY_ibuf/U0/U_IOPAD:PAD (f)
               +     1.916          cell: ADLIB:IOPAD_IN
  5.916                        GBTX_RXRDY_ibuf/U0/U_IOPAD:Y (f)
               +     0.098          net: GBTX_RXRDY_ibuf/U0/YIN1
  6.014                        GBTX_RXRDY_ibuf/U0/U_IOINFF:A (f)
               +     0.141          cell: ADLIB:IOINFF_BYPASS
  6.155                        GBTX_RXRDY_ibuf/U0/U_IOINFF:Y (f)
               +     3.419          net: GBTX_RXRDY_0
  9.574                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:C (f)
               +     0.087          cell: ADLIB:CFG4
  9.661                        GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_clk_u:Y (f)
               +     1.168          net: GBTx_interface_instance/bunch_reset_clk
  10.829                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:D (f)
               +     0.209          cell: ADLIB:CFG4
  11.038                       GBTx_interface_instance/fake_gbt_instance/fake_l1msg_fifo_instance/fake_l1msg_fifo_0/L1.fifo_corefifo_sync_scntr/bunch_reset_delay:Y (f)
               +     1.168          net: bunch_reset_delay
  12.206                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:B (f)
               +     0.087          cell: ADLIB:CFG3
  12.293                       vme_int_instance/p2_trigger_signals_process.BUNCH_RES_2:Y (f)
               +     2.216          net: vme_int_instance/BUNCH_RES_2
  14.509                       vme_int_instance/BUNCH_RES:Dn (r)
                                    
  14.509                       data arrival time
  ________________________________________________________
  Data required time calculation
  25.000                       FPGACK40
               +     0.000          Clock source
  25.000                       FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  25.000                       fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.422          cell: ADLIB:IOPADP_IN
  26.422                       fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.255          net: fpgack40_buf/YOUT
  27.677                       fpgack40_buf/U_GB:An (f)
               +     0.086          cell: ADLIB:GBM
  27.763                       fpgack40_buf/U_GB:YEn (f)
               +     0.598          net: fpgack40_buf/U_GB_YWn_GEast
  28.361                       fpgack40_buf/U_GB_RGB1_RGB37:An (f)
               +     0.307          cell: ADLIB:RGB
  28.668                       fpgack40_buf/U_GB_RGB1_RGB37:YR (r)
               +     0.529          net: fpgack40_buf/U_GB_RGB1_RGB37_rgbr_net_1
  29.197                       vme_int_instance/BUNCH_RES:CLK (r)
               -     0.159          Library setup time: ADLIB:IOOEFF
  29.038                       vme_int_instance/BUNCH_RES:Dn
                                    
  29.038                       data required time


Operating Conditions : WORST

END SET DCLK0 to FPGACK40

----------------------------------------------------

SET rx_clk to FPGACK40

Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To:   CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  Delay (ns):              0.739
  Slack (ns):              2.518
  Arrival (ns):            1.102
  Required (ns):           3.620
  Operating Conditions:     BEST


Expanded Path 1
  From: CAEN_LINK_instance/I_conet_interf/endpck:CLK
  To: CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
  data required time                                  3.620
  data arrival time                          -        1.102
  slack                                               2.518
  ________________________________________________________
  Data arrival time calculation
  0.000                        rx_clk
               +     0.000          Clock source
  0.000                        CAEN_LINK_instance/I_EPCS_SERDES/EPCS_SERDES_IF_0/EPCS_SERDES_IF_0/SERDESIF_INST_RNIKEOF/U0_RGB1:YL (r)
               +     0.363          net: CAEN_LINK_instance/EPCS_SERDES_Lane0_RX_CLK
  0.363                        CAEN_LINK_instance/I_conet_interf/endpck:CLK (r)
               +     0.074          cell: ADLIB:SLE
  0.437                        CAEN_LINK_instance/I_conet_interf/endpck:Q (f)
               +     0.665          net: CAEN_LINK_instance/I_conet_interf/endpck
  1.102                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn (r)
                                    
  1.102                        data arrival time
  ________________________________________________________
  Data required time calculation
  1.000                        FPGACK40
               +     0.000          Clock source
  1.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  1.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     0.970          cell: ADLIB:IOPADP_IN
  1.970                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     0.894          net: fpgack40_buf/YOUT
  2.864                        fpgack40_buf/U_GB:An (f)
               +     0.061          cell: ADLIB:GBM
  2.925                        fpgack40_buf/U_GB:YWn (f)
               +     0.419          net: fpgack40_buf/U_GB_YWn
  3.344                        fpgack40_buf/U_GB_RGB1_RGB80:An (f)
               +     0.219          cell: ADLIB:RGB
  3.563                        fpgack40_buf/U_GB_RGB1_RGB80:YL (r)
               +     0.337          net: fpgack40_buf/U_GB_RGB1_RGB80_rgbl_net_1
  3.900                        CAEN_LINK_instance/I_conet_interf/endpck_set:CLK (r)
               -     0.280          Library recovery time: ADLIB:SLE
  3.620                        CAEN_LINK_instance/I_conet_interf/endpck_set:ALn
                                    
  3.620                        data required time


Operating Conditions : BEST

END SET rx_clk to FPGACK40

----------------------------------------------------

SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

No Path 

END SET CAEN_LINK_instance/I_conet_interf/endpck:Q to FPGACK40

----------------------------------------------------

SET atck to FPGACK40

No Path 

END SET atck to FPGACK40

----------------------------------------------------

SET vme_int_instance/DS:Q to FPGACK40

No Path 

END SET vme_int_instance/DS:Q to FPGACK40

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

Path 1
  From: FPGACK40_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.304
  Arrival (ns):           12.304

Path 2
  From: FPGACK40_N
  To:   lvFPGA_SCOPE
  Delay (ns):             12.304
  Arrival (ns):           12.304

Path 3
  From: DCLK00_P
  To:   lvFPGA_SCOPE
  Delay (ns):             12.215
  Arrival (ns):           12.215

Path 4
  From: FPGACK40_P
  To:   lvFPGAIO1
  Delay (ns):             11.958
  Arrival (ns):           11.958

Path 5
  From: FPGACK40_N
  To:   lvFPGAIO1
  Delay (ns):             11.958
  Arrival (ns):           11.958


Expanded Path 1
  From: FPGACK40_P
  To: lvFPGA_SCOPE
  data required time                                    N/C
  data arrival time                          -       12.304
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        FPGACK40
               +     0.000          Clock source
  0.000                        FPGACK40_P (r)
               +     0.000          net: FPGACK40_P
  0.000                        fpgack40_buf/U_IOPADP:PAD_P (r)
               +     1.466          cell: ADLIB:IOPADP_IN
  1.466                        fpgack40_buf/U_IOPADP:IOUT_P (r)
               +     1.294          net: fpgack40_buf/YOUT
  2.760                        fpgack40_buf/U_GB:An (f)
               +     0.089          cell: ADLIB:GBM
  2.849                        fpgack40_buf/U_GB:YEn (f)
               +     0.616          net: fpgack40_buf/U_GB_YWn_GEast
  3.465                        fpgack40_buf/U_GB_RGB1_RGB37:An (f)
               +     0.317          cell: ADLIB:RGB
  3.782                        fpgack40_buf/U_GB_RGB1_RGB37:YL (r)
               +     0.449          net: fpgack40_buf/U_GB_RGB1_RGB37_rgbl_net_1
  4.231                        lvFPGA_SCOPE_m2:C (r)
               +     0.158          cell: ADLIB:CFG3
  4.389                        lvFPGA_SCOPE_m2:Y (r)
               +     0.228          net: lvFPGA_SCOPE_m2
  4.617                        lvFPGA_SCOPE_1_2:B (r)
               +     0.143          cell: ADLIB:CFG3
  4.760                        lvFPGA_SCOPE_1_2:Y (f)
               +     0.221          net: lvFPGA_SCOPE_1_2
  4.981                        lvFPGA_SCOPE:B (f)
               +     0.099          cell: ADLIB:CFG3
  5.080                        lvFPGA_SCOPE:Y (r)
               +     3.633          net: lvFPGA_SCOPE_c
  8.713                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:A (r)
               +     0.186          cell: ADLIB:IOOUTFF_BYPASS
  8.899                        lvFPGA_SCOPE_obuf/U0/U_IOOUTFF:Y (r)
               +     0.238          net: lvFPGA_SCOPE_obuf/U0/DOUT
  9.137                        lvFPGA_SCOPE_obuf/U0/U_IOPAD:D (r)
               +     3.167          cell: ADLIB:IOPAD_TRI
  12.304                       lvFPGA_SCOPE_obuf/U0/U_IOPAD:PAD (r)
               +     0.000          net: lvFPGA_SCOPE
  12.304                       lvFPGA_SCOPE (r)
                                    
  12.304                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          FPGACK40_P (r)
                                    
  N/C                          lvFPGA_SCOPE (r)
                                    
  N/C                          data required time


Operating Conditions : WORST

END SET Input to Output

----------------------------------------------------

Path set User Sets

