<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!-- ********************************************************************** -->
<!--							iWave Global								-->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRGFZ-R3.0											-->
<!-- Date Created	: 24Jan2025												-->
<!-- ********************************************************************** -->

<part_info part_name="xczu49dr-ffvf1760-1-i">
	<pins>
		<!-- ********************************************************************** -->
		<!-- 				    		DDR4 1 Pins 					            -->
		<!-- ********************************************************************** -->
		<!-- Address Bus -->
		<pin index="0" 		name ="ddr4_1_adr0" 	loc="AT15"/>
		<pin index="1" 		name ="ddr4_1_adr1" 	loc="AU15"/>
		<pin index="2" 		name ="ddr4_1_adr2" 	loc="AR17"/>
		<pin index="3" 		name ="ddr4_1_adr3" 	loc="AT17"/>
		<pin index="4" 		name ="ddr4_1_adr4" 	loc="AR14"/>
		<pin index="5" 		name ="ddr4_1_adr5" 	loc="AT14"/>
		<pin index="6" 		name ="ddr4_1_adr6" 	loc="AR16"/>
		<pin index="7" 		name ="ddr4_1_adr7" 	loc="AR15"/>
		<pin index="8" 		name ="ddr4_1_adr8" 	loc="AN13"/>
		<pin index="9" 		name ="ddr4_1_adr9" 	loc="AP13"/>
		<pin index="10" 	name ="ddr4_1_adr10"	loc="AP14"/>
		<pin index="11" 	name ="ddr4_1_adr11" 	loc="AN16"/>
		<pin index="12" 	name ="ddr4_1_adr12" 	loc="AP16"/>
		<pin index="13" 	name ="ddr4_1_adr13" 	loc="AL14"/>
		<pin index="14" 	name ="ddr4_1_adr14" 	loc="AM13"/>
		<pin index="15" 	name ="ddr4_1_adr15" 	loc="AM16"/>
		<pin index="16" 	name ="ddr4_1_adr16" 	loc="AN15"/>
		<!-- Bank Address -->
		<pin index="17" 	name ="ddr4_1_ba0"		loc="AL15"/>
		<pin index="18" 	name ="ddr4_1_ba1"  	loc="AM15"/>
		<!-- Bank Group -->
		<pin index="19" 	name ="ddr4_1_bg"   	loc="AK16" iostandard="SSTL12_DCI"/>
		<!-- Differential Clock Input -->
		<pin index="20" 	name ="ddr4_1_ck_t"  	loc="AJ14"/>
		<pin index="21" 	name ="ddr4_1_ck_c"  	loc="AK14"/>
		<!-- Clock Enable -->
		<pin index="22" 	name ="ddr4_1_cke"   	loc="AN14"/>
		<!-- Chip Select -->
		<pin index="23" 	name ="ddr4_1_cs_n"  	loc="BB12"/>
		<!-- Data Mask -->
		<pin index="24" 	name ="ddr4_1_dm_n0" 	loc="AP22"/>
		<pin index="25" 	name ="ddr4_1_dm_n1" 	loc="AJ22"/>
		<pin index="26" 	name ="ddr4_1_dm_n2" 	loc="BB21"/>
		<pin index="27" 	name ="ddr4_1_dm_n3" 	loc="AW21"/>
		<pin index="28" 	name ="ddr4_1_dm_n4" 	loc="AN21"/>
		<pin index="29" 	name ="ddr4_1_dm_n5" 	loc="AK19"/>
		<pin index="30" 	name ="ddr4_1_dm_n6" 	loc="BB13"/>
		<pin index="31" 	name ="ddr4_1_dm_n7" 	loc="AY17"/>
		<!-- Data Bus -->
		<pin index="32" 	name ="ddr4_1_dq0"  	loc="AP24"/>
		<pin index="33" 	name ="ddr4_1_dq1"  	loc="AR24"/>
		<pin index="34" 	name ="ddr4_1_dq2"  	loc="AN23"/>
		<pin index="35" 	name ="ddr4_1_dq3"  	loc="AP23"/>
		<pin index="36" 	name ="ddr4_1_dq4"  	loc="AL23"/>
		<pin index="37" 	name ="ddr4_1_dq5"  	loc="AM23"/>
		<pin index="38" 	name ="ddr4_1_dq6"  	loc="AN24"/>
		<pin index="39" 	name ="ddr4_1_dq7"  	loc="AN25"/>
		<pin index="40" 	name ="ddr4_1_dq8"  	loc="AL24"/>
		<pin index="41" 	name ="ddr4_1_dq9"  	loc="AM25"/>
		<pin index="42" 	name ="ddr4_1_dq10" 	loc="AK25"/>
		<pin index="43" 	name ="ddr4_1_dq11" 	loc="AL25"/>
		<pin index="44" 	name ="ddr4_1_dq12" 	loc="AJ23"/>
		<pin index="45" 	name ="ddr4_1_dq13" 	loc="AK24"/>
		<pin index="46" 	name ="ddr4_1_dq14" 	loc="AH24"/>
		<pin index="47" 	name ="ddr4_1_dq15" 	loc="AJ24"/>
		<pin index="48" 	name ="ddr4_1_dq16"  	loc="BA18"/>
		<pin index="49" 	name ="ddr4_1_dq17"  	loc="BB18"/>
		<pin index="50" 	name ="ddr4_1_dq18"  	loc="AY19"/>
		<pin index="51" 	name ="ddr4_1_dq19"  	loc="BA19"/>
		<pin index="52" 	name ="ddr4_1_dq20"  	loc="AY20"/>
		<pin index="53" 	name ="ddr4_1_dq21"  	loc="BA20"/>
		<pin index="54" 	name ="ddr4_1_dq22"  	loc="AV19"/>
		<pin index="55" 	name ="ddr4_1_dq23"  	loc="AW19"/>
		<pin index="56" 	name ="ddr4_1_dq24"  	loc="AT18"/>
		<pin index="57" 	name ="ddr4_1_dq25"  	loc="AU18"/>
		<pin index="58" 	name ="ddr4_1_dq26" 	loc="AU21"/>
		<pin index="59" 	name ="ddr4_1_dq27" 	loc="AU20"/>
		<pin index="60" 	name ="ddr4_1_dq28" 	loc="AP21"/>
		<pin index="61" 	name ="ddr4_1_dq29" 	loc="AR21"/>
		<pin index="62" 	name ="ddr4_1_dq30" 	loc="AR20"/>
		<pin index="63" 	name ="ddr4_1_dq31" 	loc="AR19"/>
		<pin index="64" 	name ="ddr4_1_dq32"  	loc="AP18"/>
		<pin index="65" 	name ="ddr4_1_dq33"  	loc="AP17"/>
		<pin index="66" 	name ="ddr4_1_dq34"  	loc="AN19"/>
		<pin index="67" 	name ="ddr4_1_dq35"  	loc="AP19"/>
		<pin index="68" 	name ="ddr4_1_dq36"  	loc="AM21"/>
		<pin index="69" 	name ="ddr4_1_dq37"  	loc="AM20"/>
		<pin index="70" 	name ="ddr4_1_dq38"  	loc="AL18"/>
		<pin index="71" 	name ="ddr4_1_dq39"  	loc="AL17"/>
		<pin index="72" 	name ="ddr4_1_dq40"  	loc="AJ17"/>
		<pin index="73" 	name ="ddr4_1_dq41"  	loc="AK17"/>
		<pin index="74" 	name ="ddr4_1_dq42" 	loc="AK21"/>
		<pin index="75" 	name ="ddr4_1_dq43" 	loc="AK20"/>
		<pin index="76" 	name ="ddr4_1_dq44" 	loc="AH21"/>
		<pin index="77" 	name ="ddr4_1_dq45" 	loc="AJ21"/>
		<pin index="78" 	name ="ddr4_1_dq46" 	loc="AH20"/>
		<pin index="79" 	name ="ddr4_1_dq47" 	loc="AH19"/>
		<pin index="80" 	name ="ddr4_1_dq48"  	loc="BA17"/>
		<pin index="81" 	name ="ddr4_1_dq49"  	loc="BB17"/>
		<pin index="82" 	name ="ddr4_1_dq50"  	loc="BA13"/>
		<pin index="83" 	name ="ddr4_1_dq51"  	loc="BA12"/>
		<pin index="84" 	name ="ddr4_1_dq52"  	loc="BA15"/>
		<pin index="85" 	name ="ddr4_1_dq53"  	loc="BA14"/>
		<pin index="86" 	name ="ddr4_1_dq54"  	loc="AY15"/>
		<pin index="87" 	name ="ddr4_1_dq55"  	loc="AY14"/>
		<pin index="88" 	name ="ddr4_1_dq56"  	loc="AV13"/>
		<pin index="89" 	name ="ddr4_1_dq57"  	loc="AW13"/>
		<pin index="90" 	name ="ddr4_1_dq58" 	loc="AW17"/>
		<pin index="91" 	name ="ddr4_1_dq59" 	loc="AW16"/>
		<pin index="92" 	name ="ddr4_1_dq60" 	loc="AV16"/>
		<pin index="93" 	name ="ddr4_1_dq61" 	loc="AV15"/>
		<pin index="94" 	name ="ddr4_1_dq62" 	loc="AT13"/>
		<pin index="95" 	name ="ddr4_1_dq63" 	loc="AU13"/>
		<!-- Differential Data Strode -->
		<pin index="96" 	name ="ddr4_1_dqs_t0"  loc="AM26"/>
		<pin index="97" 	name ="ddr4_1_dqs_t1"  loc="AJ26"/>
		<pin index="98" 	name ="ddr4_1_dqs_t2"  loc="AV18"/>
		<pin index="99" 	name ="ddr4_1_dqs_t3"  loc="AT20"/>
		<pin index="100"	name ="ddr4_1_dqs_t4"  loc="AM18"/>
		<pin index="101" 	name ="ddr4_1_dqs_t5"  loc="AH18"/>
		<pin index="102" 	name ="ddr4_1_dqs_t6"  loc="BB16"/>
		<pin index="103" 	name ="ddr4_1_dqs_t7"  loc="AV14"/>
		<pin index="104" 	name ="ddr4_1_dqs_c0"  loc="AN26"/>
		<pin index="105" 	name ="ddr4_1_dqs_c1"  loc="AK26"/>
		<pin index="106" 	name ="ddr4_1_dqs_c2"  loc="AW18"/>
		<pin index="107" 	name ="ddr4_1_dqs_c3"  loc="AT19"/>
		<pin index="108" 	name ="ddr4_1_dqs_c4"  loc="AN18"/>
		<pin index="109" 	name ="ddr4_1_dqs_c5"  loc="AJ18"/>
		<pin index="110" 	name ="ddr4_1_dqs_c6"  loc="BB15"/>
		<pin index="111" 	name ="ddr4_1_dqs_c7"  loc="AW14"/>
		<!-- On Die Termination -->
		<pin index="112" 	name ="ddr4_1_odt"		loc="AY16"/>
		<!-- Activate Command Input -->
		<pin index="113"	name ="ddr4_1_act_n"	loc="AW12"/>
		<!-- Reset -->
		<pin index="114"	name ="ddr4_1_reset_n"	loc="AL19" iostandard="LVCMOS12"/>
		<!-- Reference Clock -->
		<pin index="115"	name ="ddr4_1_sysclk_clk_p"	loc="AU17" iostandard="LVDS"/>
		<pin index="116"	name ="ddr4_1_sysclk_clk_n"	loc="AU16" iostandard="LVDS"/>
	</pins>
</part_info>
