{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750057376216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750057376216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 01:02:56 2025 " "Processing started: Mon Jun 16 01:02:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750057376216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750057376216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BrightnessFilter -c BrightnessFilter --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BrightnessFilter -c BrightnessFilter --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750057376216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750057376523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750057376523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file tpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TPU " "Found entity 1: TPU" {  } { { "TPU.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/TPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "MAC_module.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MAC_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMU_tb " "Found entity 1: MMU_tb" {  } { { "MMU_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mmu_negative_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mmu_negative_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMU_negative_tb " "Found entity 1: MMU_negative_tb" {  } { { "MMU_negative_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/MMU_negative_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file normalizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Normalizer " "Found entity 1: Normalizer" {  } { { "Normalizer.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/Normalizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_tb " "Elaborating entity \"ram_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750057382122 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clock ram_tb.sv(23) " "Verilog HDL warning at ram_tb.sv(23): assignments to clock create a combinational loop" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 23 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1750057382122 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Leyendo memoria inicializada desde .mif ram_tb.sv(30) " "Verilog HDL Display System Task info at ram_tb.sv(30): Leyendo memoria inicializada desde .mif" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382122 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "----------------------------- ram_tb.sv(31) " "Verilog HDL Display System Task info at ram_tb.sv(31): -----------------------------" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382122 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|  Addr  \|   Dato en q      \| ram_tb.sv(32) " "Verilog HDL Display System Task info at ram_tb.sv(32): \|  Addr  \|   Dato en q      \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 32 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382122 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "----------------------------- ram_tb.sv(33) " "Verilog HDL Display System Task info at ram_tb.sv(33): -----------------------------" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382122 "|ram_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ram_tb.sv(37) " "Verilog HDL assignment warning at ram_tb.sv(37): truncated value with size 32 to match size of target (6)" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382123 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382124 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382125 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\|   %2d   \|       %3d       \| ram_tb.sv(39) " "Verilog HDL Display System Task info at ram_tb.sv(39): \|   %2d   \|       %3d       \|" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "----------------------------- ram_tb.sv(42) " "Verilog HDL Display System Task info at ram_tb.sv(42): -----------------------------" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 42 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ram_tb.sv(43) " "Verilog HDL warning at ram_tb.sv(43): ignoring unsupported system task" {  } { { "ram_tb.sv" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1750057382126 "|ram_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 ram1:dut " "Elaborating entity \"ram1\" for hierarchy \"ram1:dut\"" {  } { { "ram_tb.sv" "dut" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram_tb.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram1:dut\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram1:dut\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "altsyncram_component" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram1:dut\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram1:dut\|altsyncram:altsyncram_component\"" {  } { { "ram1.v" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram1:dut\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram1:dut\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data_test1.mif " "Parameter \"init_file\" = \"ram_data_test1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382166 ""}  } { { "ram1.v" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/ram1.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1750057382166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94p1 " "Found entity 1: altsyncram_94p1" {  } { { "db/altsyncram_94p1.tdf" "" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/db/altsyncram_94p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750057382204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750057382204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94p1 ram1:dut\|altsyncram:altsyncram_component\|altsyncram_94p1:auto_generated " "Elaborating entity \"altsyncram_94p1\" for hierarchy \"ram1:dut\|altsyncram:altsyncram_component\|altsyncram_94p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750057382205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750057382269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 01:03:02 2025 " "Processing ended: Mon Jun 16 01:03:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750057382269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750057382269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750057382269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750057382269 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750057382867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750057383235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750057383235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 16 01:03:03 2025 " "Processing started: Mon Jun 16 01:03:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750057383235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1750057383235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BrightnessFilter BrightnessFilter " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BrightnessFilter BrightnessFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1750057383235 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim BrightnessFilter BrightnessFilter " "Quartus(args): --rtl_sim BrightnessFilter BrightnessFilter" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1750057383235 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1750057383367 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1750057383438 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1750057383439 ""}
{ "Warning" "0" "" "Warning: File BrightnessFilter_run_msim_rtl_verilog.do already exists - backing up current file as BrightnessFilter_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File BrightnessFilter_run_msim_rtl_verilog.do already exists - backing up current file as BrightnessFilter_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1750057383492 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/BrightnessFilter_run_msim_rtl_verilog.do" {  } { { "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/BrightnessFilter_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/BrightnessFilter_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/simulation/modelsim/BrightnessFilter_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1750057383508 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1750057383508 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1750057383510 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1750057383511 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/BrightnessFilter_nativelink_simulation.rpt" {  } { { "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/BrightnessFilter_nativelink_simulation.rpt" "0" { Text "C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/BrightnessFilter_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Daniel/Desktop/Arqui2ProyectoRepositorio/Systolic_Array_GaussianFilter/SystemVerilogBrightness/BrightnessFilter_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1750057383511 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1750057383511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750057383512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 16 01:03:03 2025 " "Processing ended: Mon Jun 16 01:03:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750057383512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750057383512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750057383512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750057383512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750057479710 ""}
