#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 11 09:16:24 2023
# Process ID: 24816
# Current directory: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39180 D:\Semster7\ELCT707 - CA\Project\MIPS\MIPS_V2\single_cycle\single_cycle\single_cycle.xpr
# Log file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/vivado.log
# Journal file: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 09:17:07 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1412.160 ; gain = 201.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:48]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:114]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:130]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:139]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:148]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:157]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:174]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:188]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:197]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:204]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:211]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:220]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:226]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:235]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:244]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:66]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1467.852 ; gain = 257.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.852 ; gain = 257.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1467.852 ; gain = 257.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1467.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1599.859 ; gain = 389.574
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1599.859 ; gain = 566.535
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1656.219 ; gain = 36.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:48]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:114]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:130]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:139]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:148]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:157]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:166]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:174]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:188]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:197]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:204]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:211]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:220]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:226]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:235]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:244]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:66]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1693.188 ; gain = 73.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.078 ; gain = 97.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1717.078 ; gain = 97.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1717.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.445 ; gain = 123.902
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1789.355 ; gain = 26.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
WARNING: [Synth 8-5640] Port 'o_write_data' is missing in component declaration [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:16]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:48]
ERROR: [Synth 8-3493] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' does not have matching formal port for component port 'b_write_data' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:48]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:15]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1800.789 ; gain = 38.051
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 09:24:48 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 09:25:39 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.492 ; gain = 19.531
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:14]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:116]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:141]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:150]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:159]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:176]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:190]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:199]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:206]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:213]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:222]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:228]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:237]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:246]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:67]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1829.492 ; gain = 19.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1830.461 ; gain = 20.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1830.461 ; gain = 20.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1830.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1867.910 ; gain = 57.949
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1966.289 ; gain = 25.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:14]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:116]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:132]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:141]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:150]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:159]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:176]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:190]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:199]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:206]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:213]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:222]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:228]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:237]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:246]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:67]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1968.379 ; gain = 27.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1992.258 ; gain = 51.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1992.258 ; gain = 51.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1992.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.016 ; gain = 82.801
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 09:30:39 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.742 ; gain = 17.832
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:13]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:117]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:133]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:142]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:151]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:160]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:169]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:177]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:191]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:200]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:207]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:214]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:223]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:229]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:238]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:247]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:67]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2053.742 ; gain = 17.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2057.777 ; gain = 21.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2057.777 ; gain = 21.867
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2057.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2057.777 ; gain = 21.867
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2073.781 ; gain = 16.004
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:13]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:49]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:117]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:133]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:142]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:151]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:160]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:169]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:177]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:191]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:200]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:207]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:214]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:223]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:229]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:238]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:247]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:67]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2073.781 ; gain = 16.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2081.496 ; gain = 23.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2081.496 ; gain = 23.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2081.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2081.496 ; gain = 23.719
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 09:36:12 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2086.230 ; gain = 4.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2086.230 ; gain = 4.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.176 ; gain = 11.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2093.176 ; gain = 11.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2093.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.770 ; gain = 40.273
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2138.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2138.590 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flopr'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'imem'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'o_q' of mode 'out' cannot be associated with actual port 'o_q' of mode 'buffer' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:80]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2138.590 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2191.945 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.918 ; gain = 146.328
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'o_result' of mode 'out' cannot be associated with actual port 'o_result' of mode 'buffer' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.676 ; gain = 16.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2304.676 ; gain = 16.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2311.621 ; gain = 23.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2311.621 ; gain = 23.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2311.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2311.621 ; gain = 23.121
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.imem [imem_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2356.320 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/testbench_behav.wcfg}
WARNING: Simulation object /testbench/dut/mips1/b_pc was not found in the design.
WARNING: Simulation object /testbench/dut/mips1/b_write_data was not found in the design.
WARNING: Simulation object /testbench/dut/mips1/b_alu_out was not found in the design.
WARNING: Simulation object /testbench/dut/mips1/s_rf_rd2 was not found in the design.
WARNING: Simulation object /testbench/dut/mips1/m_rf/b_rd2 was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2392.621 ; gain = 36.301
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2392.621 ; gain = 36.301
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 12
[Mon Dec 11 15:48:58 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
add_bp {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd} 26
remove_bps -file {D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd} -line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-97] array index 1 out of range [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-3302] unable to open file 'D:\vivado_proj\mini_mips_32\program.txt' in 'r' mode [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:47]
ERROR: [Synth 8-285] failed synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-97] array index 1 out of range [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-97] array index 1 out of range [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
ERROR: [Synth 8-285] failed synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 16:02:34 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 16:06:02 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Dec 11 16:09:48 2023] Launched synth_1...
Run output will be captured here: D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_module' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
INFO: [Synth 8-3491] module 'mips' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:3' bound to instance 'mips1' of component 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:47]
INFO: [Synth 8-638] synthesizing module 'mips' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'control_unit' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:4' bound to instance 'm_controller' of component 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:118]
INFO: [Synth 8-638] synthesizing module 'control_unit' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
WARNING: [Synth 8-614] signal 'i_rst' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/control_unit.vhd:22]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:5' bound to instance 'm_pcreg' of component 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:134]
INFO: [Synth 8-638] synthesizing module 'flopr' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (2#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flopr.vhd:14]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_lw_vs_imm_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:143]
INFO: [Synth 8-638] synthesizing module 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_jr_src_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:152]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sw_en_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:161]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_mem_2_reg_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:170]
INFO: [Synth 8-638] synthesizing module 'MUX2X1__parameterized2' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX2X1__parameterized2' (3#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:13]
INFO: [Synth 8-3491] module 'reg_file' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:5' bound to instance 'm_rf' of component 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:178]
INFO: [Synth 8-638] synthesizing module 'reg_file' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
WARNING: [Synth 8-614] signal 'mem' is read in the process but is not in the sensitivity list [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'reg_file' (4#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/reg_file.vhd:17]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_alu_srcB_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:192]
INFO: [Synth 8-3491] module 'alu' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:5' bound to instance 'm_alu' of component 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:201]
INFO: [Synth 8-638] synthesizing module 'alu' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'alu' (5#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/alu.vhd:13]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pcplus4' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:208]
INFO: [Synth 8-638] synthesizing module 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:13]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_sign_ext_mux' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:215]
INFO: [Synth 8-3491] module 'sign_extend' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:4' bound to instance 'm_sign_ext' of component 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:224]
INFO: [Synth 8-638] synthesizing module 'sign_extend' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sign_extend' (7#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/sign_extend.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux1' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:230]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux2' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:239]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'MUX2X1' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/MUX2X1.vhd:4' bound to instance 'm_pc_mux3' of component 'MUX2X1' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:248]
INFO: [Synth 8-3491] module 'adder' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/adder.vhd:5' bound to instance 'm_pc_jump_adder' of component 'adder' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mips' (8#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/mips.vhd:13]
INFO: [Synth 8-3491] module 'imem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:7' bound to instance 'imem1' of component 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:58]
INFO: [Synth 8-638] synthesizing module 'imem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'imem' (9#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/imem.vhd:14]
INFO: [Synth 8-3491] module 'dmem' declared at 'D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:5' bound to instance 'dmem1' of component 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'dmem' (10#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/dmem.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'top_module' (11#1) [D:/Semster7/ELCT707 - CA/Project/MIPS/MIPS_V2/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/top_module.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.621 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2392.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2392.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.621 ; gain = 0.000
47 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.621 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 17:36:38 2023...
