`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 10 2020 16:11:43 KST (Dec 10 2020 07:11:43 UTC)

module pw_feature_addr_gen_OrReduction_8U_1U_1(in1, out1);
  input [7:0] in1;
  output out1;
  wire [7:0] in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13;
  NAND2X1 g13(.A (n_13), .B (n_12), .Y (out1));
  NOR2X2 g14(.A (n_8), .B (n_10), .Y (n_13));
  NOR2X1 g15(.A (n_11), .B (n_9), .Y (n_12));
  NAND2X2 g16(.A (n_5), .B (n_1), .Y (n_11));
  NAND2X2 g19(.A (n_2), .B (n_7), .Y (n_10));
  NAND2X1 g17(.A (n_0), .B (n_3), .Y (n_9));
  NAND2X2 g18(.A (n_6), .B (n_4), .Y (n_8));
  INVX2 g20(.A (in1[4]), .Y (n_7));
  CLKINVX4 g21(.A (in1[7]), .Y (n_6));
  CLKINVX3 g24(.A (in1[3]), .Y (n_5));
  INVX2 g22(.A (in1[6]), .Y (n_4));
  INVX1 g25(.A (in1[0]), .Y (n_3));
  INVX2 g23(.A (in1[5]), .Y (n_2));
  INVX2 g26(.A (in1[2]), .Y (n_1));
  INVX2 g27(.A (in1[1]), .Y (n_0));
endmodule

