Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct  5 21:46:52 2020
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.282        0.000                      0                 7075        0.051        0.000                      0                 7075        1.500        0.000                       0                  3933  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.702        0.000                      0                 2012        0.121        0.000                      0                 2012        5.000        0.000                       0                   849  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.282        0.000                      0                  136        0.121        0.000                      0                  136        1.500        0.000                       0                  1408  
usb_clk                     0.876        0.000                      0                 4926        0.051        0.000                      0                 4926        4.000        0.000                       0                  1673  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.896        0.000                      0                    1        0.377        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.702ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 1.418ns (16.239%)  route 7.314ns (83.761%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 20.201 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.432    13.205    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X22Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.260    20.201    U_pattern_matcher/clk_fe_buf
    SLICE_X22Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[500]/C
                         clock pessimism              0.164    20.366    
                         clock uncertainty           -0.035    20.330    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.423    19.907    U_pattern_matcher/input_data_reg[500]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                         -13.205    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[487]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.418ns (16.750%)  route 7.048ns (83.250%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.165    12.938    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[487]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.423    19.908    U_pattern_matcher/input_data_reg[487]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[495]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.418ns (16.750%)  route 7.048ns (83.250%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.165    12.938    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[495]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.423    19.908    U_pattern_matcher/input_data_reg[495]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[496]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.418ns (16.750%)  route 7.048ns (83.250%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.165    12.938    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[496]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[496]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.423    19.908    U_pattern_matcher/input_data_reg[496]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             6.970ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[502]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.466ns  (logic 1.418ns (16.750%)  route 7.048ns (83.250%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.165    12.938    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[502]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X30Y48         FDRE                                         r  U_pattern_matcher/input_data_reg[502]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X30Y48         FDRE (Setup_fdre_C_R)       -0.423    19.908    U_pattern_matcher/input_data_reg[502]
  -------------------------------------------------------------------
                         required time                         19.908    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  6.970    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[468]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.418ns (16.746%)  route 7.050ns (83.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.167    12.940    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[468]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[468]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[468]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[475]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.418ns (16.746%)  route 7.050ns (83.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.167    12.940    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[475]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[475]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[475]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[476]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.418ns (16.746%)  route 7.050ns (83.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.167    12.940    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[476]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[476]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[476]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[483]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.418ns (16.746%)  route 7.050ns (83.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.167    12.940    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[483]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[483]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 1.418ns (16.746%)  route 7.050ns (83.254%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 20.202 - 16.000 ) 
    Source Clock Delay      (SCD):    4.473ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.373     4.473    U_trigger/clk_fe_buf
    SLICE_X12Y13         FDRE                                         r  U_trigger/delay_counter_fe_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.379     4.852 r  U_trigger/delay_counter_fe_reg[7]/Q
                         net (fo=4, routed)           1.176     6.028    U_trigger/out[7]
    SLICE_X14Y13         LUT6 (Prop_lut6_I2_O)        0.105     6.133 r  U_trigger/capture_enable_start0_carry_i_2/O
                         net (fo=1, routed)           0.000     6.133    U_trigger/capture_enable_start0_carry_i_2_n_0
    SLICE_X14Y13         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.449 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.449    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X14Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     6.580 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.423     7.003    U_trigger/capture_enable_start0
    SLICE_X14Y16         LUT5 (Prop_lut5_I4_O)        0.277     7.280 r  U_trigger/capture_count[0]_i_4/O
                         net (fo=5, routed)           0.639     7.919    U_fe_capture_main/capture_count_reg[0]_0
    SLICE_X22Y15         LUT6 (Prop_lut6_I2_O)        0.105     8.024 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_2/O
                         net (fo=8, routed)           0.644     8.668    U_pattern_matcher/input_data_reg[0]_0
    SLICE_X16Y17         LUT4 (Prop_lut4_I1_O)        0.105     8.773 r  U_pattern_matcher/input_data[503]_i_1/O
                         net (fo=512, routed)         4.167    12.940    U_pattern_matcher/input_data[503]_i_1_n_0
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.261    20.202    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y46         FDRE                                         r  U_pattern_matcher/input_data_reg[484]/C
                         clock pessimism              0.164    20.367    
                         clock uncertainty           -0.035    20.331    
    SLICE_X29Y46         FDRE (Setup_fdre_C_R)       -0.352    19.979    U_pattern_matcher/input_data_reg[484]
  -------------------------------------------------------------------
                         required time                         19.979    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  7.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.560     1.419    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X15Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.828     1.930    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X15Y16         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.419    
    SLICE_X15Y16         FDRE (Hold_fdre_C_D)         0.075     1.494    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_usb/reg_arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/reg_arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.569     1.428    U_reg_usb/clk_fe_buf
    SLICE_X3Y7           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U_reg_usb/reg_arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.624    U_reg_usb/reg_arm_pipe[0]
    SLICE_X3Y7           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.838     1.940    U_reg_usb/clk_fe_buf
    SLICE_X3Y7           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.428    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.075     1.503    U_reg_usb/reg_arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.556     1.415    U_fe_capture_main/clk_fe_buf
    SLICE_X21Y17         FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.611    U_fe_capture_main/arm_pipe[0]
    SLICE_X21Y17         FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.823     1.925    U_fe_capture_main/clk_fe_buf
    SLICE_X21Y17         FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.510     1.415    
    SLICE_X21Y17         FDRE (Hold_fdre_C_D)         0.075     1.490    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.593 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.648    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X37Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.864     1.966    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                         clock pessimism             -0.514     1.452    
    SLICE_X37Y5          FDPE (Hold_fdpe_C_D)         0.075     1.527    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 U_fe_capture_main/timestamp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/O_fifo_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.745%)  route 0.050ns (21.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.594     1.453    U_fe_capture_main/clk_fe_buf
    SLICE_X32Y1          FDRE                                         r  U_fe_capture_main/timestamp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.594 r  U_fe_capture_main/timestamp_reg_reg[0]/Q
                         net (fo=1, routed)           0.050     1.644    U_fe_capture_main/timestamp_reg[0]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.689 r  U_fe_capture_main/O_fifo_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.689    U_fe_capture_usb/O_fifo_data_reg[15]_0[0]
    SLICE_X33Y1          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.864     1.966    U_fe_capture_usb/clk_fe_buf
    SLICE_X33Y1          FDRE                                         r  U_fe_capture_usb/O_fifo_data_reg[0]/C
                         clock pessimism             -0.500     1.466    
    SLICE_X33Y1          FDRE (Hold_fdre_C_D)         0.092     1.558    U_fe_capture_usb/O_fifo_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[439]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[447]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[439]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/input_data_reg[439]/Q
                         net (fo=2, routed)           0.067     1.632    U_pattern_matcher/input_data[439]
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[447]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[447]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.076     1.500    U_pattern_matcher/input_data_reg[447]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/input_data_reg[438]/Q
                         net (fo=2, routed)           0.066     1.630    U_pattern_matcher/input_data[438]
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[446]/C
                         clock pessimism             -0.512     1.424    
    SLICE_X29Y41         FDRE (Hold_fdre_C_D)         0.071     1.495    U_pattern_matcher/input_data_reg[446]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[270]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.321%)  route 0.340ns (70.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.420    U_pattern_matcher/clk_fe_buf
    SLICE_X15Y34         FDRE                                         r  U_pattern_matcher/input_data_reg[270]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  U_pattern_matcher/input_data_reg[270]/Q
                         net (fo=2, routed)           0.340     1.901    U_pattern_matcher/input_data[270]
    SLICE_X20Y33         FDRE                                         r  U_pattern_matcher/input_data_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.824     1.926    U_pattern_matcher/clk_fe_buf
    SLICE_X20Y33         FDRE                                         r  U_pattern_matcher/input_data_reg[278]/C
                         clock pessimism             -0.248     1.678    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.070     1.748    U_pattern_matcher/input_data_reg[278]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.559     1.418    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X14Y17         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.637    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X14Y17         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.827     1.929    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X14Y17         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.418    
    SLICE_X14Y17         FDRE (Hold_fdre_C_D)         0.060     1.478    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[444]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[452]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.086%)  route 0.125ns (46.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.565     1.424    U_pattern_matcher/clk_fe_buf
    SLICE_X29Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[444]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/input_data_reg[444]/Q
                         net (fo=2, routed)           0.125     1.689    U_pattern_matcher/input_data[444]
    SLICE_X31Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[452]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.834     1.936    U_pattern_matcher/clk_fe_buf
    SLICE_X31Y41         FDRE                                         r  U_pattern_matcher/input_data_reg[452]/C
                         clock pessimism             -0.477     1.459    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.070     1.529    U_pattern_matcher/input_data_reg[452]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X28Y3      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X31Y46     U_pattern_matcher/input_data_reg[460]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y46     U_pattern_matcher/input_data_reg[461]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y46     U_pattern_matcher/input_data_reg[462]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X30Y46     U_pattern_matcher/input_data_reg[463]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y6      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y6      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/fifo_overflow_blocked_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y46     U_pattern_matcher/input_data_reg[468]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X29Y46     U_pattern_matcher/input_data_reg[475]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X9Y14      U_usb_autodetect/wait1_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X3Y15      U_usb_autodetect/wait1_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X9Y14      U_usb_autodetect/wait1_reg[1]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y6      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y6      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X28Y3      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X31Y46     U_pattern_matcher/input_data_reg[460]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X31Y46     U_pattern_matcher/input_data_reg[460]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X30Y46     U_pattern_matcher/input_data_reg[461]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X30Y46     U_pattern_matcher/input_data_reg[461]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X30Y46     U_pattern_matcher/input_data_reg[462]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.483ns (42.910%)  route 1.973ns (57.090%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.732     7.926    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  U_trigger/trigger_delay_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X25Y5          FDRE                                         r  U_trigger/trigger_delay_reg[14]/C
                         clock pessimism              0.243     8.446    
                         clock uncertainty           -0.069     8.376    
    SLICE_X25Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.208    U_trigger/trigger_delay_reg[14]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 1.483ns (42.910%)  route 1.973ns (57.090%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.732     7.926    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  U_trigger/trigger_delay_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X25Y5          FDRE                                         r  U_trigger/trigger_delay_reg[6]/C
                         clock pessimism              0.243     8.446    
                         clock uncertainty           -0.069     8.376    
    SLICE_X25Y5          FDRE (Setup_fdre_C_CE)      -0.168     8.208    U_trigger/trigger_delay_reg[6]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.483ns (43.570%)  route 1.921ns (56.430%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.680     7.873    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/trigger_delay_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/trigger_delay_reg[12]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_CE)      -0.136     8.220    U_trigger/trigger_delay_reg[12]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.483ns (43.570%)  route 1.921ns (56.430%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.680     7.873    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/trigger_delay_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/trigger_delay_reg[7]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_CE)      -0.136     8.220    U_trigger/trigger_delay_reg[7]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.483ns (43.390%)  route 1.935ns (56.610%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.694     7.887    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X26Y6          FDRE                                         r  U_trigger/trigger_delay_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X26Y6          FDRE                                         r  U_trigger/trigger_delay_reg[15]/C
                         clock pessimism              0.239     8.442    
                         clock uncertainty           -0.069     8.372    
    SLICE_X26Y6          FDRE (Setup_fdre_C_CE)      -0.136     8.236    U_trigger/trigger_delay_reg[15]
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.483ns (43.119%)  route 1.956ns (56.881%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.715     7.909    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
                         clock pessimism              0.267     8.470    
                         clock uncertainty           -0.069     8.400    
    SLICE_X24Y5          FDRE (Setup_fdre_C_CE)      -0.136     8.264    U_trigger/trigger_delay_reg[1]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.483ns (43.119%)  route 1.956ns (56.881%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.715     7.909    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[2]/C
                         clock pessimism              0.267     8.470    
                         clock uncertainty           -0.069     8.400    
    SLICE_X24Y5          FDRE (Setup_fdre_C_CE)      -0.136     8.264    U_trigger/trigger_delay_reg[2]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.483ns (43.119%)  route 1.956ns (56.881%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 8.202 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.715     7.909    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.261     8.202    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/C
                         clock pessimism              0.267     8.470    
                         clock uncertainty           -0.069     8.400    
    SLICE_X24Y5          FDRE (Setup_fdre_C_CE)      -0.136     8.264    U_trigger/trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 1.483ns (43.749%)  route 1.907ns (56.251%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.666     7.859    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  U_trigger/trigger_delay_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X26Y8          FDRE                                         r  U_trigger/trigger_delay_reg[10]/C
                         clock pessimism              0.239     8.441    
                         clock uncertainty           -0.069     8.371    
    SLICE_X26Y8          FDRE (Setup_fdre_C_CE)      -0.136     8.235    U_trigger/trigger_delay_reg[10]
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 U_trigger/trigger_delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.483ns (44.679%)  route 1.836ns (55.321%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 8.196 - 4.000 ) 
    Source Clock Delay      (SCD):    4.470ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.370     4.470    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.433     4.903 r  U_trigger/trigger_delay_reg[1]/Q
                         net (fo=2, routed)           0.894     5.797    U_trigger/trigger_delay__0[1]
    SLICE_X20Y5          LUT4 (Prop_lut4_I0_O)        0.105     5.902 r  U_trigger/state2_carry_i_8/O
                         net (fo=1, routed)           0.000     5.902    U_trigger/state2_carry_i_8_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.342 r  U_trigger/state2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.342    U_trigger/state2_carry_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.440 r  U_trigger/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.440    U_trigger/state2_carry__0_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.572 f  U_trigger/state2_carry__1/CO[1]
                         net (fo=22, routed)          0.347     6.919    U_trigger/state22_in
    SLICE_X21Y7          LUT5 (Prop_lut5_I3_O)        0.275     7.194 r  U_trigger/trigger_delay[19]_i_1/O
                         net (fo=20, routed)          0.595     7.789    U_trigger/trigger_delay[19]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_delay_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        1.255     8.196    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_delay_reg[3]/C
                         clock pessimism              0.224     8.421    
                         clock uncertainty           -0.069     8.351    
    SLICE_X20Y4          FDRE (Setup_fdre_C_CE)      -0.168     8.183    U_trigger/trigger_delay_reg[3]
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  0.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_pattern_matcher/CLK
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.620    U_pattern_matcher/arm_pipe[0]
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.832     1.934    U_pattern_matcher/CLK
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.510     1.424    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.075     1.499    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.333%)  route 0.163ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X23Y5          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_delay_r_reg[0][4]/Q
                         net (fo=2, routed)           0.163     1.726    U_trigger/trigger_delay_r[0]__0[4]
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  U_trigger/trigger_delay[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    U_trigger/trigger_delay[4]_i_1_n_0
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X24Y5          FDRE                                         r  U_trigger/trigger_delay_reg[4]/C
                         clock pessimism             -0.477     1.459    
    SLICE_X24Y5          FDRE (Hold_fdre_C_D)         0.121     1.580    U_trigger/trigger_delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X15Y4          FDRE                                         r  U_trigger/trigger_width_r_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[0][6]/Q
                         net (fo=2, routed)           0.156     1.720    U_trigger/trigger_width_r[0]__0[6]
    SLICE_X14Y4          LUT5 (Prop_lut5_I3_O)        0.045     1.765 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.765    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X14Y4          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X14Y4          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.500     1.437    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.120     1.557    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X23Y5          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_delay_r_reg[0][0]/Q
                         net (fo=2, routed)           0.173     1.737    U_trigger/trigger_delay_r[0]__0[0]
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  U_trigger/trigger_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    U_trigger/trigger_delay[0]_i_1_n_0
    SLICE_X22Y6          FDRE                                         r  U_trigger/trigger_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X22Y6          FDRE                                         r  U_trigger/trigger_delay_reg[0]/C
                         clock pessimism             -0.497     1.439    
    SLICE_X22Y6          FDRE (Hold_fdre_C_D)         0.121     1.560    U_trigger/trigger_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.765%)  route 0.184ns (49.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.564     1.423    U_trigger/clk_out1
    SLICE_X13Y7          FDRE                                         r  U_trigger/trigger_width_r_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_trigger/trigger_width_r_reg[0][0]/Q
                         net (fo=2, routed)           0.184     1.748    U_trigger/trigger_width_r[0]__0[0]
    SLICE_X14Y5          LUT5 (Prop_lut5_I3_O)        0.049     1.797 r  U_trigger/trigger_width[0]_i_1/O
                         net (fo=1, routed)           0.000     1.797    U_trigger/trigger_width[0]_i_1_n_0
    SLICE_X14Y5          FDRE                                         r  U_trigger/trigger_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.835     1.937    U_trigger/clk_out1
    SLICE_X14Y5          FDRE                                         r  U_trigger/trigger_width_reg[0]/C
                         clock pessimism             -0.497     1.440    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.131     1.571    U_trigger/trigger_width_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_r_reg/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.565     1.424    U_pattern_matcher/CLK
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.128     1.552 r  U_pattern_matcher/arm_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.668    U_pattern_matcher/arm_pipe[1]
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.832     1.934    U_pattern_matcher/CLK
    SLICE_X3Y16          FDRE                                         r  U_pattern_matcher/arm_r_reg/C
                         clock pessimism             -0.510     1.424    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.012     1.436    U_pattern_matcher/arm_r_reg
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.226ns (38.558%)  route 0.360ns (61.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X16Y6          FDRE                                         r  U_trigger/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.128     1.550 r  U_trigger/FSM_onehot_state_reg[2]/Q
                         net (fo=47, routed)          0.360     1.910    U_trigger/FSM_onehot_state_reg_n_0_[2]
    SLICE_X21Y6          LUT6 (Prop_lut6_I5_O)        0.098     2.008 r  U_trigger/delay_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.008    U_trigger/delay_counter[9]_i_1_n_0
    SLICE_X21Y6          FDRE                                         r  U_trigger/delay_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X21Y6          FDRE                                         r  U_trigger/delay_counter_reg[9]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X21Y6          FDRE (Hold_fdre_C_D)         0.091     1.776    U_trigger/delay_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.559     1.418    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y14         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.173     1.731    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X17Y14         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.828     1.930    U_trigger/U_match_cdc/clk_out1
    SLICE_X17Y14         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.512     1.418    
    SLICE_X17Y14         FDRE (Hold_fdre_C_D)         0.075     1.493    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_trigger/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.227ns (37.851%)  route 0.373ns (62.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X16Y6          FDRE                                         r  U_trigger/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y6          FDRE (Prop_fdre_C_Q)         0.128     1.550 r  U_trigger/FSM_onehot_state_reg[1]/Q
                         net (fo=63, routed)          0.373     1.922    U_trigger/FSM_onehot_state_reg_n_0_[1]
    SLICE_X21Y7          LUT6 (Prop_lut6_I3_O)        0.099     2.021 r  U_trigger/delay_counter[19]_i_2/O
                         net (fo=1, routed)           0.000     2.021    U_trigger/delay_counter[19]_i_2_n_0
    SLICE_X21Y7          FDRE                                         r  U_trigger/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.830     1.932    U_trigger/clk_out1
    SLICE_X21Y7          FDRE                                         r  U_trigger/delay_counter_reg[19]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X21Y7          FDRE (Hold_fdre_C_D)         0.092     1.776    U_trigger/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_trigger/O_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.209ns (34.477%)  route 0.397ns (65.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.562     1.421    U_trigger/clk_out1
    SLICE_X18Y6          FDRE                                         r  U_trigger/O_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y6          FDRE (Prop_fdre_C_Q)         0.164     1.585 f  U_trigger/O_trigger_reg/Q
                         net (fo=24, routed)          0.397     1.982    U_trigger/mcx_trig_OBUF
    SLICE_X17Y5          LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  U_trigger/delay_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.027    U_trigger/delay_counter[4]_i_1_n_0
    SLICE_X17Y5          FDRE                                         r  U_trigger/delay_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1406, routed)        0.833     1.935    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/delay_counter_reg[4]/C
                         clock pessimism             -0.248     1.687    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.091     1.778    U_trigger/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X6Y19      U_pattern_matcher/mask_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y38     U_pattern_matcher/mask_r_reg[400]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y38     U_pattern_matcher/mask_r_reg[401]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X25Y36     U_pattern_matcher/mask_r_reg[402]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X27Y40     U_pattern_matcher/mask_r_reg[403]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X27Y40     U_pattern_matcher/mask_r_reg[404]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X27Y39     U_pattern_matcher/mask_r_reg[405]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X20Y40     U_pattern_matcher/mask_r_reg[406]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/pattern_r_reg[172]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/pattern_r_reg[173]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/pattern_r_reg[181]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y38     U_pattern_matcher/pattern_r_reg[182]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y16      U_pattern_matcher/arm_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y16      U_pattern_matcher/arm_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X3Y16      U_pattern_matcher/arm_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y38     U_pattern_matcher/pattern_r_reg[189]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[277]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[278]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y40     U_pattern_matcher/mask_r_reg[403]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y40     U_pattern_matcher/mask_r_reg[404]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[412]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X26Y42     U_pattern_matcher/mask_r_reg[413]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y8      U_trigger/trigger_delay_r_reg[6][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X28Y8      U_trigger/trigger_delay_r_reg[6][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y5      U_trigger/trigger_delay_r_reg[6][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y8      U_trigger/trigger_delay_r_reg[6][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y5      U_trigger/trigger_delay_r_reg[7][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X23Y4      U_trigger/trigger_delay_r_reg[7][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[370]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 1.395ns (12.751%)  route 9.547ns (87.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.547    12.942    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[370]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[370]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_mask_reg[370]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[371]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 1.395ns (12.751%)  route 9.547ns (87.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.547    12.942    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[371]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[371]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_mask_reg[371]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[373]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 1.395ns (12.751%)  route 9.547ns (87.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.547    12.942    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[373]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[373]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_mask_reg[373]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[374]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 1.395ns (12.751%)  route 9.547ns (87.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.547    12.942    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[374]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[374]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_mask_reg[374]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[375]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.942ns  (logic 1.395ns (12.751%)  route 9.547ns (87.249%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.547    12.942    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[375]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X30Y31         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[375]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X30Y31         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_mask_reg[375]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.942    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[424]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 1.395ns (12.761%)  route 9.538ns (87.239%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.538    12.933    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[424]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[424]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X18Y39         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_reg[424]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[425]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 1.395ns (12.761%)  route 9.538ns (87.239%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.538    12.933    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[425]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[425]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X18Y39         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_reg[425]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[426]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 1.395ns (12.761%)  route 9.538ns (87.239%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.538    12.933    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[426]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[426]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X18Y39         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_reg[426]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[427]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.933ns  (logic 1.395ns (12.761%)  route 9.538ns (87.239%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.538    12.933    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[427]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X18Y39         FDRE                                         r  U_reg_usb/reg_pattern_reg[427]/C
                         clock pessimism              0.000    14.276    
                         clock uncertainty           -0.035    14.241    
    SLICE_X18Y39         FDRE (Setup_fdre_C_R)       -0.423    13.818    U_reg_usb/reg_pattern_reg[427]
  -------------------------------------------------------------------
                         required time                         13.818    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[400]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 1.395ns (12.711%)  route 9.580ns (87.289%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.395     3.395 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        9.580    12.975    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X21Y40         FDRE                                         r  U_reg_usb/reg_pattern_reg[400]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.254    14.277    U_reg_usb/clk_usb_buf
    SLICE_X21Y40         FDRE                                         r  U_reg_usb/reg_pattern_reg[400]/C
                         clock pessimism              0.000    14.277    
                         clock uncertainty           -0.035    14.242    
    SLICE_X21Y40         FDRE (Setup_fdre_C_R)       -0.352    13.890    U_reg_usb/reg_pattern_reg[400]
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  0.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[138]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.329ns (49.887%)  route 1.335ns (50.113%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.335     4.665    U_reg_main/USB_SPARE0_IBUF
    SLICE_X28Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[138]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.367     4.548    U_reg_main/clk_usb_buf
    SLICE_X28Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[138]/C
                         clock pessimism              0.000     4.548    
                         clock uncertainty            0.035     4.583    
    SLICE_X28Y10         FDRE (Hold_fdre_C_R)         0.030     4.613    U_reg_main/reg_trigger_delay_reg[138]
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[139]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 1.329ns (49.887%)  route 1.335ns (50.113%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.335     4.665    U_reg_main/USB_SPARE0_IBUF
    SLICE_X28Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[139]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.367     4.548    U_reg_main/clk_usb_buf
    SLICE_X28Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[139]/C
                         clock pessimism              0.000     4.548    
                         clock uncertainty            0.035     4.583    
    SLICE_X28Y10         FDRE (Hold_fdre_C_R)         0.030     4.613    U_reg_main/reg_trigger_delay_reg[139]
  -------------------------------------------------------------------
                         required time                         -4.613    
                         arrival time                           4.665    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[130]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 1.329ns (50.770%)  route 1.289ns (49.230%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.289     4.619    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[130]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.367     4.548    U_reg_main/clk_usb_buf
    SLICE_X31Y11         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[130]/C
                         clock pessimism              0.000     4.548    
                         clock uncertainty            0.035     4.583    
    SLICE_X31Y11         FDRE (Hold_fdre_C_R)        -0.022     4.561    U_reg_main/reg_trigger_delay_reg[130]
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           4.619    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[448]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.329ns (49.381%)  route 1.363ns (50.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.363     4.692    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[448]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.370     4.551    U_reg_usb/clk_usb_buf
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[448]/C
                         clock pessimism              0.000     4.551    
                         clock uncertainty            0.035     4.586    
    SLICE_X30Y42         FDRE (Hold_fdre_C_R)         0.030     4.616    U_reg_usb/reg_pattern_mask_reg[448]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[449]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.329ns (49.381%)  route 1.363ns (50.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.363     4.692    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[449]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.370     4.551    U_reg_usb/clk_usb_buf
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[449]/C
                         clock pessimism              0.000     4.551    
                         clock uncertainty            0.035     4.586    
    SLICE_X30Y42         FDRE (Hold_fdre_C_R)         0.030     4.616    U_reg_usb/reg_pattern_mask_reg[449]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[451]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.329ns (49.381%)  route 1.363ns (50.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.363     4.692    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[451]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.370     4.551    U_reg_usb/clk_usb_buf
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[451]/C
                         clock pessimism              0.000     4.551    
                         clock uncertainty            0.035     4.586    
    SLICE_X30Y42         FDRE (Hold_fdre_C_R)         0.030     4.616    U_reg_usb/reg_pattern_mask_reg[451]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[455]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 1.329ns (49.381%)  route 1.363ns (50.619%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.551ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.363     4.692    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[455]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.370     4.551    U_reg_usb/clk_usb_buf
    SLICE_X30Y42         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[455]/C
                         clock pessimism              0.000     4.551    
                         clock uncertainty            0.035     4.586    
    SLICE_X30Y42         FDRE (Hold_fdre_C_R)         0.030     4.616    U_reg_usb/reg_pattern_mask_reg[455]
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.692    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.329ns (50.146%)  route 1.322ns (49.854%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.322     4.651    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.368     4.549    U_reg_main/clk_usb_buf
    SLICE_X31Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[90]/C
                         clock pessimism              0.000     4.549    
                         clock uncertainty            0.035     4.584    
    SLICE_X31Y10         FDRE (Hold_fdre_C_R)        -0.022     4.562    U_reg_main/reg_trigger_delay_reg[90]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 1.329ns (50.146%)  route 1.322ns (49.854%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.322     4.651    U_reg_main/USB_SPARE0_IBUF
    SLICE_X31Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.368     4.549    U_reg_main/clk_usb_buf
    SLICE_X31Y10         FDRE                                         r  U_reg_main/reg_trigger_delay_reg[91]/C
                         clock pessimism              0.000     4.549    
                         clock uncertainty            0.035     4.584    
    SLICE_X31Y10         FDRE (Hold_fdre_C_R)        -0.022     4.562    U_reg_main/reg_trigger_delay_reg[91]
  -------------------------------------------------------------------
                         required time                         -4.562    
                         arrival time                           4.651    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 USB_SPARE0
                            (input port clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[380]/R
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 1.329ns (49.204%)  route 1.372ns (50.796%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
                         input delay                  2.000     2.000    
    K3                                                0.000     2.000 r  USB_SPARE0 (IN)
                         net (fo=0)                   0.000     2.000    USB_SPARE0
    K3                   IBUF (Prop_ibuf_I_O)         1.329     3.329 r  USB_SPARE0_IBUF_inst/O
                         net (fo=3149, routed)        1.372     4.702    U_reg_usb/USB_SPARE0_IBUF
    SLICE_X24Y34         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[380]/R
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1672, routed)        1.362     4.543    U_reg_usb/clk_usb_buf
    SLICE_X24Y34         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[380]/C
                         clock pessimism              0.000     4.543    
                         clock uncertainty            0.035     4.578    
    SLICE_X24Y34         FDRE (Hold_fdre_C_R)         0.030     4.608    U_reg_usb/reg_pattern_mask_reg[380]
  -------------------------------------------------------------------
                         required time                         -4.608    
                         arrival time                           4.702    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X26Y16     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y18     U_fifo/fifo_full_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y18     U_fifo/fifo_full_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y18     U_fifo/fifo_full_usbclk_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X26Y17     U_fifo/fifo_underflow_sticky_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y30     U_reg_usb/reg_pattern_reg[353]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y30     U_reg_usb/reg_pattern_reg[354]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y30     U_reg_usb/reg_pattern_reg[355]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X30Y30     U_reg_usb/reg_pattern_reg[356]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_main/reg_trigger_width_reg[148]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_main/reg_trigger_width_reg[150]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X6Y2       U_reg_main/reg_trigger_width_reg[151]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y4      U_reg_main/reg_trigger_width_reg[154]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X17Y6      U_reg_main/reg_trigger_width_reg[176]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X7Y2       U_reg_main/reg_trigger_width_reg[17]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y40     U_reg_usb/reg_pattern_mask_reg[440]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X23Y40     U_reg_usb/reg_pattern_mask_reg[443]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.896ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.939%)  route 0.263ns (43.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.438     4.538    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.263     5.149    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y6          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         1.328    20.269    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.240    20.510    
                         clock uncertainty           -0.035    20.474    
    SLICE_X37Y6          FDPE (Recov_fdpe_C_PRE)     -0.429    20.045    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                 14.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.593     1.452    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y5          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDPE (Prop_fdpe_C_Q)         0.128     1.580 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.696    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y6          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=847, routed)         0.864     1.966    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y6          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.498     1.468    
    SLICE_X37Y6          FDPE (Remov_fdpe_C_PRE)     -0.149     1.319    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.377    





