

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3'
================================================================
* Date:           Tue Apr 18 17:01:46 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_2_VITIS_LOOP_93_3  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     81|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    232|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln92_1_fu_112_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln92_fu_124_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln93_fu_166_p2       |         +|   0|  0|  10|           2|           1|
    |add_ln94_1_fu_160_p2     |         +|   0|  0|  11|           3|           3|
    |add_ln96_fu_210_p2       |         +|   0|  0|   7|           4|           4|
    |sub_ln94_fu_235_p2       |         -|   0|  0|  14|           6|           6|
    |sub_ln96_fu_201_p2       |         -|   0|  0|   7|           4|           4|
    |icmp_ln209_fu_241_p2     |      icmp|   0|  0|  10|           6|           1|
    |icmp_ln92_fu_106_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln93_fu_130_p2      |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln95_fu_329_p2      |      icmp|   0|  0|   8|           2|           1|
    |p_Val2_s_fu_247_p3       |    select|   0|  0|  32|           1|           5|
    |select_ln92_1_fu_144_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln92_fu_136_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |new_bit_fu_295_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_1_fu_281_p2    |       xor|   0|  0|   2|           1|           1|
    |xor_ln215_fu_275_p2      |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 151|          46|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load                 |   9|          2|    2|          4|
    |i_fu_66                                 |   9|          2|    2|          4|
    |indvar_flatten28_fu_70                  |   9|          2|    4|          8|
    |j_fu_62                                 |   9|          2|    2|          4|
    |p_out_o                                 |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|   50|        100|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln94_1_reg_376       |  3|   0|    3|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_66                  |  2|   0|    2|          0|
    |indvar_flatten28_fu_70   |  4|   0|    4|          0|
    |j_fu_62                  |  2|   0|    2|          0|
    |select_ln92_1_reg_370    |  2|   0|    2|          0|
    |select_ln92_reg_365      |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 18|   0|   18|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3|  return value|
|max_pool_out_buf_V_0_address0  |  out|    4|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_ce0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_we0       |  out|    1|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|max_pool_out_buf_V_0_d0        |  out|   15|   ap_memory|                                 max_pool_out_buf_V_0|         array|
|p_out_i                        |   in|   32|     ap_ovld|                                                p_out|       pointer|
|p_out_o                        |  out|   32|     ap_ovld|                                                p_out|       pointer|
|p_out_o_ap_vld                 |  out|    1|     ap_ovld|                                                p_out|       pointer|
+-------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten28 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten28"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i102"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten28_load = load i4 %indvar_flatten28" [conv_7x7.cpp:92]   --->   Operation 12 'load' 'indvar_flatten28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.30ns)   --->   "%icmp_ln92 = icmp_eq  i4 %indvar_flatten28_load, i4 9" [conv_7x7.cpp:92]   --->   Operation 14 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i4 %indvar_flatten28_load, i4 1" [conv_7x7.cpp:92]   --->   Operation 15 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc16.i, void %_Z12quarter_dropPA3_A3_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [conv_7x7.cpp:92]   --->   Operation 16 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [conv_7x7.cpp:93]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [conv_7x7.cpp:92]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%add_ln92 = add i2 %i_load, i2 1" [conv_7x7.cpp:92]   --->   Operation 19 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%icmp_ln93 = icmp_eq  i2 %j_load, i2 3" [conv_7x7.cpp:93]   --->   Operation 20 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i2 0, i2 %j_load" [conv_7x7.cpp:92]   --->   Operation 21 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.99ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i2 %add_ln92, i2 %i_load" [conv_7x7.cpp:92]   --->   Operation 22 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i2 %select_ln92_1" [conv_7x7.cpp:92]   --->   Operation 23 'zext' 'zext_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_4_cast = zext i2 %select_ln92" [conv_7x7.cpp:92]   --->   Operation 24 'zext' 'j_4_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln94_1 = add i3 %j_4_cast, i3 %zext_ln92" [conv_7x7.cpp:94]   --->   Operation 25 'add' 'add_ln94_1' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%add_ln93 = add i2 %select_ln92, i2 1" [conv_7x7.cpp:93]   --->   Operation 26 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln93 = store i4 %add_ln92_1, i4 %indvar_flatten28" [conv_7x7.cpp:93]   --->   Operation 27 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %select_ln92_1, i2 %i" [conv_7x7.cpp:93]   --->   Operation 28 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %j" [conv_7x7.cpp:93]   --->   Operation 29 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.18>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_out_load = load i32 %p_out" [utils.cpp:209]   --->   Operation 30 'load' 'p_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %select_ln92_1" [conv_7x7.cpp:96]   --->   Operation 33 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92_1, i2 0" [conv_7x7.cpp:96]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln96 = sub i4 %tmp_s, i4 %zext_ln96" [conv_7x7.cpp:96]   --->   Operation 35 'sub' 'sub_ln96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i2 %select_ln92" [conv_7x7.cpp:96]   --->   Operation 37 'zext' 'zext_ln96_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln96 = add i4 %sub_ln96, i4 %zext_ln96_1" [conv_7x7.cpp:96]   --->   Operation 38 'add' 'add_ln96' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i4 %add_ln96" [conv_7x7.cpp:96]   --->   Operation 39 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%max_pool_out_buf_V_0_addr = getelementptr i15 %max_pool_out_buf_V_0, i64 0, i64 %zext_ln96_2" [conv_7x7.cpp:96]   --->   Operation 40 'getelementptr' 'max_pool_out_buf_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:93]   --->   Operation 41 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i3 %add_ln94_1" [conv_7x7.cpp:94]   --->   Operation 42 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln94_1, i2 0" [conv_7x7.cpp:94]   --->   Operation 43 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i5 %shl_ln4" [conv_7x7.cpp:94]   --->   Operation 44 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.78ns)   --->   "%sub_ln94 = sub i6 %zext_ln94, i6 %zext_ln94_1" [conv_7x7.cpp:94]   --->   Operation 45 'sub' 'sub_ln94' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.42ns)   --->   "%icmp_ln209 = icmp_eq  i6 %sub_ln94, i6 1" [utils.cpp:209]   --->   Operation 46 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.69ns)   --->   "%p_Val2_s = select i1 %icmp_ln209, i32 31, i32 %p_out_load" [utils.cpp:209]   --->   Operation 47 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%trunc_ln728 = trunc i32 %p_Val2_s"   --->   Operation 48 'trunc' 'trunc_ln728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 10" [utils.cpp:215]   --->   Operation 49 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 30" [utils.cpp:215]   --->   Operation 50 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln215 = xor i1 %trunc_ln728, i1 %tmp_1" [utils.cpp:215]   --->   Operation 51 'xor' 'xor_ln215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%xor_ln215_1 = xor i1 %xor_ln215, i1 %tmp" [utils.cpp:215]   --->   Operation 52 'xor' 'xor_ln215_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node new_bit)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32 31" [utils.cpp:215]   --->   Operation 53 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%new_bit = xor i1 %xor_ln215_1, i1 %tmp_2" [utils.cpp:215]   --->   Operation 54 'xor' 'new_bit' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 31"   --->   Operation 55 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %new_bit, i31 %r_V_2"   --->   Operation 56 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_s, i32 1, i32 2"   --->   Operation 57 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln95 = icmp_eq  i2 %trunc_ln9, i2 0" [conv_7x7.cpp:95]   --->   Operation 58 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc.i109, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [conv_7x7.cpp:95]   --->   Operation 59 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.32ns)   --->   "%store_ln96 = store i15 0, i4 %max_pool_out_buf_V_0_addr" [conv_7x7.cpp:96]   --->   Operation 60 'store' 'store_ln96' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 9> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.inc.i109" [conv_7x7.cpp:97]   --->   Operation 61 'br' 'br_ln97' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln93 = store i32 %p_Result_s, i32 %p_out" [conv_7x7.cpp:93]   --->   Operation 62 'store' 'store_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.body8.i102" [conv_7x7.cpp:93]   --->   Operation 63 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_buf_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 010]
i                         (alloca           ) [ 010]
indvar_flatten28          (alloca           ) [ 010]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
indvar_flatten28_load     (load             ) [ 000]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln92                 (icmp             ) [ 010]
add_ln92_1                (add              ) [ 000]
br_ln92                   (br               ) [ 000]
j_load                    (load             ) [ 000]
i_load                    (load             ) [ 000]
add_ln92                  (add              ) [ 000]
icmp_ln93                 (icmp             ) [ 000]
select_ln92               (select           ) [ 011]
select_ln92_1             (select           ) [ 011]
zext_ln92                 (zext             ) [ 000]
j_4_cast                  (zext             ) [ 000]
add_ln94_1                (add              ) [ 011]
add_ln93                  (add              ) [ 000]
store_ln93                (store            ) [ 000]
store_ln93                (store            ) [ 000]
store_ln93                (store            ) [ 000]
p_out_load                (load             ) [ 000]
specloopname_ln0          (specloopname     ) [ 000]
empty                     (speclooptripcount) [ 000]
zext_ln96                 (zext             ) [ 000]
tmp_s                     (bitconcatenate   ) [ 000]
sub_ln96                  (sub              ) [ 000]
specpipeline_ln0          (specpipeline     ) [ 000]
zext_ln96_1               (zext             ) [ 000]
add_ln96                  (add              ) [ 000]
zext_ln96_2               (zext             ) [ 000]
max_pool_out_buf_V_0_addr (getelementptr    ) [ 000]
specloopname_ln93         (specloopname     ) [ 000]
zext_ln94_1               (zext             ) [ 000]
shl_ln4                   (bitconcatenate   ) [ 000]
zext_ln94                 (zext             ) [ 000]
sub_ln94                  (sub              ) [ 000]
icmp_ln209                (icmp             ) [ 000]
p_Val2_s                  (select           ) [ 000]
trunc_ln728               (trunc            ) [ 000]
tmp                       (bitselect        ) [ 000]
tmp_1                     (bitselect        ) [ 000]
xor_ln215                 (xor              ) [ 000]
xor_ln215_1               (xor              ) [ 000]
tmp_2                     (bitselect        ) [ 000]
new_bit                   (xor              ) [ 000]
r_V_2                     (partselect       ) [ 000]
p_Result_s                (bitconcatenate   ) [ 000]
trunc_ln9                 (partselect       ) [ 000]
icmp_ln95                 (icmp             ) [ 011]
br_ln95                   (br               ) [ 000]
store_ln96                (store            ) [ 000]
br_ln97                   (br               ) [ 000]
store_ln93                (store            ) [ 000]
br_ln93                   (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_buf_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_buf_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_92_2_VITIS_LOOP_93_3_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten28_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten28/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="max_pool_out_buf_V_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="15" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_buf_V_0_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln96_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="15" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="2" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln0_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="indvar_flatten28_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten28_load/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln92_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln92_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln92_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln93_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="2" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="select_ln92_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln92_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln92_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="j_4_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_4_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln94_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln93_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln93_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln93_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln93_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_out_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln96_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="1"/>
<pin id="193" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="0" index="1" bw="2" slack="1"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln96_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln96_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln96_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln96_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln94_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="1"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln94_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln94_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln94/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln209_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln728_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln728/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xor_ln215_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="xor_ln215_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln215_1/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="new_bit_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="new_bit/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="r_V_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="0" index="3" bw="6" slack="0"/>
<pin id="306" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_2/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Result_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="31" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln9_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="0" index="3" bw="3" slack="0"/>
<pin id="324" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln95_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln93_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="j_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="348" class="1005" name="i_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten28_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten28 "/>
</bind>
</comp>

<comp id="365" class="1005" name="select_ln92_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92 "/>
</bind>
</comp>

<comp id="370" class="1005" name="select_ln92_1_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="1"/>
<pin id="372" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln92_1 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln94_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="1"/>
<pin id="378" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln94_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="60" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="118" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="130" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="124" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="121" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="136" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="136" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="112" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="144" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="166" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="191" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="214"><net_src comp="201" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="234"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="221" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="187" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="247" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="247" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="279"><net_src comp="255" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="259" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="247" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="281" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="287" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="247" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="4" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="295" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="301" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="247" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="4" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="333"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="311" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="62" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="351"><net_src comp="66" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="358"><net_src comp="70" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="368"><net_src comp="136" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="373"><net_src comp="144" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="379"><net_src comp="160" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_buf_V_0 | {2 }
	Port: p_out | {2 }
 - Input state : 
	Port: tiled_conv_Pipeline_VITIS_LOOP_92_2_VITIS_LOOP_93_3 : p_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten28_load : 1
		icmp_ln92 : 2
		add_ln92_1 : 2
		br_ln92 : 3
		j_load : 1
		i_load : 1
		add_ln92 : 2
		icmp_ln93 : 2
		select_ln92 : 3
		select_ln92_1 : 3
		zext_ln92 : 4
		j_4_cast : 4
		add_ln94_1 : 5
		add_ln93 : 4
		store_ln93 : 3
		store_ln93 : 4
		store_ln93 : 5
	State 2
		sub_ln96 : 1
		add_ln96 : 2
		zext_ln96_2 : 3
		max_pool_out_buf_V_0_addr : 4
		zext_ln94 : 1
		sub_ln94 : 2
		icmp_ln209 : 3
		p_Val2_s : 4
		trunc_ln728 : 5
		tmp : 5
		tmp_1 : 5
		xor_ln215 : 6
		xor_ln215_1 : 6
		tmp_2 : 5
		new_bit : 6
		r_V_2 : 5
		p_Result_s : 6
		trunc_ln9 : 5
		icmp_ln95 : 6
		br_ln95 : 7
		store_ln96 : 5
		store_ln93 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln92_1_fu_112  |    0    |    13   |
|          |    add_ln92_fu_124   |    0    |    10   |
|    add   |   add_ln94_1_fu_160  |    0    |    10   |
|          |    add_ln93_fu_166   |    0    |    10   |
|          |    add_ln96_fu_210   |    0    |    7    |
|----------|----------------------|---------|---------|
|          |  select_ln92_fu_136  |    0    |    2    |
|  select  | select_ln92_1_fu_144 |    0    |    2    |
|          |    p_Val2_s_fu_247   |    0    |    32   |
|----------|----------------------|---------|---------|
|          |   icmp_ln92_fu_106   |    0    |    9    |
|   icmp   |   icmp_ln93_fu_130   |    0    |    8    |
|          |   icmp_ln209_fu_241  |    0    |    10   |
|          |   icmp_ln95_fu_329   |    0    |    8    |
|----------|----------------------|---------|---------|
|    sub   |    sub_ln96_fu_201   |    0    |    7    |
|          |    sub_ln94_fu_235   |    0    |    13   |
|----------|----------------------|---------|---------|
|          |   xor_ln215_fu_275   |    0    |    2    |
|    xor   |  xor_ln215_1_fu_281  |    0    |    2    |
|          |    new_bit_fu_295    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   zext_ln92_fu_152   |    0    |    0    |
|          |    j_4_cast_fu_156   |    0    |    0    |
|          |   zext_ln96_fu_191   |    0    |    0    |
|   zext   |  zext_ln96_1_fu_207  |    0    |    0    |
|          |  zext_ln96_2_fu_216  |    0    |    0    |
|          |  zext_ln94_1_fu_221  |    0    |    0    |
|          |   zext_ln94_fu_231   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_s_fu_194     |    0    |    0    |
|bitconcatenate|    shl_ln4_fu_224    |    0    |    0    |
|          |   p_Result_s_fu_311  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln728_fu_255  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_259      |    0    |    0    |
| bitselect|     tmp_1_fu_267     |    0    |    0    |
|          |     tmp_2_fu_287     |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     r_V_2_fu_301     |    0    |    0    |
|          |   trunc_ln9_fu_319   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   147   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln94_1_reg_376   |    3   |
|        i_reg_348       |    2   |
|indvar_flatten28_reg_355|    4   |
|        j_reg_341       |    2   |
|  select_ln92_1_reg_370 |    2   |
|   select_ln92_reg_365  |    2   |
+------------------------+--------+
|          Total         |   15   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   147  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   147  |
+-----------+--------+--------+
