0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/xoepe/Documents/USB-Test/usb_test/usb_test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/xoepe/Documents/USB-Test/usb_test/usb_test.srcs/sources_1/new/usb_test.sv,1561486273,systemVerilog,,,,$unit_usb_test_sv;ps2_interface,,,,,,,,
