module pipereg_w6(clk, resetn, d, squashn, en, q);
begin
    q <= 0;
  begin
end
endmodule