

================================================================
== Vivado HLS Report for 'C_drain_IO_L2_out529'
================================================================
* Date:           Fri May 28 08:42:57 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 1.217 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    26627|    26627| 88.748 us | 88.748 us |  26627|  26627|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    26625|    26625|         3|          1|          1|  26624|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      114|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      117|     -|
|Register             |        -|      -|      170|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      170|      231|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1737_fu_120_p2              |     +    |      0|  0|  15|          15|           1|
    |add_ln899_fu_166_p2               |     +    |      0|  0|  14|          14|           1|
    |c3_V_fu_126_p2                    |     +    |      0|  0|   4|           3|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_148                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1737_fu_114_p2             |   icmp   |      0|  0|  13|          15|          14|
    |icmp_ln879_4_fu_138_p2            |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_fu_132_p2              |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln899_fu_144_p2              |   icmp   |      0|  0|  13|          14|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln1737_fu_158_p3           |  select  |      0|  0|   3|           1|           3|
    |select_ln879_fu_150_p3            |  select  |      0|  0|   2|           1|           1|
    |select_ln899_fu_172_p3            |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 114|          80|          49|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_tmp_V_reg_104  |  15|          3|   64|        192|
    |fifo_C_drain_in_V_V_blk_n           |   9|          2|    1|          2|
    |fifo_C_drain_local_in_V_V_blk_n     |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n          |   9|          2|    1|          2|
    |indvar_flatten11_reg_93             |   9|          2|   14|         28|
    |indvar_flatten31_reg_71             |   9|          2|   15|         30|
    |p_079_0_reg_82                      |   9|          2|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 117|         25|  103|        272|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_reg_104  |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_tmp_V_reg_104  |  64|   0|   64|          0|
    |icmp_ln1737_reg_180                 |   1|   0|    1|          0|
    |icmp_ln1737_reg_180_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten11_reg_93             |  14|   0|   14|          0|
    |indvar_flatten31_reg_71             |  15|   0|   15|          0|
    |p_079_0_reg_82                      |   3|   0|    3|          0|
    |select_ln879_reg_189                |   1|   0|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 170|   0|  170|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |  in |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_rst                             |  in |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_start                           |  in |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_done                            | out |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_continue                        |  in |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_idle                            | out |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|ap_ready                           | out |    1| ap_ctrl_hs |    C_drain_IO_L2_out529   | return value |
|fifo_C_drain_in_V_V_dout           |  in |   64|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_empty_n        |  in |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_in_V_V_read           | out |    1|   ap_fifo  |    fifo_C_drain_in_V_V    |    pointer   |
|fifo_C_drain_out_V_V_din           | out |   64|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_out_V_V_write         | out |    1|   ap_fifo  |    fifo_C_drain_out_V_V   |    pointer   |
|fifo_C_drain_local_in_V_V_dout     |  in |   64|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_empty_n  |  in |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
|fifo_C_drain_local_in_V_V_read     | out |    1|   ap_fifo  | fifo_C_drain_local_in_V_V |    pointer   |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

