$date
	Wed Aug 06 18:59:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dffnSim $end
$var wire 1 ! o $end
$var wire 1 " ck $end
$var reg 1 # i $end
$scope module clk1 $end
$var reg 1 " ck $end
$upscope $end
$scope module dffn1 $end
$var wire 1 # D $end
$var wire 1 " ck $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
1"
#2
0#
0"
#3
1"
