{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 09:24:34 2014 " "Info: Processing started: Tue Jun 03 09:24:34 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[7\] " "Info: Assuming node \"SW\[7\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider:clk1Hzfrom50MHz\|clk_o " "Info: Detected ripple clock \"clock_divider:clk1Hzfrom50MHz\|clk_o\" as buffer" {  } { { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:clk1Hzfrom50MHz\|clk_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[7\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[15\] 104.05 MHz 9.611 ns Internal " "Info: Clock \"SW\[7\]\" has Internal fmax of 104.05 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[15\]\" (period= 9.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.336 ns + Longest memory register " "Info: + Longest memory to register delay is 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X41_Y14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\] 2 MEM M4K_X41_Y14 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y14; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.178 ns) 4.655 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X36_Y14_N8 2 " "Info: 3: + IC(1.100 ns) + CELL(0.178 ns) = 4.655 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.451 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X36_Y14_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.451 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.531 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X36_Y14_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.531 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.611 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X36_Y14_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.611 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.691 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X36_Y14_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.691 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.771 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X36_Y14_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.771 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.851 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X36_Y14_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.851 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.012 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X36_Y14_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.012 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.092 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X36_Y13_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.092 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.172 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X36_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.252 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X36_Y13_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.252 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.332 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X36_Y13_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.332 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.412 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X36_Y13_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.412 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.492 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X36_Y13_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.492 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.572 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X36_Y13_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.572 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.746 ns tc140l:tiny_cpu\|Add0~62 18 COMB LCCOMB_X36_Y13_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 6.746 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.204 ns tc140l:tiny_cpu\|Add0~64 19 COMB LCCOMB_X36_Y13_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.204 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 7.824 ns tc140l:tiny_cpu\|Mux0~3 20 COMB LCCOMB_X36_Y13_N26 1 " "Info: 20: + IC(0.298 ns) + CELL(0.322 ns) = 7.824 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 8.295 ns tc140l:tiny_cpu\|Mux0~4 21 COMB LCCOMB_X36_Y13_N28 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 8.295 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.767 ns tc140l:tiny_cpu\|Mux0~5 22 COMB LCCOMB_X36_Y13_N30 1 " "Info: 22: + IC(0.294 ns) + CELL(0.178 ns) = 8.767 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 9.240 ns tc140l:tiny_cpu\|Mux0~6 23 COMB LCCOMB_X36_Y13_N18 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 9.240 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.336 ns tc140l:tiny_cpu\|register_A\[15\] 24 REG LCFF_X36_Y13_N19 18 " "Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 9.336 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.755 ns ( 72.35 % ) " "Info: Total cell delay = 6.755 ns ( 72.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 27.65 % ) " "Info: Total interconnect delay = 2.581 ns ( 27.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 4.599 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[7\]\" to destination register is 4.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 1.997 ns comb~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.793 ns) + CELL(0.178 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.998 ns comb~0clkctrl 3 COMB CLKCTRL_G0 108 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.998 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 4.599 ns tc140l:tiny_cpu\|register_A\[15\] 4 REG LCFF_X36_Y13_N19 18 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 4.599 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 39.27 % ) " "Info: Total cell delay = 1.806 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.793 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] source 4.678 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[7\]\" to source memory is 4.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 1.997 ns comb~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.793 ns) + CELL(0.178 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.998 ns comb~0clkctrl 3 COMB CLKCTRL_G0 108 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.998 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 4.678 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X41_Y14 16 " "Info: 4: + IC(0.933 ns) + CELL(0.747 ns) = 4.678 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.951 ns ( 41.71 % ) " "Info: Total cell delay = 1.951 ns ( 41.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.727 ns ( 58.29 % ) " "Info: Total interconnect delay = 2.727 ns ( 58.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.678 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.678 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[15\] 104.05 MHz 9.611 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 104.05 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[15\]\" (period= 9.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.336 ns + Longest memory register " "Info: + Longest memory to register delay is 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X41_Y14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\] 2 MEM M4K_X41_Y14 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y14; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.178 ns) 4.655 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X36_Y14_N8 2 " "Info: 3: + IC(1.100 ns) + CELL(0.178 ns) = 4.655 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.451 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X36_Y14_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.451 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.531 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X36_Y14_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.531 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.611 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X36_Y14_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.611 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.691 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X36_Y14_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.691 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.771 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X36_Y14_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.771 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.851 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X36_Y14_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.851 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.012 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X36_Y14_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.012 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.092 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X36_Y13_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.092 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.172 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X36_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.252 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X36_Y13_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.252 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.332 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X36_Y13_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.332 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.412 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X36_Y13_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.412 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.492 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X36_Y13_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.492 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.572 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X36_Y13_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.572 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.746 ns tc140l:tiny_cpu\|Add0~62 18 COMB LCCOMB_X36_Y13_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 6.746 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.204 ns tc140l:tiny_cpu\|Add0~64 19 COMB LCCOMB_X36_Y13_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.204 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 7.824 ns tc140l:tiny_cpu\|Mux0~3 20 COMB LCCOMB_X36_Y13_N26 1 " "Info: 20: + IC(0.298 ns) + CELL(0.322 ns) = 7.824 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 8.295 ns tc140l:tiny_cpu\|Mux0~4 21 COMB LCCOMB_X36_Y13_N28 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 8.295 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.767 ns tc140l:tiny_cpu\|Mux0~5 22 COMB LCCOMB_X36_Y13_N30 1 " "Info: 22: + IC(0.294 ns) + CELL(0.178 ns) = 8.767 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 9.240 ns tc140l:tiny_cpu\|Mux0~6 23 COMB LCCOMB_X36_Y13_N18 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 9.240 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.336 ns tc140l:tiny_cpu\|register_A\[15\] 24 REG LCFF_X36_Y13_N19 18 " "Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 9.336 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.755 ns ( 72.35 % ) " "Info: Total cell delay = 6.755 ns ( 72.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 27.65 % ) " "Info: Total interconnect delay = 2.581 ns ( 27.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.159 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.879 ns) 3.303 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X2_Y7_N9 2 " "Info: 2: + IC(1.398 ns) + CELL(0.879 ns) = 3.303 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 4.557 ns comb~0 3 COMB LCCOMB_X1_Y10_N8 1 " "Info: 3: + IC(0.932 ns) + CELL(0.322 ns) = 4.557 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 5.558 ns comb~0clkctrl 4 COMB CLKCTRL_G0 108 " "Info: 4: + IC(1.001 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 7.159 ns tc140l:tiny_cpu\|register_A\[15\] 5 REG LCFF_X36_Y13_N19 18 " "Info: 5: + IC(0.999 ns) + CELL(0.602 ns) = 7.159 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.829 ns ( 39.52 % ) " "Info: Total cell delay = 2.829 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.330 ns ( 60.48 % ) " "Info: Total interconnect delay = 4.330 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.159 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.159 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.238 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 7.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.879 ns) 3.303 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X2_Y7_N9 2 " "Info: 2: + IC(1.398 ns) + CELL(0.879 ns) = 3.303 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 4.557 ns comb~0 3 COMB LCCOMB_X1_Y10_N8 1 " "Info: 3: + IC(0.932 ns) + CELL(0.322 ns) = 4.557 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 5.558 ns comb~0clkctrl 4 COMB CLKCTRL_G0 108 " "Info: 4: + IC(1.001 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 7.238 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X41_Y14 16 " "Info: 5: + IC(0.933 ns) + CELL(0.747 ns) = 7.238 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 41.09 % ) " "Info: Total cell delay = 2.974 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 58.91 % ) " "Info: Total interconnect delay = 4.264 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.238 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.238 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.159 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.159 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.238 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.238 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.159 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.159 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.238 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.238 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[15\] 104.05 MHz 9.611 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 104.05 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[15\]\" (period= 9.611 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.336 ns + Longest memory register " "Info: + Longest memory to register delay is 9.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X41_Y14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\] 2 MEM M4K_X41_Y14 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y14; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.178 ns) 4.655 ns tc140l:tiny_cpu\|Add0~1 3 COMB LCCOMB_X36_Y14_N8 2 " "Info: 3: + IC(1.100 ns) + CELL(0.178 ns) = 4.655 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.495 ns) 5.451 ns tc140l:tiny_cpu\|Add0~6 4 COMB LCCOMB_X36_Y14_N18 2 " "Info: 4: + IC(0.301 ns) + CELL(0.495 ns) = 5.451 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.531 ns tc140l:tiny_cpu\|Add0~17 5 COMB LCCOMB_X36_Y14_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.531 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.611 ns tc140l:tiny_cpu\|Add0~21 6 COMB LCCOMB_X36_Y14_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.611 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.691 ns tc140l:tiny_cpu\|Add0~25 7 COMB LCCOMB_X36_Y14_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.691 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.771 ns tc140l:tiny_cpu\|Add0~29 8 COMB LCCOMB_X36_Y14_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.771 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.851 ns tc140l:tiny_cpu\|Add0~33 9 COMB LCCOMB_X36_Y14_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.851 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.012 ns tc140l:tiny_cpu\|Add0~37 10 COMB LCCOMB_X36_Y14_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 6.012 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.092 ns tc140l:tiny_cpu\|Add0~41 11 COMB LCCOMB_X36_Y13_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.092 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.172 ns tc140l:tiny_cpu\|Add0~44 12 COMB LCCOMB_X36_Y13_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.172 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.252 ns tc140l:tiny_cpu\|Add0~47 13 COMB LCCOMB_X36_Y13_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.252 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.332 ns tc140l:tiny_cpu\|Add0~50 14 COMB LCCOMB_X36_Y13_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 6.332 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.412 ns tc140l:tiny_cpu\|Add0~53 15 COMB LCCOMB_X36_Y13_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 6.412 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.492 ns tc140l:tiny_cpu\|Add0~56 16 COMB LCCOMB_X36_Y13_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 6.492 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.572 ns tc140l:tiny_cpu\|Add0~59 17 COMB LCCOMB_X36_Y13_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.572 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.746 ns tc140l:tiny_cpu\|Add0~62 18 COMB LCCOMB_X36_Y13_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 6.746 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.204 ns tc140l:tiny_cpu\|Add0~64 19 COMB LCCOMB_X36_Y13_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 7.204 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.322 ns) 7.824 ns tc140l:tiny_cpu\|Mux0~3 20 COMB LCCOMB_X36_Y13_N26 1 " "Info: 20: + IC(0.298 ns) + CELL(0.322 ns) = 7.824 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 8.295 ns tc140l:tiny_cpu\|Mux0~4 21 COMB LCCOMB_X36_Y13_N28 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 8.295 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.767 ns tc140l:tiny_cpu\|Mux0~5 22 COMB LCCOMB_X36_Y13_N30 1 " "Info: 22: + IC(0.294 ns) + CELL(0.178 ns) = 8.767 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 9.240 ns tc140l:tiny_cpu\|Mux0~6 23 COMB LCCOMB_X36_Y13_N18 1 " "Info: 23: + IC(0.295 ns) + CELL(0.178 ns) = 9.240 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux0~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.336 ns tc140l:tiny_cpu\|register_A\[15\] 24 REG LCFF_X36_Y13_N19 18 " "Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 9.336 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.755 ns ( 72.35 % ) " "Info: Total cell delay = 6.755 ns ( 72.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 27.65 % ) " "Info: Total interconnect delay = 2.581 ns ( 27.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 5.914 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 5.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.521 ns) 3.312 ns comb~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.785 ns) + CELL(0.521 ns) = 3.312 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 4.313 ns comb~0clkctrl 3 COMB CLKCTRL_G0 108 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 4.313 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 5.914 ns tc140l:tiny_cpu\|register_A\[15\] 4 REG LCFF_X36_Y13_N19 18 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 5.914 ns; Loc. = LCFF_X36_Y13_N19; Fanout = 18; REG Node = 'tc140l:tiny_cpu\|register_A\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.129 ns ( 36.00 % ) " "Info: Total cell delay = 2.129 ns ( 36.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.785 ns ( 64.00 % ) " "Info: Total interconnect delay = 3.785 ns ( 64.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.999ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 5.993 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[3\]\" to source memory is 5.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns SW\[3\] 1 CLK PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_V12; Fanout = 1; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.521 ns) 3.312 ns comb~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(1.785 ns) + CELL(0.521 ns) = 3.312 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { SW[3] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 4.313 ns comb~0clkctrl 3 COMB CLKCTRL_G0 108 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 4.313 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 5.993 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X41_Y14 16 " "Info: 4: + IC(0.933 ns) + CELL(0.747 ns) = 5.993 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.274 ns ( 37.94 % ) " "Info: Total cell delay = 2.274 ns ( 37.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.719 ns ( 62.06 % ) " "Info: Total interconnect delay = 3.719 ns ( 62.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.933ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.999ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.933ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] tc140l:tiny_cpu|Add0~1 tc140l:tiny_cpu|Add0~6 tc140l:tiny_cpu|Add0~17 tc140l:tiny_cpu|Add0~21 tc140l:tiny_cpu|Add0~25 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~62 tc140l:tiny_cpu|Add0~64 tc140l:tiny_cpu|Mux0~3 tc140l:tiny_cpu|Mux0~4 tc140l:tiny_cpu|Mux0~5 tc140l:tiny_cpu|Mux0~6 tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.336 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[0] {} tc140l:tiny_cpu|Add0~1 {} tc140l:tiny_cpu|Add0~6 {} tc140l:tiny_cpu|Add0~17 {} tc140l:tiny_cpu|Add0~21 {} tc140l:tiny_cpu|Add0~25 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~62 {} tc140l:tiny_cpu|Add0~64 {} tc140l:tiny_cpu|Mux0~3 {} tc140l:tiny_cpu|Mux0~4 {} tc140l:tiny_cpu|Mux0~5 {} tc140l:tiny_cpu|Mux0~6 {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.100ns 0.301ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.298ns 0.293ns 0.294ns 0.295ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.914 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.914 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[15] {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.999ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.993 ns" { SW[3] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.993 ns" { SW[3] {} SW[3]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.785ns 1.001ns 0.933ns } { 0.000ns 1.006ns 0.521ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tc140l:tiny_cpu\|instruction_register\[7\] KEY\[3\] SW\[7\] 5.219 ns register " "Info: tsu for register \"tc140l:tiny_cpu\|instruction_register\[7\]\" (data pin = \"KEY\[3\]\", clock pin = \"SW\[7\]\") is 5.219 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.856 ns + Longest pin register " "Info: + Longest pin to register delay is 9.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 83 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 83; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.334 ns) + CELL(0.322 ns) 7.530 ns tc140l:tiny_cpu\|instruction_register\[0\]~49 2 COMB LCCOMB_X37_Y14_N30 16 " "Info: 2: + IC(6.334 ns) + CELL(0.322 ns) = 7.530 ns; Loc. = LCCOMB_X37_Y14_N30; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.656 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.758 ns) 9.856 ns tc140l:tiny_cpu\|instruction_register\[7\] 3 REG LCFF_X35_Y14_N17 6 " "Info: 3: + IC(1.568 ns) + CELL(0.758 ns) = 9.856 ns; Loc. = LCFF_X35_Y14_N17; Fanout = 6; REG Node = 'tc140l:tiny_cpu\|instruction_register\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 19.83 % ) " "Info: Total cell delay = 1.954 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.902 ns ( 80.17 % ) " "Info: Total interconnect delay = 7.902 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[7] {} } { 0.000ns 0.000ns 6.334ns 1.568ns } { 0.000ns 0.874ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[7\] destination 4.599 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[7\]\" to destination register is 4.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[7\] 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'SW\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 1.997 ns comb~0 2 COMB LCCOMB_X1_Y10_N8 1 " "Info: 2: + IC(0.793 ns) + CELL(0.178 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { SW[7] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 2.998 ns comb~0clkctrl 3 COMB CLKCTRL_G0 108 " "Info: 3: + IC(1.001 ns) + CELL(0.000 ns) = 2.998 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 4.599 ns tc140l:tiny_cpu\|instruction_register\[7\] 4 REG LCFF_X35_Y14_N17 6 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 4.599 ns; Loc. = LCFF_X35_Y14_N17; Fanout = 6; REG Node = 'tc140l:tiny_cpu\|instruction_register\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "tc140l.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/tc140l.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 39.27 % ) " "Info: Total cell delay = 1.806 ns ( 39.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.793 ns ( 60.73 % ) " "Info: Total interconnect delay = 2.793 ns ( 60.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[7] {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[7] {} } { 0.000ns 0.000ns 6.334ns 1.568ns } { 0.000ns 0.874ns 0.322ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.599 ns" { SW[7] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.599 ns" { SW[7] {} SW[7]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[7] {} } { 0.000ns 0.000ns 0.793ns 1.001ns 0.999ns } { 0.000ns 1.026ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[1\] tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 23.887 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[1\]\" through memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg\" is 23.887 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.238 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 7.238 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.879 ns) 3.303 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X2_Y7_N9 2 " "Info: 2: + IC(1.398 ns) + CELL(0.879 ns) = 3.303 ns; Loc. = LCFF_X2_Y7_N9; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.322 ns) 4.557 ns comb~0 3 COMB LCCOMB_X1_Y10_N8 1 " "Info: 3: + IC(0.932 ns) + CELL(0.322 ns) = 4.557 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.000 ns) 5.558 ns comb~0clkctrl 4 COMB CLKCTRL_G0 108 " "Info: 4: + IC(1.001 ns) + CELL(0.000 ns) = 5.558 ns; Loc. = CLKCTRL_G0; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.747 ns) 7.238 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X41_Y14 16 " "Info: 5: + IC(0.933 ns) + CELL(0.747 ns) = 7.238 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.974 ns ( 41.09 % ) " "Info: Total cell delay = 2.974 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.264 ns ( 58.91 % ) " "Info: Total interconnect delay = 4.264 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.238 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.238 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.415 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X41_Y14 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[4\] 2 MEM M4K_X41_Y14 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X41_Y14; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_fks:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_fks.tdf" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/db/altsyncram_fks.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.545 ns) 5.059 ns Mux11~0 3 COMB LCCOMB_X39_Y15_N4 1 " "Info: 3: + IC(1.137 ns) + CELL(0.545 ns) = 5.059 ns; Loc. = LCCOMB_X39_Y15_N4; Fanout = 1; COMB Node = 'Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] Mux11~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 5.875 ns Mux11~1 4 COMB LCCOMB_X39_Y15_N30 1 " "Info: 4: + IC(0.295 ns) + CELL(0.521 ns) = 5.875 ns; Loc. = LCCOMB_X39_Y15_N30; Fanout = 1; COMB Node = 'Mux11~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux11~0 Mux11~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.521 ns) 7.805 ns Mux11~2 5 COMB LCCOMB_X32_Y14_N6 1 " "Info: 5: + IC(1.409 ns) + CELL(0.521 ns) = 7.805 ns; Loc. = LCCOMB_X32_Y14_N6; Fanout = 1; COMB Node = 'Mux11~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.930 ns" { Mux11~1 Mux11~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.545 ns) 8.666 ns Mux11~3 6 COMB LCCOMB_X32_Y14_N8 7 " "Info: 6: + IC(0.316 ns) + CELL(0.545 ns) = 8.666 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 7; COMB Node = 'Mux11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { Mux11~2 Mux11~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(0.521 ns) 12.136 ns HexDigit:d1\|WideOr5~0 7 COMB LCCOMB_X7_Y20_N26 1 " "Info: 7: + IC(2.949 ns) + CELL(0.521 ns) = 12.136 ns; Loc. = LCCOMB_X7_Y20_N26; Fanout = 1; COMB Node = 'HexDigit:d1\|WideOr5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.470 ns" { Mux11~3 HexDigit:d1|WideOr5~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(2.820 ns) 16.415 ns HEX1\[1\] 8 PIN PIN_H6 0 " "Info: 8: + IC(1.459 ns) + CELL(2.820 ns) = 16.415 ns; Loc. = PIN_H6; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { HexDigit:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.850 ns ( 53.91 % ) " "Info: Total cell delay = 8.850 ns ( 53.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.565 ns ( 46.09 % ) " "Info: Total interconnect delay = 7.565 ns ( 46.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.415 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] Mux11~0 Mux11~1 Mux11~2 Mux11~3 HexDigit:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.415 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] {} Mux11~0 {} Mux11~1 {} Mux11~2 {} Mux11~3 {} HexDigit:d1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.000ns 1.137ns 0.295ns 1.409ns 0.316ns 2.949ns 1.459ns } { 0.000ns 3.377ns 0.545ns 0.521ns 0.521ns 0.545ns 0.521ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.238 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.238 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.398ns 0.932ns 1.001ns 0.933ns } { 0.000ns 1.026ns 0.879ns 0.322ns 0.000ns 0.747ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.415 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] Mux11~0 Mux11~1 Mux11~2 Mux11~3 HexDigit:d1|WideOr5~0 HEX1[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.415 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_fks:auto_generated|q_a[4] {} Mux11~0 {} Mux11~1 {} Mux11~2 {} Mux11~3 {} HexDigit:d1|WideOr5~0 {} HEX1[1] {} } { 0.000ns 0.000ns 1.137ns 0.295ns 1.409ns 0.316ns 2.949ns 1.459ns } { 0.000ns 3.377ns 0.545ns 0.521ns 0.521ns 0.545ns 0.521ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX3\[6\] 15.669 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX3\[6\]\" is 15.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 30 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 30; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.521 ns) 2.881 ns Mux3~1 2 COMB LCCOMB_X39_Y16_N28 8 " "Info: 2: + IC(1.334 ns) + CELL(0.521 ns) = 2.881 ns; Loc. = LCCOMB_X39_Y16_N28; Fanout = 8; COMB Node = 'Mux3~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { SW[1] Mux3~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.545 ns) 4.750 ns Mux3~3 3 COMB LCCOMB_X37_Y13_N26 1 " "Info: 3: + IC(1.324 ns) + CELL(0.545 ns) = 4.750 ns; Loc. = LCCOMB_X37_Y13_N26; Fanout = 1; COMB Node = 'Mux3~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { Mux3~1 Mux3~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.516 ns) 6.070 ns Mux3~4 4 COMB LCCOMB_X37_Y13_N20 1 " "Info: 4: + IC(0.804 ns) + CELL(0.516 ns) = 6.070 ns; Loc. = LCCOMB_X37_Y13_N20; Fanout = 1; COMB Node = 'Mux3~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.320 ns" { Mux3~3 Mux3~4 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.521 ns) 7.757 ns Mux3~5 5 COMB LCCOMB_X35_Y16_N0 7 " "Info: 5: + IC(1.166 ns) + CELL(0.521 ns) = 7.757 ns; Loc. = LCCOMB_X35_Y16_N0; Fanout = 7; COMB Node = 'Mux3~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { Mux3~4 Mux3~5 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 192 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 9.018 ns HexDigit:d3\|WideOr0~0 6 COMB LCCOMB_X31_Y16_N10 1 " "Info: 6: + IC(1.083 ns) + CELL(0.178 ns) = 9.018 ns; Loc. = LCCOMB_X31_Y16_N10; Fanout = 1; COMB Node = 'HexDigit:d3\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Mux3~5 HexDigit:d3|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.811 ns) + CELL(2.840 ns) 15.669 ns HEX3\[6\] 7 PIN PIN_D4 0 " "Info: 7: + IC(3.811 ns) + CELL(2.840 ns) = 15.669 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.651 ns" { HexDigit:d3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.147 ns ( 39.23 % ) " "Info: Total cell delay = 6.147 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.522 ns ( 60.77 % ) " "Info: Total interconnect delay = 9.522 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.669 ns" { SW[1] Mux3~1 Mux3~3 Mux3~4 Mux3~5 HexDigit:d3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.669 ns" { SW[1] {} SW[1]~combout {} Mux3~1 {} Mux3~3 {} Mux3~4 {} Mux3~5 {} HexDigit:d3|WideOr0~0 {} HEX3[6] {} } { 0.000ns 0.000ns 1.334ns 1.324ns 0.804ns 1.166ns 1.083ns 3.811ns } { 0.000ns 1.026ns 0.521ns 0.545ns 0.516ns 0.521ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clock_divider:clk1Hzfrom50MHz\|div\[2\] SW\[8\] CLOCK_50 -0.742 ns register " "Info: th for register \"clock_divider:clk1Hzfrom50MHz\|div\[2\]\" (data pin = \"SW\[8\]\", clock pin = \"CLOCK_50\") is -0.742 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.837 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.602 ns) 2.837 ns clock_divider:clk1Hzfrom50MHz\|div\[2\] 3 REG LCFF_X2_Y7_N25 3 " "Info: 3: + IC(0.971 ns) + CELL(0.602 ns) = 2.837 ns; Loc. = LCFF_X2_Y7_N25; Fanout = 3; REG Node = 'clock_divider:clk1Hzfrom50MHz\|div\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.38 % ) " "Info: Total cell delay = 1.628 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.209 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.209 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|div[2] {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.865 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.544 ns) 3.061 ns clock_divider:clk1Hzfrom50MHz\|Add0~5 2 COMB LCCOMB_X3_Y7_N4 1 " "Info: 2: + IC(1.491 ns) + CELL(0.544 ns) = 3.061 ns; Loc. = LCCOMB_X3_Y7_N4; Fanout = 1; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|Add0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.035 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Add0~5 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 3.769 ns clock_divider:clk1Hzfrom50MHz\|div~125 3 COMB LCCOMB_X2_Y7_N24 1 " "Info: 3: + IC(0.530 ns) + CELL(0.178 ns) = 3.769 ns; Loc. = LCCOMB_X2_Y7_N24; Fanout = 1; COMB Node = 'clock_divider:clk1Hzfrom50MHz\|div~125'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_divider:clk1Hzfrom50MHz|Add0~5 clock_divider:clk1Hzfrom50MHz|div~125 } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.865 ns clock_divider:clk1Hzfrom50MHz\|div\[2\] 4 REG LCFF_X2_Y7_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.865 ns; Loc. = LCFF_X2_Y7_N25; Fanout = 3; REG Node = 'clock_divider:clk1Hzfrom50MHz\|div\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clock_divider:clk1Hzfrom50MHz|div~125 clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "clock_divider.v" "" { Text "C:/altera/90sp2/quartus/LAB4_Base_SP14/clock_divider.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 47.71 % ) " "Info: Total cell delay = 1.844 ns ( 47.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.021 ns ( 52.29 % ) " "Info: Total interconnect delay = 2.021 ns ( 52.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.865 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Add0~5 clock_divider:clk1Hzfrom50MHz|div~125 clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.865 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|Add0~5 {} clock_divider:clk1Hzfrom50MHz|div~125 {} clock_divider:clk1Hzfrom50MHz|div[2] {} } { 0.000ns 0.000ns 1.491ns 0.530ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { CLOCK_50 CLOCK_50~clkctrl clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} clock_divider:clk1Hzfrom50MHz|div[2] {} } { 0.000ns 0.000ns 0.238ns 0.971ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.865 ns" { SW[8] clock_divider:clk1Hzfrom50MHz|Add0~5 clock_divider:clk1Hzfrom50MHz|div~125 clock_divider:clk1Hzfrom50MHz|div[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.865 ns" { SW[8] {} SW[8]~combout {} clock_divider:clk1Hzfrom50MHz|Add0~5 {} clock_divider:clk1Hzfrom50MHz|div~125 {} clock_divider:clk1Hzfrom50MHz|div[2] {} } { 0.000ns 0.000ns 1.491ns 0.530ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 09:24:36 2014 " "Info: Processing ended: Tue Jun 03 09:24:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
