// Seed: 2981029507
module module_0 (
    id_1
);
  inout wire id_1;
  localparam id_2 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire  id_3;
  logic id_4 = !1'd0;
  module_0 modCall_1 (id_3);
  integer id_5;
  ;
  assign id_5[-1] = $clog2(64);
  ;
  assign id_4 = 1;
endmodule
module module_2 #(
    parameter id_12 = 32'd74,
    parameter id_14 = 32'd58,
    parameter id_22 = 32'd14,
    parameter id_31 = 32'd14,
    parameter id_5  = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  inout wire _id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (id_1);
  output supply1 id_2;
  inout wire id_1;
  always disable id_7;
  assign id_2 = id_6 ? id_4 : 1 / id_7;
  xnor primCall (id_4, id_1, id_6, id_3);
  logic id_8, id_9;
  wire id_10;
  tri1  [  1  :  -1  ]  id_11  ,  _id_12  ,  id_13  ,  _id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  _id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  _id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ;
  assign id_19 = -1;
  struct packed {
    logic id_36;
    logic id_37;
    logic [id_22  #  (
        .  id_5 (  -1  -  -1  ),
        .  id_31(  1  ),
        .  id_12(  -1  ),
        .  id_12(  -1  ),
        .  id_14(  -1  )
) : 1] id_38;
  } id_39 = 1;
  id_40 :
  assert property (@(negedge -1) -1)
  else;
  parameter id_41 = 1;
endmodule
