<annotationInfo>
<annotationInfo>
<item  id="20" filename="conv_1/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="21" filename="conv_1/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="conv_1/conv_1.cpp" linenumber="26" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_581_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_6_fu_593_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="31" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_601_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_611_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_7_fu_615_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_8_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_645_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_9_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="42" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_663_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_667_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_675_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_679_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv_1/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="conv_1/conv_1.cpp" linenumber="26" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_695_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_718_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl_cast_fu_722_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_747_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_752_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_763_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_772_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="75" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl1_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl1_cast_fu_776_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_4_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_790_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_795_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_822_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_2_fu_826_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl2_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl2_cast_fu_830_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_5_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="95" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_1/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_11_fu_877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_3_fu_902_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl3_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl3_cast_fu_906_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_6_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_925_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_21_fu_931_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_22_fu_942_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_952_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_4_fu_956_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl4_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl4_cast_fu_960_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_7_fu_968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_23_fu_974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_24_fu_985_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_25_fu_996_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_1001_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_1006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_5_fu_1010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="131" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl9_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl9_cast_fu_1014_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_8_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_26_fu_1028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_1033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_27_fu_1039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_1044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_28_fu_1050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_1055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_29_fu_1061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_9_fu_1070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_6_fu_1074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl8_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl8_cast_fu_1078_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_9_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_30_fu_1092_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_1097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_31_fu_1103_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_23_fu_1108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_32_fu_1114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_24_fu_1119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_10_fu_1124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_7_fu_1128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl7_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl7_cast_fu_1132_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_10_fu_1140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_33_fu_1146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="163" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_25_fu_1151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_34_fu_1157_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_26_fu_1162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="167" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_35_fu_1168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_27_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_11_fu_1178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_8_fu_1182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl6_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl6_cast_fu_1186_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_11_fu_1194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_36_fu_1200_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_28_fu_1205_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_37_fu_1211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_29_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_38_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv_1/conv_1.cpp" linenumber="14" name="icmp_ln14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln14_fu_1227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="conv_1/conv_1.cpp" linenumber="14" name="f" contextFuncName="conv_1" moduleName="conv_1" rtlName="f_fu_1233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_1239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_1252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="conv_1/conv_1.cpp" linenumber="35" name="add_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_1_fu_1256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_1261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="212" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="213" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="215" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="218" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="223" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_0_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="235" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="237" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="238" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="240" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="249" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="252" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="257" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="259" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="260" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="262" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="263" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_0_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_0_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="278" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="279" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="281" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="284" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U4" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_2_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_lbW_U3" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2_2_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_kbM_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_1265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_fu_1269_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_1279_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_1289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_1295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_mb6_U5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_1301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="conv_1/conv_1.cpp" linenumber="34" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
