
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Fri Apr 18 15:26:57 2014
# Target Board:  enclustra.com MarsMx2 Rev 1
# Family:    spartan6
# Device:    xc6slx45t
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT sys_rst_n = sys_rst_n, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT sys_clk = sys_clk, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000
 PORT MCB_DDR2_we_n = MCB_DDR2_we_n, DIR = O
 PORT MCB_DDR2_udqs_n = MCB_DDR2_udqs_n, DIR = IO
 PORT MCB_DDR2_udqs = MCB_DDR2_udqs, DIR = IO
 PORT MCB_DDR2_udm = MCB_DDR2_udm, DIR = O
 PORT MCB_DDR2_rzq = MCB_DDR2_rzq, DIR = IO
 PORT MCB_DDR2_ras_n = MCB_DDR2_ras_n, DIR = O
 PORT MCB_DDR2_odt = MCB_DDR2_odt, DIR = O
 PORT MCB_DDR2_ldm = MCB_DDR2_ldm, DIR = O
 PORT MCB_DDR2_dqs_n = MCB_DDR2_dqs_n, DIR = IO
 PORT MCB_DDR2_dqs = MCB_DDR2_dqs, DIR = IO
 PORT MCB_DDR2_dq = MCB_DDR2_dq, DIR = IO, VEC = [15:0]
 PORT MCB_DDR2_clk_n = MCB_DDR2_clk_n, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_clk = MCB_DDR2_clk, DIR = O, SIGIS = CLK
 PORT MCB_DDR2_cke = MCB_DDR2_cke, DIR = O
 PORT MCB_DDR2_cas_n = MCB_DDR2_cas_n, DIR = O
 PORT MCB_DDR2_ba = MCB_DDR2_ba, DIR = O, VEC = [2:0]
 PORT MCB_DDR2_addr = MCB_DDR2_addr, DIR = O, VEC = [12:0]
 PORT Led_N = Led_N, DIR = O, VEC = [0:3]
 PORT FTDI_Tx = FTDI_Tx, DIR = I
 PORT FTDI_Rx = FTDI_Rx, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT Ext_Reset_In = sys_rst_n
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_50_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN mutex
 PARAMETER INSTANCE = mutex_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_NUM_PLB = 0
 PARAMETER C_NUM_AXI = 1
 PARAMETER C_S0_AXI_BASEADDR = 0x43400000
 PARAMETER C_S0_AXI_HIGHADDR = 0x4340ffff
 BUS_INTERFACE S0_AXI = axi4lite_0
 PORT S0_AXI_ACLK = clk_50_0000MHzPLL0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_1_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_1_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_1_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_1_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_1_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_1_i_bram_ctrl_2_microblaze_1_bram_block
 BUS_INTERFACE PORTB = microblaze_1_d_bram_ctrl_2_microblaze_1_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_1
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1
 PARAMETER C_BASE_VECTORS = 0x00000000
 PARAMETER C_PVR = 2
 PARAMETER C_NUMBER_OF_PC_BRK = 2
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = debug_module_MBDEBUG_1
 BUS_INTERFACE DLMB = microblaze_1_dlmb
 BUS_INTERFACE ILMB = microblaze_1_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_50_0000MHzPLL0
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_0_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_NUM_SW_INTR = 2
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT INTR = RS232_0_Interrupt & axi_timer_0_Interrupt & mailbox_0_Interrupt_0
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_50_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00003fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xa8000000
 PARAMETER C_ICACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xa8000000
 PARAMETER C_DCACHE_HIGHADDR = 0xafffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 PARAMETER C_NUMBER_OF_PC_BRK = 8
 PARAMETER C_M_AXI_I_BUS_EXCEPTION = 1
 PARAMETER C_M_AXI_D_BUS_EXCEPTION = 1
 PARAMETER C_NUMBER_OF_WR_ADDR_BRK = 1
 PARAMETER C_NUMBER_OF_RD_ADDR_BRK = 1
 PARAMETER C_ILL_OPCODE_EXCEPTION = 1
 PARAMETER C_UNALIGNED_EXCEPTIONS = 1
 PARAMETER C_BASE_VECTORS = 0x00000000
 PARAMETER C_PVR = 2
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE INTERRUPT = microblaze_0_interrupt
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_50_0000MHzPLL0
END

BEGIN mailbox
 PARAMETER INSTANCE = mailbox_0
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_INTERCONNECT_PORT_0 = 2
 PARAMETER C_INTERCONNECT_PORT_1 = 2
 PARAMETER C_S0_AXI_BASEADDR = 0x43600000
 PARAMETER C_S0_AXI_HIGHADDR = 0x4360ffff
 PARAMETER C_S1_AXI_BASEADDR = 0x43800000
 PARAMETER C_S1_AXI_HIGHADDR = 0x4380ffff
 BUS_INTERFACE S0_AXI = axi4lite_0
 BUS_INTERFACE S1_AXI = axi4lite_0
 PORT S0_AXI_ACLK = clk_50_0000MHzPLL0
 PORT S1_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Interrupt_0 = mailbox_0_Interrupt_0
 PORT Interrupt_1 = mailbox_0_Interrupt_1
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_MB_DBG_PORTS = 2
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 BUS_INTERFACE MBDEBUG_1 = debug_module_MBDEBUG_1
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 50000000
 PARAMETER C_CLKOUT0_FREQ = 650000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 650000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 50000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PARAMETER C_CLKOUT0_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT1_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_DUTY_CYCLE = 0.500000
 PARAMETER C_CLKOUT2_PHASE = 0
 PORT RST = sys_rst_n
 PORT CLKIN = sys_clk
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_50_0000MHzPLL0
 PORT CLKOUT0 = clk_650_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_650_0000MHz180PLL0_nobuf
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_0
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_COUNT_WIDTH = 32
 PARAMETER C_ONE_TIMER_ONLY = 0
 PARAMETER C_BASEADDR = 0x41c00000
 PARAMETER C_HIGHADDR = 0x41c0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Interrupt = axi_timer_0_Interrupt
 PORT GenerateOut0 = axi_timer_0_GenerateOut0_to_chipscope_ila_0
 PORT GenerateOut1 = axi_timer_0_GenerateOut1_to_chipscope_ila_0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_50_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_50_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_uartlite
 PARAMETER INSTANCE = RS232_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 1
 PARAMETER C_BASEADDR = 0x40600000
 PARAMETER C_HIGHADDR = 0x4060ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT RX = FTDI_Tx
 PORT TX = FTDI_Rx
 PORT Interrupt = RS232_0_Interrupt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_LOC = MEMC1
 PARAMETER C_MCB_RZQ_LOC = M13
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = MT47H64M16XX-25
 PARAMETER C_SKIP_IN_TERM_CAL = 1
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_SKIP_IN_TERM_CAL_VALUE = 75OHMS
 PARAMETER C_MEM_DDR1_2_ODS = REDUCED
 PARAMETER C_MEM_DDR1_2_ADDR_CONTROL_SSTL_ODS = CLASS_I
 PARAMETER C_MEM_DDR1_2_DATA_CONTROL_SSTL_ODS = CLASS_I
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_1.M_AXI_IC & microblaze_1.M_AXI_DC & microblaze_0.M_AXI_IC & microblaze_0.M_AXI_DC
 PARAMETER C_S0_AXI_BASEADDR = 0xa8000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xafffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT s0_axi_aclk = clk_50_0000MHzPLL0
 PORT ui_clk = clk_50_0000MHzPLL0
 PORT mcbx_dram_we_n = MCB_DDR2_we_n
 PORT mcbx_dram_udqs_n = MCB_DDR2_udqs_n
 PORT mcbx_dram_udqs = MCB_DDR2_udqs
 PORT mcbx_dram_udm = MCB_DDR2_udm
 PORT sysclk_2x = clk_650_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_650_0000MHz180PLL0_nobuf
 PORT rzq = MCB_DDR2_rzq
 PORT mcbx_dram_ras_n = MCB_DDR2_ras_n
 PORT mcbx_dram_odt = MCB_DDR2_odt
 PORT mcbx_dram_ldm = MCB_DDR2_ldm
 PORT mcbx_dram_dqs_n = MCB_DDR2_dqs_n
 PORT mcbx_dram_dqs = MCB_DDR2_dqs
 PORT mcbx_dram_dq = MCB_DDR2_dq
 PORT mcbx_dram_clk_n = MCB_DDR2_clk_n
 PORT mcbx_dram_clk = MCB_DDR2_clk
 PORT mcbx_dram_cke = MCB_DDR2_cke
 PORT mcbx_dram_cas_n = MCB_DDR2_cas_n
 PORT mcbx_dram_ba = MCB_DDR2_ba
 PORT mcbx_dram_addr = MCB_DDR2_addr
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT GPIO_IO_O = Led_N
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 1
 PORT control0 = chipscope_ila_0_icon_control
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_TRIG0_UNITS = 1
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 1
 PARAMETER C_NUM_DATA_SAMPLES = 1024
 PARAMETER C_TRIG1_UNITS = 1
 PARAMETER C_TRIG1_TRIGGER_IN_WIDTH = 1
 PARAMETER C_TRIG2_UNITS = 1
 PARAMETER C_TRIG2_TRIGGER_IN_WIDTH = 1
 PORT chipscope_ila_control = chipscope_ila_0_icon_control
 PORT TRIG0 = axi_timer_0_Interrupt
 PORT CLK = sys_clk
 PORT TRIG1 = axi_timer_0_GenerateOut0_to_chipscope_ila_0
 PORT TRIG2 = axi_timer_0_GenerateOut1_to_chipscope_ila_0
END

BEGIN axi_intc
 PARAMETER INSTANCE = microblaze_1_intc
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4124ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Intr = axi_timer_1_Interrupt & mailbox_0_Interrupt_1
END

BEGIN axi_timer
 PARAMETER INSTANCE = axi_timer_1
 PARAMETER HW_VER = 1.03.a
 PARAMETER C_BASEADDR = 0x41c40000
 PARAMETER C_HIGHADDR = 0x41c4ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_50_0000MHzPLL0
 PORT Interrupt = axi_timer_1_Interrupt
END

