{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449346229449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449346229459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 14:10:29 2015 " "Processing started: Sat Dec 05 14:10:29 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449346229459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449346229459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISCPC -c TRISCPC " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISCPC -c TRISCPC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449346229459 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449346230510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /college stuff/fall 2015/digital logic/term project/4 bit counter/upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346230710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346230710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triscpc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file triscpc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCPC " "Found entity 1: TRISCPC" {  } { { "TRISCPC.bdf" "" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449346230800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449346230800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISCPC " "Elaborating entity \"TRISCPC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449346230960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst1 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst1\"" {  } { { "TRISCPC.bdf" "inst1" { Schematic "E:/College Stuff/Fall 2015/Digital Logic/Term Project/Program Counter/TRISCPC.bdf" { { 96 560 728 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449346231010 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|Count\[3\] Counter:inst1\|Count\[3\]~_emulated Counter:inst1\|Count\[3\]~1 " "Register \"Counter:inst1\|Count\[3\]\" is converted into an equivalent circuit using register \"Counter:inst1\|Count\[3\]~_emulated\" and latch \"Counter:inst1\|Count\[3\]~1\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449346232240 "|TRISCPC|Counter:inst1|Count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|Count\[2\] Counter:inst1\|Count\[2\]~_emulated Counter:inst1\|Count\[2\]~6 " "Register \"Counter:inst1\|Count\[2\]\" is converted into an equivalent circuit using register \"Counter:inst1\|Count\[2\]~_emulated\" and latch \"Counter:inst1\|Count\[2\]~6\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449346232240 "|TRISCPC|Counter:inst1|Count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|Count\[1\] Counter:inst1\|Count\[1\]~_emulated Counter:inst1\|Count\[1\]~11 " "Register \"Counter:inst1\|Count\[1\]\" is converted into an equivalent circuit using register \"Counter:inst1\|Count\[1\]~_emulated\" and latch \"Counter:inst1\|Count\[1\]~11\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449346232240 "|TRISCPC|Counter:inst1|Count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|Count\[0\] Counter:inst1\|Count\[0\]~_emulated Counter:inst1\|Count\[0\]~16 " "Register \"Counter:inst1\|Count\[0\]\" is converted into an equivalent circuit using register \"Counter:inst1\|Count\[0\]~_emulated\" and latch \"Counter:inst1\|Count\[0\]~16\"" {  } { { "../4 BIT COUNTER/UPCOUNTER.v" "" { Text "E:/College Stuff/Fall 2015/Digital Logic/Term Project/4 BIT COUNTER/UPCOUNTER.v" 13 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449346232240 "|TRISCPC|Counter:inst1|Count[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449346232240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449346233200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449346233200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449346233560 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449346233560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449346233560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449346233560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449346233770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 14:10:33 2015 " "Processing ended: Sat Dec 05 14:10:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449346233770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449346233770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449346233770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449346233770 ""}
