
---------- Begin Simulation Statistics ----------
final_tick                                 4786787000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 907712                       # Number of bytes of host memory used
host_op_rate                                    75684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   120.28                       # Real time elapsed on the host
host_tick_rate                               39795955                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004787                       # Number of seconds simulated
sim_ticks                                  4786787000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.431043                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  910421                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               934426                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67248                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1647005                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29086                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3897                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2194092                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  210158                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5125                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4385403                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4355088                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             62059                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                402277                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          911810                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7685708                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.186304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.118374                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4584474     59.65%     59.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1265189     16.46%     76.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       679413      8.84%     84.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       284533      3.70%     88.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       162251      2.11%     90.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       146375      1.90%     92.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        87496      1.14%     93.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        73700      0.96%     94.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       402277      5.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7685708                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.174676                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.174676                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                404450                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5232                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               899995                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10443508                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5219939                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2114373                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62422                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 18931                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 31095                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2194092                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1675579                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2428029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 37990                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        9586980                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  135222                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.229178                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5336639                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1149665                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.001384                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7832279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.358449                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.530276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5628019     71.86%     71.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   227534      2.91%     74.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   265415      3.39%     78.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   272217      3.48%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   321553      4.11%     85.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   175998      2.25%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   281314      3.59%     91.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    71185      0.91%     92.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   589044      7.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7832279                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      1282175                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      4624684                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      6968033                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        19758                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      95123554                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1741449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66695                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1956016                       # Number of branches executed
system.cpu.iew.exec_nop                         18265                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.008329                       # Inst execution rate
system.cpu.iew.exec_refs                      2380806                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     874281                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  100788                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1552473                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                164                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             27961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               897067                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10030715                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1506525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             93948                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9653469                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    230                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 53523                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62422                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 53929                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            18788                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         5600                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       155392                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        53974                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            292                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        38477                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          28218                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9845437                       # num instructions consuming a value
system.cpu.iew.wb_count                       9597549                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531438                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5232244                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.002488                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9611965                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11231572                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7004221                       # number of integer regfile writes
system.cpu.ipc                               0.851299                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.851299                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                15      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7293777     74.83%     74.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26306      0.27%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11222      0.12%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3304      0.03%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1530259     15.70%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              882377      9.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9747417                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       79217                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008127                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29800     37.62%     37.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     964      1.22%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     38.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16397     20.70%     59.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 32053     40.46%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9727800                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27223182                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9511635                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10830772                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10012286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9747417                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          908939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2973                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       680096                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7832279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.244519                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.790657                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4421129     56.45%     56.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              816232     10.42%     66.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              884079     11.29%     78.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              680335      8.69%     86.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              478748      6.11%     92.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              254768      3.25%     96.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              186708      2.38%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               69298      0.88%     99.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40982      0.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7832279                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.018142                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98819                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             186121                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85914                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             90836                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             20968                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            43002                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1552473                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              897067                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6375257                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                          9573728                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  166575                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   4204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5253613                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2510                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   627                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17082292                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10313836                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12201745                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2108102                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 204208                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62422                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                217565                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1486163                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12020734                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24002                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1253                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     79021                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            165                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            84823                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     17310252                       # The number of ROB reads
system.cpu.rob.rob_writes                    20206522                       # The number of ROB writes
system.cpu.timesIdled                          148833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83189                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3465                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       723954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1448997                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4414                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9351                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9351                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4414                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1404                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       880960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  880960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15169                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18792500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73047000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            713968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12295                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       710634                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9656                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9656                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        710699                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3270                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1418                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1418                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2132031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        42008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2174039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     90965248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1614144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               92579392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000032                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005632                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725020    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     23      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1473969795                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21267656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1066050992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            22.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               152773                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2009                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       555077                       # number of demand (read+write) hits
system.l2.demand_hits::total                   709859                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              152773                       # number of overall hits
system.l2.overall_hits::.cpu.data                2009                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       555077                       # number of overall hits
system.l2.overall_hits::total                  709859                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10917                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13766                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2849                       # number of overall misses
system.l2.overall_misses::.cpu.data             10917                       # number of overall misses
system.l2.overall_misses::total                 13766                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    225743500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    871796000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1097539500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    225743500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    871796000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1097539500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           155622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       555077                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               723625                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          155622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       555077                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              723625                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.018307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.844577                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.018307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.844577                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79236.047736                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79856.737199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79728.279820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79236.047736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79856.737199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79728.279820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13766                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    197263500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    762626000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    959889500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    197263500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    762626000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    959889500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.018307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.844577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.018307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.844577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69239.557740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69856.737199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69729.006247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69239.557740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69856.737199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69729.006247                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       710612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           710612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       710612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       710612                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               305                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   305                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9351                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9351                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    737127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     737127000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9656                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78828.681424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78828.681424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    643617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    643617000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68828.681424                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68828.681424                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         152773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       555077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             707850                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2849                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    225743500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    225743500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       155622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       555077                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         710699                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.018307                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79236.047736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79236.047736                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2849                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    197263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    197263500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.018307                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004009                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69239.557740                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69239.557740                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    134669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    134669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.478899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.478899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85995.530013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85995.530013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    119009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    119009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.478899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.478899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75995.530013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75995.530013                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                14                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1404                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1404                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1418                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1418                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.990127                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.990127                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1404                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     29331500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     29331500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.990127                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.990127                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 20891.381766                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20891.381766                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6562.473855                       # Cycle average of tags in use
system.l2.tags.total_refs                     1447569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15118                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     95.751356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     458.615307                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1493.102257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4610.756291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.035177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050068                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11606910                       # Number of tag accesses
system.l2.tags.data_accesses                 11606910                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         182272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         698688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             880960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       182272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        182272                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13765                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          38078151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         145961790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             184039942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     38078151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38078151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         38078151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        145961790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184039942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28477                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13765                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13765                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    135171750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   68825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               393265500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9819.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28569.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10186                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13765                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.182838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.005624                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.014167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1260     35.33%     35.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1144     32.08%     67.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          394     11.05%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      6.56%     85.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      3.98%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           87      2.44%     91.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           82      2.30%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           61      1.71%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3566                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 880960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  880960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       184.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    184.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4786710000                       # Total gap between requests
system.mem_ctrls.avgGap                     347745.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       182272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       698688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 38078151.377949342132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 145961790.236331820488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     80027500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    313238000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28099.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28692.68                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    74.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12045180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6383190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47980800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     377388960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1569009930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        516854880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2529662940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.467830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1329720500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    159640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3297426500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13508880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7149780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50301300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     377388960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1344904740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        705575040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2498828700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.026299                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1822354750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    159640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2804792250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1483973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1483973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1483973                       # number of overall hits
system.cpu.icache.overall_hits::total         1483973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       191606                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         191606                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       191606                       # number of overall misses
system.cpu.icache.overall_misses::total        191606                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3178942500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3178942500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3178942500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3178942500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1675579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1675579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1675579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1675579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.114352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.114352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.114352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.114352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 16591.038381                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16591.038381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 16591.038381                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16591.038381                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            384795                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       710634                       # number of writebacks
system.cpu.icache.writebacks::total            710634                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        35984                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        35984                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        35984                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        35984                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       155622                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       155622                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       155622                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       555077                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       710699                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2663417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2663417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2663417500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   9641007312                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12304424812                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.092877                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.092877                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.092877                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.424151                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17114.659238                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17114.659238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17114.659238                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 17368.774624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17313.130892                       # average overall mshr miss latency
system.cpu.icache.replacements                 710634                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1483973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1483973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       191606                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        191606                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3178942500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3178942500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1675579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1675579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.114352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.114352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 16591.038381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16591.038381                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        35984                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        35984                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       155622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       155622                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2663417500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2663417500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.092877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.092877                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17114.659238                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17114.659238                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       555077                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       555077                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   9641007312                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   9641007312                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 17368.774624                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 17368.774624                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.962634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2194671                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            710698                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.088050                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    27.267381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    36.695254                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.426053                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.573363                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4061856                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4061856                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2243267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2243267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2243793                       # number of overall hits
system.cpu.dcache.overall_hits::total         2243793                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        86476                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86476                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        86481                       # number of overall misses
system.cpu.dcache.overall_misses::total         86481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5759849477                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5759849477                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5759849477                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5759849477                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2329743                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2329743                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2330274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2330274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037118                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037118                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037112                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66606.335596                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66606.335596                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66602.484673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66602.484673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          531                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.200000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12295                       # number of writebacks
system.cpu.dcache.writebacks::total             12295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14339                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14342                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14342                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    976100978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    976100978                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    976398978                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    976398978                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006155                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68073.155590                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68073.155590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68079.694464                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68079.694464                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13320                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1478895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1478895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7692                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    362656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    362656500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1486587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1486587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47147.230889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47147.230889                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3265                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    161554500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    161554500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49480.704441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49480.704441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       764372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         764372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5369710998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5369710998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.092644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.092644                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68802.754795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68802.754795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        67710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        67710                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    787803499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    787803499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76226.753653                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76226.753653                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       298000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     27481979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     27481979                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 37188.063599                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 37188.063599                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     26742979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     26742979                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 36188.063599                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 36188.063599                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          109                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026786                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        45750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           997.903959                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2258338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.441299                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   997.903959                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974516                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4675300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4675300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4786787000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4786787000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
