

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config15_s'
================================================================
* Date:           Sun Aug 31 03:57:45 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      812|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      5|        0|       25|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|      530|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      5|      530|      891|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_18s_17ns_26_1_1_U4274  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U4275  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U4276  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U4277  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    |mul_18s_17ns_26_1_1_U4278  |mul_18s_17ns_26_1_1  |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|   5|  0|  25|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config15_s_exp_table_ROM_dEe  |        6|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config15_s_invert_table_ReOg  |        2|  0|   0|    0|  1024|   18|     1|        18432|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        8|  0|   0|    0|  2048|   35|     2|        35840|
    +----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln51_1_fu_764_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_2_fu_674_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln51_3_fu_696_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_4_fu_734_p2       |         +|   0|  0|  25|          18|          18|
    |add_ln51_5_fu_702_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln51_6_fu_740_p2       |         +|   0|  0|  24|          17|          17|
    |add_ln51_fu_668_p2         |         +|   0|  0|  25|          18|          18|
    |sub_ln245_1_fu_333_p2      |         -|   0|  0|  36|          29|          29|
    |sub_ln245_2_fu_376_p2      |         -|   0|  0|  36|          29|          29|
    |sub_ln245_3_fu_419_p2      |         -|   0|  0|  36|          29|          29|
    |sub_ln245_4_fu_462_p2      |         -|   0|  0|  36|          29|          29|
    |sub_ln245_fu_290_p2        |         -|   0|  0|  36|          29|          29|
    |and_ln245_1_fu_361_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln245_2_fu_404_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln245_3_fu_447_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln245_4_fu_490_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln245_fu_318_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_1_fu_229_p2      |      icmp|   0|  0|  35|          28|          28|
    |icmp_ln66_2_fu_249_p2      |      icmp|   0|  0|  35|          28|          28|
    |icmp_ln66_3_fu_265_p2      |      icmp|   0|  0|  35|          28|          28|
    |icmp_ln66_fu_209_p2        |      icmp|   0|  0|  35|          28|          28|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln245_1_fu_520_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln245_2_fu_528_p3   |    select|   0|  0|  11|           1|           9|
    |select_ln245_3_fu_546_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln245_4_fu_554_p3   |    select|   0|  0|  11|           1|           9|
    |select_ln245_5_fu_572_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln245_6_fu_580_p3   |    select|   0|  0|  11|           1|           9|
    |select_ln245_7_fu_598_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln245_8_fu_606_p3   |    select|   0|  0|  11|           1|           9|
    |select_ln245_9_fu_624_p3   |    select|   0|  0|  10|           1|          10|
    |select_ln245_fu_502_p3     |    select|   0|  0|  11|           1|           9|
    |select_ln51_1_fu_788_p3    |    select|   0|  0|  10|           1|           9|
    |select_ln51_2_fu_716_p3    |    select|   0|  0|  17|           1|           2|
    |select_ln51_3_fu_752_p3    |    select|   0|  0|  17|           1|           2|
    |select_ln51_fu_688_p3      |    select|   0|  0|  17|           1|           2|
    |select_ln66_1_fu_241_p3    |    select|   0|  0|  28|           1|          28|
    |select_ln66_2_fu_259_p3    |    select|   0|  0|  28|           1|          28|
    |select_ln66_fu_221_p3      |    select|   0|  0|  28|           1|          28|
    |x_max_fu_276_p3            |    select|   0|  0|  28|           1|          28|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln245_1_fu_324_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln245_2_fu_355_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln245_3_fu_367_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln245_4_fu_398_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln245_5_fu_410_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln245_6_fu_441_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln245_7_fu_453_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln245_8_fu_484_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln245_9_fu_496_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln245_fu_312_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_1_fu_235_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_2_fu_253_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_3_fu_270_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln66_fu_215_p2         |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 812|         419|         633|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_done        |   9|          2|    1|          2|
    |layer15_out_0  |   9|          2|   16|         32|
    |layer15_out_1  |   9|          2|   16|         32|
    |layer15_out_2  |   9|          2|   16|         32|
    |layer15_out_3  |   9|          2|   16|         32|
    |layer15_out_4  |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          |  54|         12|   81|        162|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |exp_res_1_reg_994                     |  17|   0|   17|          0|
    |exp_res_1_reg_994_pp0_iter4_reg       |  17|   0|   17|          0|
    |exp_res_2_reg_999                     |  17|   0|   17|          0|
    |exp_res_2_reg_999_pp0_iter4_reg       |  17|   0|   17|          0|
    |exp_res_3_reg_1004                    |  17|   0|   17|          0|
    |exp_res_3_reg_1004_pp0_iter4_reg      |  17|   0|   17|          0|
    |exp_res_4_reg_1026                    |  17|   0|   17|          0|
    |exp_res_reg_989                       |  17|   0|   17|          0|
    |exp_res_reg_989_pp0_iter4_reg         |  17|   0|   17|          0|
    |layer15_out_0_preg                    |  16|   0|   16|          0|
    |layer15_out_1_preg                    |  16|   0|   16|          0|
    |layer15_out_2_preg                    |  16|   0|   16|          0|
    |layer15_out_3_preg                    |  16|   0|   16|          0|
    |layer15_out_4_preg                    |  16|   0|   16|          0|
    |p_read134_reg_922                     |  28|   0|   28|          0|
    |p_read235_reg_917                     |  28|   0|   28|          0|
    |p_read336_reg_912                     |  28|   0|   28|          0|
    |p_read33_reg_927                      |  28|   0|   28|          0|
    |p_read437_reg_905                     |  28|   0|   28|          0|
    |select_ln245_1_reg_944                |  10|   0|   10|          0|
    |select_ln245_3_reg_949                |  10|   0|   10|          0|
    |select_ln245_5_reg_954                |  10|   0|   10|          0|
    |select_ln245_7_reg_959                |  10|   0|   10|          0|
    |select_ln245_9_reg_964                |  10|   0|   10|          0|
    |select_ln245_9_reg_964_pp0_iter2_reg  |  10|   0|   10|          0|
    |select_ln51_2_reg_1020                |  17|   0|   17|          0|
    |select_ln51_reg_1014                  |  17|   0|   17|          0|
    |select_ln66_1_reg_938                 |  28|   0|   28|          0|
    |select_ln66_reg_932                   |  28|   0|   28|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 530|   0|  530|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config15>|  return value|
|p_read                |   in|   28|     ap_none|                                                          p_read|        scalar|
|p_read1               |   in|   28|     ap_none|                                                         p_read1|        scalar|
|p_read2               |   in|   28|     ap_none|                                                         p_read2|        scalar|
|p_read3               |   in|   28|     ap_none|                                                         p_read3|        scalar|
|p_read4               |   in|   28|     ap_none|                                                         p_read4|        scalar|
|layer15_out_0         |  out|   16|      ap_vld|                                                   layer15_out_0|       pointer|
|layer15_out_0_ap_vld  |  out|    1|      ap_vld|                                                   layer15_out_0|       pointer|
|layer15_out_1         |  out|   16|      ap_vld|                                                   layer15_out_1|       pointer|
|layer15_out_1_ap_vld  |  out|    1|      ap_vld|                                                   layer15_out_1|       pointer|
|layer15_out_2         |  out|   16|      ap_vld|                                                   layer15_out_2|       pointer|
|layer15_out_2_ap_vld  |  out|    1|      ap_vld|                                                   layer15_out_2|       pointer|
|layer15_out_3         |  out|   16|      ap_vld|                                                   layer15_out_3|       pointer|
|layer15_out_3_ap_vld  |  out|    1|      ap_vld|                                                   layer15_out_3|       pointer|
|layer15_out_4         |  out|   16|      ap_vld|                                                   layer15_out_4|       pointer|
|layer15_out_4_ap_vld  |  out|    1|      ap_vld|                                                   layer15_out_4|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

