

================================================================
== Vivado HLS Report for 'conv2d_3x3_4chan_rev'
================================================================
* Date:           Tue Dec  3 11:06:19 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  57353|  66569|  57353|  66569|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+---------------+-----------+-----------+------+----------+
        |          |    Latency    |   Iteration   |  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+---------------+-----------+-----------+------+----------+
        |- L1      |  57352|  66568| 14338 ~ 16642 |          -|          -|     4|    no    |
        | + L2     |  14336|  16640|    56 ~ 65    |          -|          -|   256|    no    |
        |  ++ L3   |     54|     63|     6 ~ 7     |          -|          -|     9|    no    |
        +----------+-------+-------+---------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_46)
	2  / (tmp_46)
4 --> 
	5  / (!tmp_48)
	3  / (tmp_48)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (tmp_52)
	10  / (!tmp_52)
9 --> 
	10  / true
10 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_10 = alloca i48"   --->   Operation 11 'alloca' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.87ns)   --->   "br label %1" [../src/CNN_final.cpp:192]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 1.27>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_5, %7 ]"   --->   Operation 13 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.68ns)   --->   "%tmp = icmp eq i3 %k, -4" [../src/CNN_final.cpp:192]   --->   Operation 14 'icmp' 'tmp' <Predicate = true> <Delay = 0.68> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%k_5 = add i3 %k, 1" [../src/CNN_final.cpp:192]   --->   Operation 16 'add' 'k_5' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %8, label %2" [../src/CNN_final.cpp:192]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str636) nounwind" [../src/CNN_final.cpp:193]   --->   Operation 18 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str636)" [../src/CNN_final.cpp:193]   --->   Operation 19 'specregionbegin' 'tmp_43' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %k to i64" [../src/CNN_final.cpp:204]   --->   Operation 20 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %k to i7" [../src/CNN_final.cpp:192]   --->   Operation 21 'zext' 'tmp_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_67 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %k, i3 0)" [../src/CNN_final.cpp:192]   --->   Operation 22 'bitconcatenate' 'tmp_67' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %tmp_67 to i7" [../src/CNN_final.cpp:204]   --->   Operation 23 'zext' 'p_shl2_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "%tmp_68 = add i7 %tmp_cast, %p_shl2_cast" [../src/CNN_final.cpp:204]   --->   Operation 24 'add' 'tmp_68' <Predicate = (!tmp)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_69 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k, i4 0)" [../src/CNN_final.cpp:192]   --->   Operation 25 'bitconcatenate' 'tmp_69' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %tmp_69 to i8" [../src/CNN_final.cpp:192]   --->   Operation 26 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_70 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k, i1 false)" [../src/CNN_final.cpp:192]   --->   Operation 27 'bitconcatenate' 'tmp_70' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_70 to i8" [../src/CNN_final.cpp:208]   --->   Operation 28 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.27ns)   --->   "%tmp_71 = sub i8 %p_shl_cast, %p_shl1_cast" [../src/CNN_final.cpp:208]   --->   Operation 29 'sub' 'tmp_71' <Predicate = (!tmp)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_81_cast = sext i8 %tmp_71 to i34" [../src/CNN_final.cpp:208]   --->   Operation 30 'sext' 'tmp_81_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [4 x i48]* %bias_V, i64 0, i64 %tmp_s" [../src/CNN_final.cpp:208]   --->   Operation 31 'getelementptr' 'bias_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.87ns)   --->   "br label %3" [../src/CNN_final.cpp:197]   --->   Operation 32 'br' <Predicate = (!tmp)> <Delay = 0.87>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [../src/CNN_final.cpp:221]   --->   Operation 33 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %2 ], [ %i_8, %6 ]"   --->   Operation 34 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %2 ], [ %x_1, %6 ]" [../src/CNN_final.cpp:210]   --->   Operation 35 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %2 ], [ %y_1, %6 ]" [../src/CNN_final.cpp:210]   --->   Operation 36 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.98ns)   --->   "%tmp_46 = icmp eq i9 %i, -256" [../src/CNN_final.cpp:197]   --->   Operation 37 'icmp' 'tmp_46' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 38 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "%i_8 = add i9 %i, 1" [../src/CNN_final.cpp:197]   --->   Operation 39 'add' 'i_8' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %7, label %4" [../src/CNN_final.cpp:197]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str737) nounwind" [../src/CNN_final.cpp:198]   --->   Operation 41 'specloopname' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str737)" [../src/CNN_final.cpp:198]   --->   Operation 42 'specregionbegin' 'tmp_44' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i9 %i to i11" [../src/CNN_final.cpp:199]   --->   Operation 43 'zext' 'tmp_47_cast' <Predicate = (!tmp_46)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.87ns)   --->   "br label %._crit_edge49" [../src/CNN_final.cpp:199]   --->   Operation 44 'br' <Predicate = (!tmp_46)> <Delay = 0.87>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str636, i32 %tmp_43)" [../src/CNN_final.cpp:220]   --->   Operation 45 'specregionend' 'empty_46' <Predicate = (tmp_46)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [../src/CNN_final.cpp:192]   --->   Operation 46 'br' <Predicate = (tmp_46)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%j = phi i4 [ 0, %4 ], [ %j_7, %._crit_edge49.backedge ]"   --->   Operation 47 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%x_1 = phi i32 [ %x, %4 ], [ %x_1_be, %._crit_edge49.backedge ]" [../src/CNN_final.cpp:210]   --->   Operation 48 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%y_1 = phi i32 [ %y, %4 ], [ %y_1_be, %._crit_edge49.backedge ]" [../src/CNN_final.cpp:210]   --->   Operation 49 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %4 ], [ %next_mul, %._crit_edge49.backedge ]"   --->   Operation 50 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.86ns)   --->   "%tmp_48 = icmp eq i4 %j, -7" [../src/CNN_final.cpp:199]   --->   Operation 51 'icmp' 'tmp_48' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 52 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.01ns)   --->   "%j_7 = add i4 %j, 1" [../src/CNN_final.cpp:199]   --->   Operation 53 'add' 'j_7' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %6, label %._crit_edge" [../src/CNN_final.cpp:199]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.86ns)   --->   "%tmp_49 = icmp eq i4 %j, 0" [../src/CNN_final.cpp:201]   --->   Operation 55 'icmp' 'tmp_49' <Predicate = (!tmp_48)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_50_cast = zext i4 %j to i7" [../src/CNN_final.cpp:199]   --->   Operation 56 'zext' 'tmp_50_cast' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.35ns)   --->   "%next_mul = add i11 %phi_mul, 196"   --->   Operation 57 'add' 'next_mul' <Predicate = (!tmp_48)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.35ns)   --->   "%tmp_72 = add i11 %tmp_47_cast, %phi_mul" [../src/CNN_final.cpp:204]   --->   Operation 58 'add' 'tmp_72' <Predicate = (!tmp_48)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i11 %tmp_72 to i64" [../src/CNN_final.cpp:204]   --->   Operation 59 'zext' 'tmp_83_cast' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%in_image_V_addr = getelementptr [1764 x i25]* %in_image_V, i64 0, i64 %tmp_83_cast" [../src/CNN_final.cpp:204]   --->   Operation 60 'getelementptr' 'in_image_V_addr' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.27ns)   --->   "%tmp_73 = add i7 %tmp_50_cast, %tmp_68" [../src/CNN_final.cpp:204]   --->   Operation 61 'add' 'tmp_73' <Predicate = (!tmp_48)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_84_cast = zext i7 %tmp_73 to i64" [../src/CNN_final.cpp:204]   --->   Operation 62 'zext' 'tmp_84_cast' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_V_addr = getelementptr [36 x i18]* %kernel_V, i64 0, i64 %tmp_84_cast" [../src/CNN_final.cpp:204]   --->   Operation 63 'getelementptr' 'kernel_V_addr' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (1.14ns)   --->   "%kernel_V_load = load i18* %kernel_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 64 'load' 'kernel_V_load' <Predicate = (!tmp_48)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_4 : Operation 65 [2/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 65 'load' 'in_image_V_load' <Predicate = (!tmp_48)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_4 : Operation 66 [1/1] (0.86ns)   --->   "%tmp_52 = icmp eq i4 %j, -8" [../src/CNN_final.cpp:206]   --->   Operation 66 'icmp' 'tmp_52' <Predicate = (!tmp_48)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str737, i32 %tmp_44)" [../src/CNN_final.cpp:218]   --->   Operation 67 'specregionend' 'empty_45' <Predicate = (tmp_48)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [../src/CNN_final.cpp:197]   --->   Operation 68 'br' <Predicate = (tmp_48)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.26>
ST_5 : Operation 69 [1/2] (1.14ns)   --->   "%kernel_V_load = load i18* %kernel_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 69 'load' 'kernel_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_5 : Operation 70 [1/2] (2.26ns)   --->   "%in_image_V_load = load i25* %in_image_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 70 'load' 'in_image_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %kernel_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 71 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%OP2_V = sext i25 %in_image_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 72 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (4.95ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 73 'mul' 'p_Val2_9' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (0.00ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 74 'mul' 'p_Val2_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.49>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%p_Val2_10_load = load i48* %p_Val2_10" [../src/CNN_final.cpp:201]   --->   Operation 75 'load' 'p_Val2_10_load' <Predicate = (!tmp_49)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str838) nounwind" [../src/CNN_final.cpp:200]   --->   Operation 76 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%p_Val2_s = select i1 %tmp_49, i48 0, i48 %p_Val2_10_load" [../src/CNN_final.cpp:201]   --->   Operation 77 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node acc_V)   --->   "%tmp_51 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 78 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.64ns) (out node of the LUT)   --->   "%acc_V = add i48 %p_Val2_s, %tmp_51" [../src/CNN_final.cpp:204]   --->   Operation 79 'add' 'acc_V' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.87ns)   --->   "br i1 %tmp_52, label %5, label %._crit_edge49.backedge" [../src/CNN_final.cpp:206]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.87>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i32 %y_1 to i11" [../src/CNN_final.cpp:208]   --->   Operation 81 'trunc' 'tmp_4' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i32 %x_1 to i34" [../src/CNN_final.cpp:208]   --->   Operation 82 'zext' 'tmp_54_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (1.51ns)   --->   "%tmp_74 = add i34 %tmp_81_cast, %tmp_54_cast" [../src/CNN_final.cpp:208]   --->   Operation 83 'add' 'tmp_74' <Predicate = (tmp_52)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i34 %tmp_74 to i7" [../src/CNN_final.cpp:208]   --->   Operation 84 'trunc' 'tmp_5' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_5, i4 0)" [../src/CNN_final.cpp:208]   --->   Operation 85 'bitconcatenate' 'p_shl3_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i34 %tmp_74 to i10" [../src/CNN_final.cpp:208]   --->   Operation 86 'trunc' 'tmp_6' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_6, i1 false)" [../src/CNN_final.cpp:208]   --->   Operation 87 'bitconcatenate' 'p_shl4_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_75 = sub i11 %p_shl3_cast, %p_shl4_cast" [../src/CNN_final.cpp:208]   --->   Operation 88 'sub' 'tmp_75' <Predicate = (tmp_52)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%tmp_76 = add i11 %tmp_75, %tmp_4" [../src/CNN_final.cpp:208]   --->   Operation 89 'add' 'tmp_76' <Predicate = (tmp_52)> <Delay = 1.98> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [2/2] (1.14ns)   --->   "%p_Val2_13 = load i48* %bias_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 90 'load' 'p_Val2_13' <Predicate = (tmp_52)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 91 [1/2] (1.14ns)   --->   "%p_Val2_13 = load i48* %bias_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 91 'load' 'p_Val2_13' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_89_cast = zext i11 %tmp_76 to i64" [../src/CNN_final.cpp:208]   --->   Operation 92 'zext' 'tmp_89_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%out_image_V_addr = getelementptr [784 x i48]* %out_image_V, i64 0, i64 %tmp_89_cast" [../src/CNN_final.cpp:208]   --->   Operation 93 'getelementptr' 'out_image_V_addr' <Predicate = (tmp_52)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_55 = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %acc_V, i2 0)" [../src/CNN_final.cpp:208]   --->   Operation 94 'bitconcatenate' 'tmp_55' <Predicate = (tmp_52)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_70_cast = sext i48 %p_Val2_13 to i50" [../src/CNN_final.cpp:208]   --->   Operation 95 'sext' 'tmp_70_cast' <Predicate = (tmp_52)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.65ns)   --->   "%p_Val2_2 = add i50 %tmp_70_cast, %tmp_55" [../src/CNN_final.cpp:208]   --->   Operation 96 'add' 'p_Val2_2' <Predicate = (tmp_52)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_56 = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_2, i32 2, i32 49)" [../src/CNN_final.cpp:208]   --->   Operation 97 'partselect' 'tmp_56' <Predicate = (tmp_52)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (2.26ns)   --->   "store i48 %tmp_56, i48* %out_image_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 98 'store' <Predicate = (tmp_52)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 784> <RAM>
ST_10 : Operation 99 [1/1] (1.51ns)   --->   "%y_2 = add i32 1, %y_1" [../src/CNN_final.cpp:209]   --->   Operation 99 'add' 'y_2' <Predicate = (tmp_52)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.28ns)   --->   "%tmp_57 = icmp eq i32 %y_2, 14" [../src/CNN_final.cpp:210]   --->   Operation 100 'icmp' 'tmp_57' <Predicate = (tmp_52)> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (1.51ns)   --->   "%x_2 = add i32 1, %x_1" [../src/CNN_final.cpp:213]   --->   Operation 101 'add' 'x_2' <Predicate = (tmp_52)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.49ns)   --->   "%p_x_1 = select i1 %tmp_57, i32 %x_2, i32 %x_1" [../src/CNN_final.cpp:210]   --->   Operation 102 'select' 'p_x_1' <Predicate = (tmp_52)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_57, i32 0, i32 %y_2" [../src/CNN_final.cpp:210]   --->   Operation 103 'select' 'p_s' <Predicate = (tmp_52)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.87ns)   --->   "br label %._crit_edge49.backedge" [../src/CNN_final.cpp:215]   --->   Operation 104 'br' <Predicate = (tmp_52)> <Delay = 0.87>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%x_1_be = phi i32 [ %p_x_1, %5 ], [ %x_1, %._crit_edge ]" [../src/CNN_final.cpp:210]   --->   Operation 105 'phi' 'x_1_be' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%y_1_be = phi i32 [ %p_s, %5 ], [ %y_1, %._crit_edge ]" [../src/CNN_final.cpp:210]   --->   Operation 106 'phi' 'y_1_be' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "store i48 %acc_V, i48* %p_Val2_10" [../src/CNN_final.cpp:204]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge49"   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_10        (alloca           ) [ 00111111111]
StgValue_12      (br               ) [ 01111111111]
k                (phi              ) [ 00100000000]
tmp              (icmp             ) [ 00111111111]
empty            (speclooptripcount) [ 00000000000]
k_5              (add              ) [ 01111111111]
StgValue_17      (br               ) [ 00000000000]
StgValue_18      (specloopname     ) [ 00000000000]
tmp_43           (specregionbegin  ) [ 00011111111]
tmp_s            (zext             ) [ 00000000000]
tmp_cast         (zext             ) [ 00000000000]
tmp_67           (bitconcatenate   ) [ 00000000000]
p_shl2_cast      (zext             ) [ 00000000000]
tmp_68           (add              ) [ 00011111111]
tmp_69           (bitconcatenate   ) [ 00000000000]
p_shl_cast       (zext             ) [ 00000000000]
tmp_70           (bitconcatenate   ) [ 00000000000]
p_shl1_cast      (zext             ) [ 00000000000]
tmp_71           (sub              ) [ 00000000000]
tmp_81_cast      (sext             ) [ 00011111111]
bias_V_addr      (getelementptr    ) [ 00011111111]
StgValue_32      (br               ) [ 00111111111]
StgValue_33      (ret              ) [ 00000000000]
i                (phi              ) [ 00010000000]
x                (phi              ) [ 00011111111]
y                (phi              ) [ 00011111111]
tmp_46           (icmp             ) [ 00111111111]
empty_43         (speclooptripcount) [ 00000000000]
i_8              (add              ) [ 00111111111]
StgValue_40      (br               ) [ 00000000000]
StgValue_41      (specloopname     ) [ 00000000000]
tmp_44           (specregionbegin  ) [ 00001111111]
tmp_47_cast      (zext             ) [ 00001111111]
StgValue_44      (br               ) [ 00111111111]
empty_46         (specregionend    ) [ 00000000000]
StgValue_46      (br               ) [ 01111111111]
j                (phi              ) [ 00001000000]
x_1              (phi              ) [ 00111111111]
y_1              (phi              ) [ 00111111111]
phi_mul          (phi              ) [ 00001000000]
tmp_48           (icmp             ) [ 00111111111]
empty_44         (speclooptripcount) [ 00000000000]
j_7              (add              ) [ 00111111111]
StgValue_54      (br               ) [ 00000000000]
tmp_49           (icmp             ) [ 00000111100]
tmp_50_cast      (zext             ) [ 00000000000]
next_mul         (add              ) [ 00111111111]
tmp_72           (add              ) [ 00000000000]
tmp_83_cast      (zext             ) [ 00000000000]
in_image_V_addr  (getelementptr    ) [ 00000100000]
tmp_73           (add              ) [ 00000000000]
tmp_84_cast      (zext             ) [ 00000000000]
kernel_V_addr    (getelementptr    ) [ 00000100000]
tmp_52           (icmp             ) [ 00000111111]
empty_45         (specregionend    ) [ 00000000000]
StgValue_68      (br               ) [ 00111111111]
kernel_V_load    (load             ) [ 00000010000]
in_image_V_load  (load             ) [ 00000010000]
OP1_V            (sext             ) [ 00000001000]
OP2_V            (sext             ) [ 00000001000]
p_Val2_9         (mul              ) [ 00000000100]
p_Val2_10_load   (load             ) [ 00000000000]
StgValue_76      (specloopname     ) [ 00000000000]
p_Val2_s         (select           ) [ 00000000000]
tmp_51           (bitconcatenate   ) [ 00000000000]
acc_V            (add              ) [ 00000000011]
StgValue_80      (br               ) [ 00111111111]
tmp_4            (trunc            ) [ 00000000000]
tmp_54_cast      (zext             ) [ 00000000000]
tmp_74           (add              ) [ 00000000000]
tmp_5            (trunc            ) [ 00000000000]
p_shl3_cast      (bitconcatenate   ) [ 00000000000]
tmp_6            (trunc            ) [ 00000000000]
p_shl4_cast      (bitconcatenate   ) [ 00000000000]
tmp_75           (sub              ) [ 00000000000]
tmp_76           (add              ) [ 00000000011]
p_Val2_13        (load             ) [ 00111111101]
tmp_89_cast      (zext             ) [ 00000000000]
out_image_V_addr (getelementptr    ) [ 00000000000]
tmp_55           (bitconcatenate   ) [ 00000000000]
tmp_70_cast      (sext             ) [ 00000000000]
p_Val2_2         (add              ) [ 00000000000]
tmp_56           (partselect       ) [ 00000000000]
StgValue_98      (store            ) [ 00000000000]
y_2              (add              ) [ 00000000000]
tmp_57           (icmp             ) [ 00000000000]
x_2              (add              ) [ 00000000000]
p_x_1            (select           ) [ 00000000000]
p_s              (select           ) [ 00000000000]
StgValue_104     (br               ) [ 00000000000]
x_1_be           (phi              ) [ 00111000011]
y_1_be           (phi              ) [ 00111000011]
StgValue_107     (store            ) [ 00000000000]
StgValue_108     (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kernel_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_image_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str636"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str737"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str838"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i41.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="p_Val2_10_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="48" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="bias_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="48" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="in_image_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="25" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="11" slack="0"/>
<pin id="103" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_V_addr/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="kernel_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="18" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_V_addr/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_V_load/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="11" slack="0"/>
<pin id="121" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_V_load/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="6"/>
<pin id="127" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13/8 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_image_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="48" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_V_addr/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="StgValue_98_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="48" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/10 "/>
</bind>
</comp>

<comp id="143" class="1005" name="k_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="k_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="3" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="1"/>
<pin id="156" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="9" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="x_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="x_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="32" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="y_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="y_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="32" slack="1"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="200" class="1005" name="x_1_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="x_1_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="212" class="1005" name="y_1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="y_1_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="phi_mul_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="1"/>
<pin id="226" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="phi_mul_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="235" class="1005" name="x_1_be_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1_be (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="x_1_be_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="6"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1_be/10 "/>
</bind>
</comp>

<comp id="247" class="1005" name="y_1_be_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_1_be (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="y_1_be_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="6"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1_be/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="3" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="k_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_67_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl2_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_68_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_69_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_shl_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_70_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl1_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_71_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_71/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_81_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_81_cast/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_46_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="9" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_47_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_48_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_49_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_50_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="next_mul_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_72_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="1"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_83_cast_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="11" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_73_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="2"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_84_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84_cast/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_52_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="OP1_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="18" slack="1"/>
<pin id="404" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="OP2_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="1"/>
<pin id="407" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_10_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="48" slack="7"/>
<pin id="410" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_10_load/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Val2_s_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="4"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="48" slack="0"/>
<pin id="415" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_51_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="48" slack="0"/>
<pin id="420" dir="0" index="1" bw="41" slack="1"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="acc_V_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="48" slack="0"/>
<pin id="427" dir="0" index="1" bw="48" slack="0"/>
<pin id="428" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_V/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="4"/>
<pin id="433" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_54_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54_cast/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_74_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="6"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_5_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="34" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_shl3_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/8 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_6_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="34" slack="0"/>
<pin id="458" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_shl4_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="10" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_75_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_76_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="11" slack="0"/>
<pin id="477" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_76/8 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_89_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="2"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/10 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_55_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="50" slack="0"/>
<pin id="486" dir="0" index="1" bw="48" slack="2"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_70_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="48" slack="1"/>
<pin id="493" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_70_cast/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_Val2_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="48" slack="0"/>
<pin id="496" dir="0" index="1" bw="50" slack="0"/>
<pin id="497" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_56_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="48" slack="0"/>
<pin id="502" dir="0" index="1" bw="50" slack="0"/>
<pin id="503" dir="0" index="2" bw="3" slack="0"/>
<pin id="504" dir="0" index="3" bw="7" slack="0"/>
<pin id="505" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="y_2_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="6"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_57_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_57/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="x_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="6"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_x_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="6"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_x_1/10 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_s_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="32" slack="0"/>
<pin id="542" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="StgValue_107_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="48" slack="2"/>
<pin id="549" dir="0" index="1" bw="48" slack="9"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/10 "/>
</bind>
</comp>

<comp id="551" class="1007" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="25" slack="0"/>
<pin id="553" dir="0" index="1" bw="18" slack="0"/>
<pin id="554" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/6 "/>
</bind>
</comp>

<comp id="557" class="1005" name="p_Val2_10_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="48" slack="7"/>
<pin id="559" dir="1" index="1" bw="48" slack="7"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="566" class="1005" name="k_5_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_68_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="2"/>
<pin id="573" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_81_cast_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="34" slack="6"/>
<pin id="578" dir="1" index="1" bw="34" slack="6"/>
</pin_list>
<bind>
<opset="tmp_81_cast "/>
</bind>
</comp>

<comp id="581" class="1005" name="bias_V_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="6"/>
<pin id="583" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="589" class="1005" name="i_8_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_47_cast_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="1"/>
<pin id="596" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47_cast "/>
</bind>
</comp>

<comp id="602" class="1005" name="j_7_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_49_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="4"/>
<pin id="609" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="612" class="1005" name="next_mul_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="617" class="1005" name="in_image_V_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="11" slack="1"/>
<pin id="619" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_addr "/>
</bind>
</comp>

<comp id="622" class="1005" name="kernel_V_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="1"/>
<pin id="624" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_52_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="4"/>
<pin id="629" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="631" class="1005" name="kernel_V_load_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="18" slack="1"/>
<pin id="633" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_load "/>
</bind>
</comp>

<comp id="636" class="1005" name="in_image_V_load_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="25" slack="1"/>
<pin id="638" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_V_load "/>
</bind>
</comp>

<comp id="641" class="1005" name="OP1_V_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="41" slack="1"/>
<pin id="643" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="646" class="1005" name="OP2_V_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="41" slack="1"/>
<pin id="648" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_Val2_9_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="41" slack="1"/>
<pin id="653" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="656" class="1005" name="acc_V_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="48" slack="2"/>
<pin id="658" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_76_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="2"/>
<pin id="664" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="667" class="1005" name="p_Val2_13_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="48" slack="1"/>
<pin id="669" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="99" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="169" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="181" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="30" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="210"><net_src comp="165" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="212" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="222"><net_src comp="177" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="245"><net_src comp="200" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="257"><net_src comp="212" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="263"><net_src comp="147" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="147" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="18" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="147" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="279"><net_src comp="147" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="147" pin="4"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="276" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="147" pin="4"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="147" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="158" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="158" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="158" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="193" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="193" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="58" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="193" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="30" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="193" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="228" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="60" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="228" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="390"><net_src comp="366" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="400"><net_src comp="193" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="416"><net_src comp="66" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="408" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="411" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="212" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="200" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="72" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="30" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="439" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="448" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="431" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="480" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="489"><net_src comp="76" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="78" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="498"><net_src comp="491" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="484" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="494" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="82" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="84" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="510"><net_src comp="500" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="515"><net_src comp="8" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="212" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="8" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="200" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="200" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="543"><net_src comp="517" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="40" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="511" pin="2"/><net_sink comp="538" pin=2"/></net>

<net id="546"><net_src comp="538" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="555"><net_src comp="405" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="402" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="88" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="569"><net_src comp="265" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="574"><net_src comp="292" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="579"><net_src comp="328" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="584"><net_src comp="92" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="592"><net_src comp="338" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="597"><net_src comp="344" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="605"><net_src comp="354" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="610"><net_src comp="360" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="615"><net_src comp="370" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="620"><net_src comp="99" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="625"><net_src comp="106" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="630"><net_src comp="396" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="113" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="639"><net_src comp="119" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="644"><net_src comp="402" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="649"><net_src comp="405" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="654"><net_src comp="551" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="659"><net_src comp="425" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="665"><net_src comp="474" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="670"><net_src comp="125" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="491" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_image_V | {10 }
 - Input state : 
	Port: conv2d_3x3_4chan_rev : in_image_V | {4 5 }
	Port: conv2d_3x3_4chan_rev : kernel_V | {4 5 }
	Port: conv2d_3x3_4chan_rev : bias_V | {8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		k_5 : 1
		StgValue_17 : 2
		tmp_s : 1
		tmp_cast : 1
		tmp_67 : 1
		p_shl2_cast : 2
		tmp_68 : 3
		tmp_69 : 1
		p_shl_cast : 2
		tmp_70 : 1
		p_shl1_cast : 2
		tmp_71 : 3
		tmp_81_cast : 4
		bias_V_addr : 2
	State 3
		tmp_46 : 1
		i_8 : 1
		StgValue_40 : 2
		tmp_47_cast : 1
	State 4
		tmp_48 : 1
		j_7 : 1
		StgValue_54 : 2
		tmp_49 : 1
		tmp_50_cast : 1
		next_mul : 1
		tmp_72 : 1
		tmp_83_cast : 2
		in_image_V_addr : 3
		tmp_73 : 2
		tmp_84_cast : 3
		kernel_V_addr : 4
		kernel_V_load : 5
		in_image_V_load : 4
		tmp_52 : 1
	State 5
	State 6
		p_Val2_9 : 1
	State 7
	State 8
		p_Val2_s : 1
		acc_V : 2
		tmp_74 : 1
		tmp_5 : 2
		p_shl3_cast : 3
		tmp_6 : 2
		p_shl4_cast : 3
		tmp_75 : 4
		tmp_76 : 5
	State 9
	State 10
		out_image_V_addr : 1
		p_Val2_2 : 1
		tmp_56 : 2
		StgValue_98 : 3
		tmp_57 : 1
		p_x_1 : 2
		p_s : 2
		x_1_be : 3
		y_1_be : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     k_5_fu_265     |    0    |    0    |    12   |
|          |    tmp_68_fu_292   |    0    |    0    |    15   |
|          |     i_8_fu_338     |    0    |    0    |    16   |
|          |     j_7_fu_354     |    0    |    0    |    13   |
|          |   next_mul_fu_370  |    0    |    0    |    18   |
|          |    tmp_72_fu_376   |    0    |    0    |    18   |
|    add   |    tmp_73_fu_386   |    0    |    0    |    15   |
|          |    acc_V_fu_425    |    0    |    0    |    55   |
|          |    tmp_74_fu_439   |    0    |    0    |    39   |
|          |    tmp_76_fu_474   |    0    |    0    |    11   |
|          |   p_Val2_2_fu_494  |    0    |    0    |    57   |
|          |     y_2_fu_511     |    0    |    0    |    39   |
|          |     x_2_fu_523     |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |   p_Val2_s_fu_411  |    0    |    0    |    48   |
|  select  |    p_x_1_fu_529    |    0    |    0    |    32   |
|          |     p_s_fu_538     |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_259     |    0    |    0    |    9    |
|          |    tmp_46_fu_332   |    0    |    0    |    13   |
|   icmp   |    tmp_48_fu_348   |    0    |    0    |    9    |
|          |    tmp_49_fu_360   |    0    |    0    |    9    |
|          |    tmp_52_fu_396   |    0    |    0    |    9    |
|          |    tmp_57_fu_517   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_71_fu_322   |    0    |    0    |    15   |
|          |    tmp_75_fu_468   |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    mul   |     grp_fu_551     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_271    |    0    |    0    |    0    |
|          |   tmp_cast_fu_276  |    0    |    0    |    0    |
|          | p_shl2_cast_fu_288 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_306 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_318 |    0    |    0    |    0    |
|   zext   | tmp_47_cast_fu_344 |    0    |    0    |    0    |
|          | tmp_50_cast_fu_366 |    0    |    0    |    0    |
|          | tmp_83_cast_fu_381 |    0    |    0    |    0    |
|          | tmp_84_cast_fu_391 |    0    |    0    |    0    |
|          | tmp_54_cast_fu_435 |    0    |    0    |    0    |
|          | tmp_89_cast_fu_480 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_67_fu_280   |    0    |    0    |    0    |
|          |    tmp_69_fu_298   |    0    |    0    |    0    |
|          |    tmp_70_fu_310   |    0    |    0    |    0    |
|bitconcatenate|    tmp_51_fu_418   |    0    |    0    |    0    |
|          | p_shl3_cast_fu_448 |    0    |    0    |    0    |
|          | p_shl4_cast_fu_460 |    0    |    0    |    0    |
|          |    tmp_55_fu_484   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_81_cast_fu_328 |    0    |    0    |    0    |
|   sext   |    OP1_V_fu_402    |    0    |    0    |    0    |
|          |    OP2_V_fu_405    |    0    |    0    |    0    |
|          | tmp_70_cast_fu_491 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_431    |    0    |    0    |    0    |
|   trunc  |    tmp_5_fu_444    |    0    |    0    |    0    |
|          |    tmp_6_fu_456    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_56_fu_500   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   552   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     OP1_V_reg_641     |   41   |
|     OP2_V_reg_646     |   41   |
|     acc_V_reg_656     |   48   |
|  bias_V_addr_reg_581  |    2   |
|      i_8_reg_589      |    9   |
|       i_reg_154       |    9   |
|in_image_V_addr_reg_617|   11   |
|in_image_V_load_reg_636|   25   |
|      j_7_reg_602      |    4   |
|       j_reg_189       |    4   |
|      k_5_reg_566      |    3   |
|       k_reg_143       |    3   |
| kernel_V_addr_reg_622 |    6   |
| kernel_V_load_reg_631 |   18   |
|    next_mul_reg_612   |   11   |
|   p_Val2_10_reg_557   |   48   |
|   p_Val2_13_reg_667   |   48   |
|    p_Val2_9_reg_651   |   41   |
|    phi_mul_reg_224    |   11   |
|  tmp_47_cast_reg_594  |   11   |
|     tmp_49_reg_607    |    1   |
|     tmp_52_reg_627    |    1   |
|     tmp_68_reg_571    |    7   |
|     tmp_76_reg_662    |   11   |
|  tmp_81_cast_reg_576  |   34   |
|     x_1_be_reg_235    |   32   |
|      x_1_reg_200      |   32   |
|       x_reg_165       |   32   |
|     y_1_be_reg_247    |   32   |
|      y_1_reg_212      |   32   |
|       y_reg_177       |   32   |
+-----------------------+--------+
|         Total         |   640  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_119 |  p0  |   2  |  11  |   22   ||    9    |
|     x_reg_165     |  p0  |   2  |  32  |   64   ||    9    |
|     y_reg_177     |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_551    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_551    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   248  ||  5.232  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   552  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   54   |
|  Register |    -   |    -   |   640  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   640  |   606  |
+-----------+--------+--------+--------+--------+
