#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 21 15:55:22 2019
# Process ID: 15056
# Current directory: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11824 D:\project\ethnet\kcu105_10gbaser_trd\hardware\vivado\runs\impl_run\10gbaser_trd.xpr
# Log file: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/vivado.log
# Journal file: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/project/ethnet/kcu105_10gbaser_trd/hardware/sources/ip_packaged/gen_mon'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1120.469 ; gain = 351.836
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1367.438 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A5F54F
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
current_hw_device [get_hw_devices xcku040_0]
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib' at location 'uuid_19C5D396EE6F5D3DA62A01CC6BB8ACF4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_0/axi_stream_interface/ila_interface' at location 'uuid_3EFA2405F87F5867B59FCB8A26FE8A30' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_1/ila_gen_mon_axis' at location 'uuid_52C374B45F6F58229404A51DD23FED50' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_0/ila_gen_mon_axis' at location 'uuid_578416B8AB495FC49BC01FB8519DED3E' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_1/axi_stream_interface/ila_interface' at location 'uuid_A5DB4FF39E1650ACA2DB5BC1A7820AB0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'ila_gen_mon' at location 'uuid_E0BA4A5497285BD2892DAB1E9EFE5236' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2577.836 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 6 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 2577.836 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
display_hw_ila_data: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2585.535 ; gain = 7.699
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"ila_gen_mon"}]]
display_hw_ila_data: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2585.535 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_6 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
Processed interface s_axis_tx_0_1_ila6_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila6_slot1
Processed interface s_axis_tx_1_1_ila6_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila6_slot3
display_hw_ila_data: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2585.535 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_6' trigger was armed at 2019-Nov-21 15:59:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_6' triggered at 2019-Nov-21 15:59:37
Processed interface s_axis_tx_0_1_ila6_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila6_slot1
Processed interface s_axis_tx_1_1_ila6_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila6_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_6.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2586.855 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-21 16:02:24
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-21 16:02:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2607.012 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-21 16:03:21
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-21 16:03:21
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2607.012 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 16:06:17 2019] Launched synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 16:06:17 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 16:06:33 2019] Launched synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 16:06:33 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
set_param general.maxthreads 32
32
launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 16:18:27 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A5F54F
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A5F54F
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib' at location 'uuid_19C5D396EE6F5D3DA62A01CC6BB8ACF4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_0/axi_stream_interface/ila_interface' at location 'uuid_3EFA2405F87F5867B59FCB8A26FE8A30' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_1/axi_stream_interface/ila_interface' at location 'uuid_A5DB4FF39E1650ACA2DB5BC1A7820AB0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2712.051 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
WARNING: Simulation object axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tuser was not found in the design.
display_hw_ila_data: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2712.051 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tdata was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tkeep was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tlast was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tuser was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tvalid was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tlast was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tready was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tuser was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tvalid was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/n_0_0 was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tdata was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tkeep was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tlast was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tready was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tuser was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tvalid was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tdata was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tkeep was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tlast was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tready was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tuser was not found in the design.
WARNING: Simulation object axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid was not found in the design.
Processing Interface s_axis_tx_0_1_ila3_slot0
Processing Interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processing Interface s_axis_tx_1_1_ila3_slot2
Processing Interface mac_phy_ch1_m_axis_rx_ila3_slot3
display_hw_ila_data: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2712.051 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-21 16:22:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-21 16:22:29
Processed interface s_axis_tx_0_1_ila3_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processed interface s_axis_tx_1_1_ila3_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila3_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-21 16:23:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-21 16:23:08
Processed interface s_axis_tx_0_1_ila3_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processed interface s_axis_tx_1_1_ila3_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila3_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-21 16:23:35
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-21 16:23:35
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2712.051 ; gain = 0.000
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_2} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_3} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_4} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_5} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_6} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_7} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_8} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_9} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_10} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_11} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_12} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_13} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_14} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_15} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata_16} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep_1} {axi_stream_gen_mon_1/axi_stream_interface/n_0_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/n_0_0} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid} }
add_wave: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2712.051 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2768.223 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
Processing Interface s_axis_tx_0_1_ila3_slot0
Processing Interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processing Interface s_axis_tx_1_1_ila3_slot2
Processing Interface mac_phy_ch1_m_axis_rx_ila3_slot3
refresh_hw_device: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 2768.223 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 16:37:37 2019] Launched synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 16:37:37 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
get_param general.maxthreads
32
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3639.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
delete_hw_probe: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3639.930 ; gain = 0.000
Processing Interface s_axis_tx_0_1_ila3_slot0
Processing Interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processing Interface s_axis_tx_1_1_ila3_slot2
Processing Interface mac_phy_ch1_m_axis_rx_ila3_slot3
refresh_hw_device: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 3639.930 ; gain = 0.000
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface/D} {axi_stream_gen_mon_0/axi_stream_interface/Q} {axi_stream_gen_mon_0/axi_stream_interface/Q_10} {axi_stream_gen_mon_0/axi_stream_interface/Q_11} {axi_stream_gen_mon_0/axi_stream_interface/Q_12} {axi_stream_gen_mon_0/axi_stream_interface/Q_13} {axi_stream_gen_mon_0/axi_stream_interface/Q_14} {axi_stream_gen_mon_0/axi_stream_interface/Q_15} {axi_stream_gen_mon_0/axi_stream_interface/Q_16} {axi_stream_gen_mon_0/axi_stream_interface/Q_1} {axi_stream_gen_mon_0/axi_stream_interface/Q_2} {axi_stream_gen_mon_0/axi_stream_interface/Q_3} {axi_stream_gen_mon_0/axi_stream_interface/Q_4} {axi_stream_gen_mon_0/axi_stream_interface/Q_5} {axi_stream_gen_mon_0/axi_stream_interface/Q_6} {axi_stream_gen_mon_0/axi_stream_interface/Q_7} {axi_stream_gen_mon_0/axi_stream_interface/Q_8} {axi_stream_gen_mon_0/axi_stream_interface/Q_9} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_1} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_10} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_11} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_12} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_13} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_14} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_15} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_16} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_17} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_18} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_19} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_2} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_20} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_21} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_22} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_23} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_24} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_25} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_26} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_27} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_28} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_29} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_3} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_30} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_31} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_32} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_33} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_34} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_35} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_36} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_37} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_38} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_39} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_4} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_40} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_41} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_42} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_43} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_44} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_45} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_46} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_47} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_48} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_49} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_5} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_50} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_51} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_52} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_53} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_54} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_55} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_56} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_57} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_58} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_59} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_6} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_60} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_61} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_62} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_63} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_64} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_65} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_66} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_67} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_68} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_69} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_7} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_70} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_71} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_72} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_73} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_74} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_75} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_8} {axi_stream_gen_mon_0/axi_stream_interface/bb_interface_fifo_rx_n_9} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_m_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_s_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bbstub_s_axis_tready_0} {axi_stream_gen_mon_0/axi_stream_interface/in0} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tdata} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tlast} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tuser} {axi_stream_gen_mon_0/axi_stream_interface/m_axis_rx_0_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/out} {axi_stream_gen_mon_0/axi_stream_interface/reg_rx_tready_reg} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_1} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_2} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_3} {axi_stream_gen_mon_0/axi_stream_interface/reg_tx_tvalid_reg_4} {axi_stream_gen_mon_0/axi_stream_interface/s_axis_tx_0_tready} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tvalid_g} }
add_wave: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3639.930 ; gain = 0.000
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/D} {axi_stream_gen_mon_1/axi_stream_interface/Q} {axi_stream_gen_mon_1/axi_stream_interface/Q_10} {axi_stream_gen_mon_1/axi_stream_interface/Q_11} {axi_stream_gen_mon_1/axi_stream_interface/Q_12} {axi_stream_gen_mon_1/axi_stream_interface/Q_13} {axi_stream_gen_mon_1/axi_stream_interface/Q_14} {axi_stream_gen_mon_1/axi_stream_interface/Q_15} {axi_stream_gen_mon_1/axi_stream_interface/Q_16} {axi_stream_gen_mon_1/axi_stream_interface/Q_1} {axi_stream_gen_mon_1/axi_stream_interface/Q_2} {axi_stream_gen_mon_1/axi_stream_interface/Q_3} {axi_stream_gen_mon_1/axi_stream_interface/Q_4} {axi_stream_gen_mon_1/axi_stream_interface/Q_5} {axi_stream_gen_mon_1/axi_stream_interface/Q_6} {axi_stream_gen_mon_1/axi_stream_interface/Q_7} {axi_stream_gen_mon_1/axi_stream_interface/Q_8} {axi_stream_gen_mon_1/axi_stream_interface/Q_9} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_1} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_10} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_11} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_12} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_13} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_14} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_15} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_16} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_17} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_18} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_19} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_2} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_20} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_21} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_22} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_23} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_24} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_25} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_26} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_27} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_28} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_29} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_3} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_30} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_31} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_32} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_33} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_34} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_35} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_36} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_37} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_38} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_39} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_4} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_40} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_41} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_42} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_43} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_44} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_45} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_46} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_47} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_48} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_49} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_5} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_50} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_51} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_52} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_53} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_54} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_55} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_56} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_57} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_58} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_59} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_6} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_60} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_61} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_62} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_63} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_64} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_65} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_66} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_67} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_68} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_69} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_7} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_70} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_71} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_72} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_73} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_74} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_75} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_8} {axi_stream_gen_mon_1/axi_stream_interface/bb_interface_fifo_rx_n_9} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_m_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_s_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bbstub_s_axis_tready_0} {axi_stream_gen_mon_1/axi_stream_interface/in0} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tdata} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tlast} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tuser} {axi_stream_gen_mon_1/axi_stream_interface/m_axis_rx_1_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/out} {axi_stream_gen_mon_1/axi_stream_interface/reg_rx_tready_reg} {axi_stream_gen_mon_1/axi_stream_interface/reg_tx_tvalid_reg} {axi_stream_gen_mon_1/axi_stream_interface/reg_tx_tvalid_reg_1} {axi_stream_gen_mon_1/axi_stream_interface/s_axis_tx_1_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid_g} }
add_wave: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3639.930 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 16:55:13 2019] Launched synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 16:55:13 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210308A5F54F
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A5F54F
CRITICAL WARNING: [Xicom 50-38] xicom: The current version of Vivado does not support this detected version of the MIG core. 2015.2 is the last version supporting it.
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib' at location 'uuid_19C5D396EE6F5D3DA62A01CC6BB8ACF4' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_0/axi_stream_interface/ila_interface' at location 'uuid_3EFA2405F87F5867B59FCB8A26FE8A30' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'axi_stream_gen_mon_1/axi_stream_interface/ila_interface' at location 'uuid_A5DB4FF39E1650ACA2DB5BC1A7820AB0' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3639.930 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3639.930 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
display_hw_ila_data: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3639.930 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
display_hw_ila_data: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3639.930 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
Processed interface s_axis_tx_0_1_ila3_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processed interface s_axis_tx_1_1_ila3_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila3_slot3
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-21 17:17:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-21 17:17:59
Processed interface s_axis_tx_0_1_ila3_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processed interface s_axis_tx_1_1_ila3_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila3_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3639.930 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-21 17:23:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-21 17:23:44
Processed interface s_axis_tx_0_1_ila3_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila3_slot1
Processed interface s_axis_tx_1_1_ila3_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila3_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
set_param generl.maxthreads 32
ERROR: [Common 17-153] Param 'generl.maxthreads' does not exist
set_param general.maxthreads 32
32
launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 17:31:26 2019] Launched synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 17:31:27 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 5637.895 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 5 ILA core(s).
delete_hw_probe: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 5637.895 ; gain = 0.000
refresh_hw_device: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 5637.895 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_4 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/ila_gen_mon_axis"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_5 -of_objects [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
WARNING: Simulation object tb_tg_config_ch0 was not found in the design.
WARNING: Simulation object tb_tg_config_ch1 was not found in the design.
WARNING: Simulation object xphy_status_ch0 was not found in the design.
WARNING: Simulation object xphy_status_ch1 was not found in the design.
WARNING: Simulation object s_axis_tx_0_tdata was not found in the design.
WARNING: Simulation object m_axis_rx_0_tdata was not found in the design.
WARNING: Simulation object reset_sys was not found in the design.
WARNING: Simulation object rx_statistics_valid_ch0 was not found in the design.
WARNING: Simulation object rx_statistics_vector_ch0 was not found in the design.
WARNING: Simulation object tx_statistics_valid_ch0 was not found in the design.
WARNING: Simulation object tx_statistics_vector_ch0 was not found in the design.
WARNING: Simulation object rx_statistics_valid_ch1 was not found in the design.
WARNING: Simulation object rx_statistics_vector_ch1 was not found in the design.
WARNING: Simulation object tx_statistics_valid_ch1 was not found in the design.
WARNING: Simulation object tx_statistics_vector_ch1 was not found in the design.
WARNING: Simulation object s_axis_tx_1_tdata was not found in the design.
WARNING: Simulation object m_axis_rx_1_tdata was not found in the design.
Processing Interface s_axis_tx_0_1_ila5_slot0
Processing Interface mac_phy_ch0_m_axis_rx_ila5_slot1
Processing Interface s_axis_tx_1_1_ila5_slot2
Processing Interface mac_phy_ch1_m_axis_rx_ila5_slot3
display_hw_ila_data: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 5639.121 ; gain = 1.172
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_0/axi_stream_interface/tx_axis_tvalid} }
add_wave: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5639.121 ; gain = 0.000
add_wave -into {hw_ila_data_2.wcfg} -radix hex { {axi_stream_gen_mon_0/axi_stream_interface_n_75} {axi_stream_gen_mon_0/rx_axis_tdata} {axi_stream_gen_mon_0/rx_axis_tkeep} {axi_stream_gen_mon_0/rx_axis_tlast} {axi_stream_gen_mon_0/rx_axis_tready_lb} {axi_stream_gen_mon_0/rx_axis_tuser} {axi_stream_gen_mon_0/rx_axis_tvalid} {axi_stream_gen_mon_0/tx_axis_tdata} {axi_stream_gen_mon_0/tx_axis_tdata_g} {axi_stream_gen_mon_0/tx_axis_tdata_lb} {axi_stream_gen_mon_0/tx_axis_tkeep} {axi_stream_gen_mon_0/tx_axis_tkeep_g} {axi_stream_gen_mon_0/tx_axis_tkeep_lb} {axi_stream_gen_mon_0/tx_axis_tlast} {axi_stream_gen_mon_0/tx_axis_tlast_g} {axi_stream_gen_mon_0/tx_axis_tlast_lb} {axi_stream_gen_mon_0/tx_axis_tready} {axi_stream_gen_mon_0/tx_axis_tready_1} {axi_stream_gen_mon_0/tx_axis_tuser} {axi_stream_gen_mon_0/tx_axis_tuser_g} {axi_stream_gen_mon_0/tx_axis_tuser_lb} {axi_stream_gen_mon_0/tx_axis_tvalid} {axi_stream_gen_mon_0/tx_axis_tvalid_g} {axi_stream_gen_mon_0/tx_axis_tvalid_lb} }
add_wave: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 5639.121 ; gain = 0.000
add_wave -into {hw_ila_data_3.wcfg} -radix hex { {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/bb_tx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/rx_axis_tvalid} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tdata} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tkeep} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tlast} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tready} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tuser} {axi_stream_gen_mon_1/axi_stream_interface/tx_axis_tvalid} }
add_wave: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5639.121 ; gain = 0.000
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_5' trigger was armed at 2019-Nov-21 17:46:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"mac_phy_wrapper_i/mac_phy_i/system_ila_mac_phy2/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_5' triggered at 2019-Nov-21 17:46:56
Processed interface s_axis_tx_0_1_ila5_slot0
Processed interface mac_phy_ch0_m_axis_rx_ila5_slot1
Processed interface s_axis_tx_1_1_ila5_slot2
Processed interface mac_phy_ch1_m_axis_rx_ila5_slot3
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_5.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 5640.824 ; gain = 1.703
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2019-Nov-21 17:49:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_0/axi_stream_interface/ila_interface"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2019-Nov-21 17:49:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 5640.824 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_ips ila_gen_mon_axis]
generate_target all [get_files  D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_gen_mon_axis'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_gen_mon_axis'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_gen_mon_axis'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_gen_mon_axis'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_gen_mon_axis'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5709.547 ; gain = 22.598
catch { config_ip_cache -export [get_ips -all ila_gen_mon_axis] }
export_ip_user_files -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci] -no_script -sync -force -quiet
reset_run ila_gen_mon_axis_synth_1
launch_runs -jobs 36 ila_gen_mon_axis_synth_1
[Thu Nov 21 17:51:21 2019] Launched ila_gen_mon_axis_synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/ila_gen_mon_axis_synth_1/runme.log
export_simulation -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_gen_mon_axis/ila_gen_mon_axis.xci] -directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files -ipstatic_source_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/modelsim} {questa=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/questa} {riviera=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/riviera} {activehdl=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.C_DATA_DEPTH {1024}] [get_ips ila_interface]
generate_target all [get_files  D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_interface'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_interface'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_interface'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_interface'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_interface'...
catch { config_ip_cache -export [get_ips -all ila_interface] }
export_ip_user_files -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci] -no_script -sync -force -quiet
reset_run ila_interface_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/ila_interface_synth_1

launch_runs -jobs 36 ila_interface_synth_1
[Thu Nov 21 17:52:00 2019] Launched ila_interface_synth_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/ila_interface_synth_1/runme.log
export_simulation -of_objects [get_files D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/sources_1/ip/ila_interface/ila_interface.xci] -directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/sim_scripts -ip_user_files_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files -ipstatic_source_dir D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/modelsim} {questa=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/questa} {riviera=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/riviera} {activehdl=D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 36
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.srcs/axis_data_fifo_0.xci' is already up-to-date
[Thu Nov 21 17:52:46 2019] Launched ila_gen_mon_axis_synth_1, ila_interface_synth_1, synth_1...
Run output will be captured here:
ila_gen_mon_axis_synth_1: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/ila_gen_mon_axis_synth_1/runme.log
ila_interface_synth_1: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/ila_interface_synth_1/runme.log
synth_1: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/synth_1/runme.log
[Thu Nov 21 17:52:46 2019] Launched impl_1...
Run output will be captured here: D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/runme.log
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2019-Nov-21 17:55:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xcku040_0] -filter {CELL_NAME=~"axi_stream_gen_mon_1/axi_stream_interface/ila_interface"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2019-Nov-21 17:55:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5717.578 ; gain = 0.000
set_property PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property FULL_PROBES.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.ltx} [get_hw_devices xcku040_0]
set_property PROGRAM.FILE {D:/project/ethnet/kcu105_10gbaser_trd/hardware/vivado/runs/impl_run/10gbaser_trd.runs/impl_1/kcu105_10gbaser_top.bit} [get_hw_devices xcku040_0]
program_hw_devices [get_hw_devices xcku040_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5717.578 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xcku040_0] 0]
INFO: [Labtools 27-2302] Device xcku040 (JTAG device index = 0) is programmed with a design that has 5 ILA core(s).
delete_hw_probe: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5717.578 ; gain = 0.000
