[{"DBLP title": "Trusted Hardware: Can It Be Trustworthy?", "DBLP authors": ["Cynthia E. Irvine", "Karl N. Levitt"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278482", "OA papers": [{"PaperId": "https://openalex.org/W2121603762", "PaperTitle": "Trusted hardware", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Naval Postgraduate School": 1.0, "National Science Foundation": 1.0}, "Authors": ["Cynthia E. Irvine", "Karl Levitt"]}]}, {"DBLP title": "Trusted Design in FPGAs.", "DBLP authors": ["Steven Trimberger"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278483", "OA papers": [{"PaperId": "https://openalex.org/W2134267152", "PaperTitle": "Trusted design in FPGAs", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Xilinx (United States)": 1.0}, "Authors": ["Steve Trimberger"]}]}, {"DBLP title": "Physical Unclonable Functions for Device Authentication and Secret Key Generation.", "DBLP authors": ["G. Edward Suh", "Srinivas Devadas"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278484", "OA papers": [{"PaperId": "https://openalex.org/W2116374153", "PaperTitle": "Physical unclonable functions for device authentication and secret key generation", "Year": 2007, "CitationCount": 1069, "EstimatedCitation": 1069, "Affiliations": {"Cornell University": 1.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["G. Edward Suh", "Srinivas Devadas"]}]}, {"DBLP title": "Side-Channel Attack Pitfalls.", "DBLP authors": ["Kris Tiri"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278485", "OA papers": [{"PaperId": "https://openalex.org/W2162805750", "PaperTitle": "Side-channel attack pitfalls", "Year": 2007, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Intel (United Kingdom)": 1.0}, "Authors": ["Kris Tiri"]}]}, {"DBLP title": "System-Level Design Flow Based on a Functional Reference for HW and SW.", "DBLP authors": ["Walter H. Tibboel", "V\u00edctor Reyes", "Martin Klompstra", "Dennis Alders"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278488", "OA papers": [{"PaperId": "https://openalex.org/W2140755459", "PaperTitle": "System-level design flow based on a functional reference for HW and SW", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"NXP (Netherlands)": 4.0}, "Authors": ["Walter H. Tibboel", "Victor Reyes", "M.B. Klompstra", "Dennis Alders"]}]}, {"DBLP title": "Model-driven Validation of SystemC Designs.", "DBLP authors": ["Hiren D. Patel", "Sandeep K. Shukla"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278489", "OA papers": [{"PaperId": "https://openalex.org/W2165082676", "PaperTitle": "Model-driven validation of SystemC designs", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Hiren D. Patel", "Sandeep K. Shukla"]}]}, {"DBLP title": "Language Extensions to SystemC: Process Control Constructs.", "DBLP authors": ["Bishnupriya Bhattacharya", "John Rose", "Stuart Swan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278490", "OA papers": [{"PaperId": "https://openalex.org/W2140195933", "PaperTitle": "Language extensions to SystemC", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cadence Design Systems (United States)": 3.0}, "Authors": ["Bishnupriya Bhattacharya", "John M. Rose", "Stuart Swan"]}]}, {"DBLP title": "Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264.", "DBLP authors": ["Kai Huang", "Sang-Il Han", "Katalin Popovici", "Lisane B. de Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-Ik Chae", "Luigi Carro", "Ahmed Amine Jerraya"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278491", "OA papers": [{"PaperId": "https://openalex.org/W2114435074", "PaperTitle": "Simulink-based MPSoC design flow", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Zhejiang University": 3.0, "Seoul National University": 1.5, "Informatica (South Korea)": 0.5, "Institute de Informatica, France": 2.0, "Federal University of Rio Grande do Sul": 2.0, "CEA LETI": 1.0}, "Authors": ["Kai Huang", "Sangil Han", "Katalin Popovici", "Lisane Brisolara", "Xavier Guerin", "Lei Li", "Xiaolang Yan", "Soo-lk Chae", "Luigi Carro", "Ahmed Amine Jerraya"]}]}, {"DBLP title": "Design of Rotary Clock Based Circuits.", "DBLP authors": ["Zhengtao Yu", "Xun Liu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278493", "OA papers": [{"PaperId": "https://openalex.org/W2144402314", "PaperTitle": "Design of rotary clock based circuits", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Zhengtao Yu", "Xun Liu"]}]}, {"DBLP title": "Escape Routing For Dense Pin Clusters In Integrated Circuits.", "DBLP authors": ["Muhammet Mustafa Ozdal"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278494", "OA papers": [{"PaperId": "https://openalex.org/W2116159333", "PaperTitle": "Escape routing for dense pin clusters in integrated circuits", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Muhammet Mustafa Ozdal"]}]}, {"DBLP title": "TROY: Track Router with Yield-driven Wire Planning.", "DBLP authors": ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278495", "OA papers": [{"PaperId": "https://openalex.org/W2142350374", "PaperTitle": "TROY", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"The University of Texas at Austin": 2.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Minsik Cho", "Hua Xiang", "Ruchir Puri", "David Z. Pan"]}]}, {"DBLP title": "IPR: An Integrated Placement and Routing Algorithm.", "DBLP authors": ["Min Pan", "Chris C. N. Chu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278496", "OA papers": [{"PaperId": "https://openalex.org/W2097452558", "PaperTitle": "IPR", "Year": 2007, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"Cadence Design Systems (United States)": 2.0}, "Authors": ["Min-Hsiung Pan", "Chris Chu"]}]}, {"DBLP title": "An Effective Guidance Strategy for Abstraction-Guided Simulation.", "DBLP authors": ["Flavio M. de Paula", "Alan J. Hu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278498", "OA papers": [{"PaperId": "https://openalex.org/W2143208164", "PaperTitle": "An effective guidance strategy for abstraction-guided simulation", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["F.M. De Paula", "Aiguo Patrick Hu"]}]}, {"DBLP title": "Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation.", "DBLP authors": ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Tiwari", "Raj S. Mitra", "Sunil H. Matange"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278499", "OA papers": [{"PaperId": "https://openalex.org/W2172003873", "PaperTitle": "Leveraging semi-formal and sequential equivalence techniques for multimedia SOC performance validation", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (India)": 5.0}, "Authors": ["Lovleen Bhatia", "Jayesh Gaur", "Praveen Chandra Tiwari", "R.S. Mitra", "Sunil H. Matange"]}]}, {"DBLP title": "Synthesizing SVA Local Variables for Formal Verification.", "DBLP authors": ["Jiang Long", "Andrew Seawright"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278500", "OA papers": [{"PaperId": "https://openalex.org/W2150220499", "PaperTitle": "Synthesizing SVA local variables for formal verification", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Jiang Long", "Andrew Seawright"]}]}, {"DBLP title": "Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.", "DBLP authors": ["De-Shiuan Chiou", "Da-Cheng Juan", "Yu-Ting Chen", "Shih-Chieh Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278502", "OA papers": [{"PaperId": "https://openalex.org/W2139515940", "PaperTitle": "Fine-grained sleep transistor sizing algorithm for leakage power minimization", "Year": 2007, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["De-Shiuan Chiou", "Da-Cheng Juan", "Yuting Chen", "Shih-Chieh Chang"]}]}, {"DBLP title": "Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.", "DBLP authors": ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278503", "OA papers": [{"PaperId": "https://openalex.org/W2099433793", "PaperTitle": "Width-dependent statistical leakage modeling for random dopant induced threshold voltage shift", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 3.0}, "Authors": ["Jie Gu", "Sachin S. Sapatnekar", "Chris H. Kim"]}]}, {"DBLP title": "Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation.", "DBLP authors": ["Khaled R. Heloue", "Navid Azizi", "Farid N. Najm"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278504", "OA papers": [{"PaperId": "https://openalex.org/W2148575734", "PaperTitle": "Modeling and estimation of full-chip leakage current considering within-die correlation", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Khaled R. Heloue", "Navid Azizi", "Fadi J. Najm"]}]}, {"DBLP title": "Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage.", "DBLP authors": ["Tao Li", "Zhiping Yu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278505", "OA papers": [{"PaperId": "https://openalex.org/W2126079204", "PaperTitle": "Statistical analysis of full-chip leakage power considering junction tunneling leakage", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Tao Li", "Zhiping Yu"]}]}, {"DBLP title": "Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits.", "DBLP authors": ["Jun Seomun", "Jaehyun Kim", "Youngsoo Shin"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278506", "OA papers": [{"PaperId": "https://openalex.org/W2131533117", "PaperTitle": "Skewed flip-flop transformation for minimizing leakage in sequential circuits", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jun Seomun", "Jae-Hyun Kim", "Youngsoo Shin"]}]}, {"DBLP title": "Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip.", "DBLP authors": ["\u00dcmit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278509", "OA papers": [{"PaperId": "https://openalex.org/W2135933214", "PaperTitle": "Voltage-frequency island partitioning for GALS-based networks-on-chip", "Year": 2007, "CitationCount": 108, "EstimatedCitation": 108, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Umit Y. Ogras", "Radu Marculescu", "Puru Choudhary", "Diana Marculescu"]}]}, {"DBLP title": "Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT.", "DBLP authors": ["Th\u00e9odore Marescaux", "Henk Corporaal"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278510", "OA papers": [{"PaperId": "https://openalex.org/W2084781012", "PaperTitle": "Introducing the SuperGT network-on-chip", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Imec": 1.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Th\u00e9odore Marescaux", "Henk Corporaal"]}]}, {"DBLP title": "Layered Switching for Networks on Chip.", "DBLP authors": ["Zhonghai Lu", "Ming Liu", "Axel Jantsch"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278511", "OA papers": [{"PaperId": "https://openalex.org/W2126701595", "PaperTitle": "Layered switching for networks on chip", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Royal Institute of Technology": 3.0}, "Authors": ["Zhonghai Lu", "Ming Li", "Axel Jantsch"]}]}, {"DBLP title": "Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.", "DBLP authors": ["Lap-Fai Leung", "Chi-Ying Tsui"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278512", "OA papers": [{"PaperId": "https://openalex.org/W2139156814", "PaperTitle": "Energy-aware synthesis of networks-on-chip implemented with voltage islands", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Lap-Fai Leung", "Chi-Ying Tsui"]}]}, {"DBLP title": "The Case for Low-Power Photonic Networks on Chip.", "DBLP authors": ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278513", "OA papers": [{"PaperId": "https://openalex.org/W2100568203", "PaperTitle": "The case for low-power photonic networks on chip", "Year": 2007, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Assaf Shacham", "Keren Bergman", "Luca P. Carloni"]}]}, {"DBLP title": "Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations.", "DBLP authors": ["Shweta Srivastava", "Jaijeet S. Roychowdhury"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278515", "OA papers": [{"PaperId": "https://openalex.org/W2102630853", "PaperTitle": "Interdependent latch setup/hold time characterization via Euler-Newton curve tracing on state-transition equations", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["Shweta Srivastava", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels.", "DBLP authors": ["Zhichun Wang", "Xiaolue Lai", "Jaijeet S. Roychowdhury"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278516", "OA papers": [{"PaperId": "https://openalex.org/W2112436573", "PaperTitle": "PV-PPV", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Minnesota System": 3.0}, "Authors": ["Zhichun Wang", "Xiaolue Lai", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.", "DBLP authors": ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278517", "OA papers": [{"PaperId": "https://openalex.org/W2143719514", "PaperTitle": "Accurate waveform modeling using singular value decomposition with applications to timing analysis", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 5.0}, "Authors": ["Anand Ramalingam", "Ashish Kumar Singh", "Sani R. Nassif", "Michael Orshansky", "David Z. Pan"]}]}, {"DBLP title": "Simulating Improbable Events.", "DBLP authors": ["Suwen Yang", "Mark R. Greenstreet"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278518", "OA papers": [{"PaperId": "https://openalex.org/W2102749815", "PaperTitle": "Simulating improbable events", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Suwen Yang", "Mark R. Greenstreet"]}]}, {"DBLP title": "SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits.", "DBLP authors": ["Boyuan Yan", "Sheldon X.-D. Tan", "Pu Liu", "Bruce McGaughy"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278519", "OA papers": [{"PaperId": "https://openalex.org/W2120589713", "PaperTitle": "SBPOR", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Boyuan YarV", "Shao Min Tan", "Pu Liu", "Bruce W. McGaughy"]}]}, {"DBLP title": "On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise.", "DBLP authors": ["Min Zhao", "Rajendran Panda", "Ben Reschke", "Yuhong Fu", "Trudi Mewett", "Sri Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278521", "OA papers": [{"PaperId": "https://openalex.org/W2123570627", "PaperTitle": "On-chip decoupling capacitance and P/G wire co-optimization for dynamic noise", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Freescale Semicond., Inc., Austin, TX": 7.0, "Australia Semiconductor Technology Compnay Pty Ltd, South Australia": 1.0}, "Authors": ["Min Zhao", "Rajendran Panda", "Ben Reschke", "YuHong Fu", "Trudi Mewett", "Sri Nivas Chandrasekaran", "Savithri Sundareswaran", "Shu Yan"]}]}, {"DBLP title": "Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.", "DBLP authors": ["Behnam Amelifard", "Massoud Pedram"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278522", "OA papers": [{"PaperId": "https://openalex.org/W2152960661", "PaperTitle": "Optimal selection of voltage regulator modules in a power delivery network", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Behnam Amelifard", "Massoud Pedram"]}]}, {"DBLP title": "Top-k Aggressors Sets in Delay Noise Analysis.", "DBLP authors": ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278523", "OA papers": [{"PaperId": "https://openalex.org/W2142305419", "PaperTitle": "Top-k aggressors sets in delay noise analysis", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0, "CLK Design Automation, Littleton, MA": 1.0}, "Authors": ["Ravikishore Gandikota", "Kaviraj Chopra", "David Blaauw", "Dennis Sylvester", "M. Becer"]}]}, {"DBLP title": "A New Twisted Differential Line Structure in Global Bus Design.", "DBLP authors": ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278524", "OA papers": [{"PaperId": "https://openalex.org/W2169345501", "PaperTitle": "A new twisted differential line structure in global bus design", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Zhanyuan Jiang", "Shiyan Hu", "Weiping Shi"]}]}, {"DBLP title": "Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew.", "DBLP authors": ["Abinash Roy", "Noha H. Mahmoud", "Masud H. Chowdhury"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278525", "OA papers": [{"PaperId": "https://openalex.org/W2152211921", "PaperTitle": "Effects of coupling capacitance and inductance on delay uncertainty and clock skew", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Illinois at Chicago": 3.0}, "Authors": ["A. Roy", "Noha Mahmoud", "Masud H. Chowdhury"]}]}, {"DBLP title": "Formal Techniques for SystemC Verification; Position Paper.", "DBLP authors": ["Moshe Y. Vardi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278527", "OA papers": [{"PaperId": "https://openalex.org/W2048677734", "PaperTitle": "Formal techniques for SystemC verification", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Rice University": 1.0}, "Authors": ["Moshe Y. Vardi"]}]}, {"DBLP title": "Design for Verification in System-level Models and RTL.", "DBLP authors": ["Anmol Mathur", "Venkat Krishnaswamy"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278528", "OA papers": [{"PaperId": "https://openalex.org/W2126705550", "PaperTitle": "Design for verification in system-level models and RTL", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Calypto Design Systems, Inc": 2.0}, "Authors": ["Anmol Mathur", "Venkat Raghavan Krishnaswamy"]}]}, {"DBLP title": "Verification Methodologies in a TLM-to-RTL Design Flow.", "DBLP authors": ["Atsushi Kasuya", "Tesh Tesfaye"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278529", "OA papers": [{"PaperId": "https://openalex.org/W2021625097", "PaperTitle": "Verification methodologies in a TLM-to-RTL design flow", "Year": 2007, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"SA Technologies (United States)": 2.0}, "Authors": ["Atsushi Kasuya", "Tesh Tesfaye"]}]}, {"DBLP title": "Memory Modeling in ESL-RTL Equivalence Checking.", "DBLP authors": ["Alfred K\u00f6lbl", "Jerry R. Burch", "Carl Pixley"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278530", "OA papers": [{"PaperId": "https://openalex.org/W2170821802", "PaperTitle": "Memory modeling in ESL-RTL equivalence checking", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Synopsys (Switzerland)": 3.0}, "Authors": ["Alfred Koelbl", "Jerry R. Burch", "Carl Pixley"]}]}, {"DBLP title": "Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design.", "DBLP authors": ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278533", "OA papers": [{"PaperId": "https://openalex.org/W2099294040", "PaperTitle": "Endurance enhancement of flash-memory storage systems", "Year": 2007, "CitationCount": 141, "EstimatedCitation": 141, "Affiliations": {"National Taiwan University": 2.0, "National Chiayi University": 1.0}, "Authors": ["Yuan-Hao Chang", "Jen-Wei Hsieh", "Tei-Wei Kuo"]}]}, {"DBLP title": "A System For Coarse Grained Memory Protection In Tiny Embedded Processors.", "DBLP authors": ["Ram Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani B. Srivastava"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278534", "OA papers": [{"PaperId": "https://openalex.org/W2120746231", "PaperTitle": "A system for coarse grained memory protection in tiny embedded processors", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Univ. of California at Los Angeles, Los Angeles, CA": 5.0}, "Authors": ["Ram L. Kumar", "Akhilesh Singhania", "Andrew Castner", "Eddie Kohler", "Mani Srivastava"]}]}, {"DBLP title": "Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors.", "DBLP authors": ["Hakduran Koc", "Mahmut T. Kandemir", "Ehat Ercanli", "Ozcan Ozturk"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278535", "OA papers": [{"PaperId": "https://openalex.org/W2114214456", "PaperTitle": "Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Syracuse University": 2.0, "Pennsylvania State University": 2.0}, "Authors": ["Hakduran Koc", "Mahmut Kandemir", "Ehat Ercanli", "Ozcan Ozturk"]}]}, {"DBLP title": "A Memory-Conscious Code Parallelization Scheme.", "DBLP authors": ["Liping Xue", "Ozcan Ozturk", "Mahmut T. Kandemir"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278536", "OA papers": [{"PaperId": "https://openalex.org/W2150323338", "PaperTitle": "A memory-conscious code parallelization scheme", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Delaware": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["Liping Xue", "Ozcan Ozturk", "Mahmut Kandemir"]}]}, {"DBLP title": "A Self-Tuning Configurable Cache.", "DBLP authors": ["Ann Gordon-Ross", "Frank Vahid"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278537", "OA papers": [{"PaperId": "https://openalex.org/W2141103990", "PaperTitle": "A self-tuning configurable cache", "Year": 2007, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Ann Gordon-Ross", "Frank Vahid"]}]}, {"DBLP title": "Comparative Analysis of Conventional and Statistical Design Techniques.", "DBLP authors": ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith A. Bowman", "James W. Tschanz", "Vivek De"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278539", "OA papers": [{"PaperId": "https://openalex.org/W2109173886", "PaperTitle": "Comparative analysis of conventional and statistical design techniques", "Year": 2007, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Steven M. Burns", "Mahesh Ketkar", "Noel Menezes", "Keith J. Bowman", "James W. Tschanz", "Vivek De"]}]}, {"DBLP title": "Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction.", "DBLP authors": ["Zhuo Feng", "Peng Li", "Yaping Zhan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278540", "OA papers": [{"PaperId": "https://openalex.org/W2147742057", "PaperTitle": "Fast second-order statistical static timing analysis using parameter dimension reduction", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Texas A&M University": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Zhuo Feng", "Peng Li", "Yaping Zhan"]}]}, {"DBLP title": "Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.", "DBLP authors": ["Lerong Cheng", "Jinjun Xiong", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278541", "OA papers": [{"PaperId": "https://openalex.org/W2104785869", "PaperTitle": "Non-linear statistical static timing analysis for non-Gaussian variation sources", "Year": 2007, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of California, Los Angeles": 1.0, "IBM (United States)": 1.0, "University of California Los Angeles, CA,": 1.0}, "Authors": ["Lerong Cheng", "Jinjun Xiong", "Lei He"]}]}, {"DBLP title": "Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting.", "DBLP authors": ["Amith Singhee", "Rob A. Rutenbar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278542", "OA papers": [{"PaperId": "https://openalex.org/W2137626494", "PaperTitle": "Beyond low-order statistical response surfaces", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Amith Singhee", "Rob A. Rutenbar"]}]}, {"DBLP title": "Period Optimization for Hard Real-time Distributed Automotive Systems.", "DBLP authors": ["Abhijit Davare", "Qi Zhu", "Marco Di Natale", "Claudio Pinello", "Sri Kanajan", "Alberto L. Sangiovanni-Vincentelli"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278553", "OA papers": [{"PaperId": "https://openalex.org/W2137435720", "PaperTitle": "Period optimization for hard real-time distributed automotive systems", "Year": 2007, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"University of California, Berkeley": 3.0, "General Motors (Poland)": 2.0, "Cadence Design Systems (United States)": 0.5, "Lawrence Berkeley National Laboratory": 0.5}, "Authors": ["Abhijit Davare", "Qi Zhu", "M. Di Natale", "C. Pinello", "Sri Kanajan", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "Performance Analysis of FlexRay-based ECU Networks.", "DBLP authors": ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Samarjit Chakraborty", "Prahladavaradan Sampath", "P. Vignesh V. Ganesan", "S. Ramesh"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278554", "OA papers": [{"PaperId": "https://openalex.org/W2159675308", "PaperTitle": "Performance analysis of FlexRay-based ECU networks", "Year": 2007, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"National University of Singapore": 3.0, "General Motors (India)": 3.0}, "Authors": ["Andrei Hagiescu", "Unmesh D. Bordoloi", "Sudip Chakraborty", "P. Sampath", "Poo Balan Ganesan", "K. P. Ramesh"]}]}, {"DBLP title": "Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application.", "DBLP authors": ["Juan R. Pimentel", "Jason Paskvan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278555", "OA papers": [{"PaperId": "https://openalex.org/W2143541701", "PaperTitle": "Experimental jitter analysis in a FlexCAN based drive-by-wire automotive application", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Kettering University": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Juan Pimentel", "Jason Paskvan"]}]}, {"DBLP title": "Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking.", "DBLP authors": ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278556", "OA papers": [{"PaperId": "https://openalex.org/W2119237467", "PaperTitle": "Optimization of static task and bus access schedules for time-triggered distributed embedded systems with model-checking", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Zonghua Gu", "Xiuqiang He", "Mingxuan Yuan"]}]}, {"DBLP title": "NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture.", "DBLP authors": ["Wei Zhang", "Li Shang", "Niraj K. Jha"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278558", "OA papers": [{"PaperId": "https://openalex.org/W2117675956", "PaperTitle": "NanoMap", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Princeton University": 2.0, "Queens University": 0.5, "Queen's University": 0.5}, "Authors": ["Wei Zhang", "Li Shang", "Niraj K. Jha"]}]}, {"DBLP title": "Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications.", "DBLP authors": ["Hamed F. Dadgour", "Kaustav Banerjee"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278559", "OA papers": [{"PaperId": "https://openalex.org/W2110475419", "PaperTitle": "Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Hamed F. Dadgour", "Kaustav Banerjee"]}]}, {"DBLP title": "Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors.", "DBLP authors": ["Changyun Zhu", "Zhenyu (Peter) Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278560", "OA papers": [{"PaperId": "https://openalex.org/W2098189603", "PaperTitle": "Towards an ultra-low-power architecture using single-electron tunneling transistors", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Northwestern Univ., Evanston, IL#TAB#": 2.0}, "Authors": ["Changyun Zhu", "Zhenyu Gu", "Li Shang", "Robert P. Dick", "Robert G. Knobel"]}]}, {"DBLP title": "GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278562", "OA papers": [{"PaperId": "https://openalex.org/W2123040618", "PaperTitle": "GlitchMap", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Lei Cheng", "Deming Chen", "Martin C.S. Wong"]}]}, {"DBLP title": "Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits.", "DBLP authors": ["Tomasz S. Czajkowski", "Stephen Dean Brown"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278563", "OA papers": [{"PaperId": "https://openalex.org/W2128264388", "PaperTitle": "Using negative edge triggered ffs to reduce glitching power in FPGA circuits", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Tomasz Czajkowski", "Stephen J. Brown"]}]}, {"DBLP title": "Single-Event-Upset (SEU) Awareness in FPGA Routing.", "DBLP authors": ["Shahin Golshan", "Elaheh Bozorgzadeh"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278564", "OA papers": [{"PaperId": "https://openalex.org/W2131044255", "PaperTitle": "Single-event-upset (SEU) awareness in FPGA routing", "Year": 2007, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Shahin Golshan", "Elaheh Bozorgzadeh"]}]}, {"DBLP title": "Enhancing FPGA Performance for Arithmetic Circuits.", "DBLP authors": ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278565", "OA papers": [{"PaperId": "https://openalex.org/W2091205352", "PaperTitle": "Enhancing FPGA performance for arithmetic circuits", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.5, "University of Tehran": 0.5}, "Authors": ["Philip Brisk", "Ajay Verma", "Paolo Ienne", "Hadi Parandeh-Afshar"]}]}, {"DBLP title": "Fast Min-Cost Buffer Insertion under Process Variations.", "DBLP authors": ["Ruiming Chen", "Hai Zhou"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278567", "OA papers": [{"PaperId": "https://openalex.org/W2014144678", "PaperTitle": "Fast min-cost buffer insertion under process variations", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Northwestern University": 2.0}, "Authors": ["Ruiming Chen", "Hai Zhou"]}]}, {"DBLP title": "Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.", "DBLP authors": ["Brian Taylor", "Larry T. Pileggi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278568", "OA papers": [{"PaperId": "https://openalex.org/W2138876803", "PaperTitle": "Exact combinatorial optimization methods for physical design of regular logic bricks", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Brian D. Taylor", "Larry Pileggi"]}]}, {"DBLP title": "Concurrent Wire Spreading, Widening, and Filling.", "DBLP authors": ["Olivier Rizzo", "Hanno Melzner"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278569", "OA papers": [{"PaperId": "https://openalex.org/W2139968172", "PaperTitle": "Concurrent wire spreading, widening, and filling", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"[Infineon Technologies France, Sophia-Antipolis, France]": 1.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Olivier Rizzo", "Hanno Melzner"]}]}, {"DBLP title": "Modeling Litho-Constrained Design Layout.", "DBLP authors": ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278570", "OA papers": [{"PaperId": "https://openalex.org/W2120732539", "PaperTitle": "Modeling litho-constrained design layout", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Min-Chun Tsai", "Daniel Zhang", "Zongwu Tang"]}]}, {"DBLP title": "Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement.", "DBLP authors": ["Kunhyuk Kang", "Keejong Kim", "Ahmad E. Islam", "Muhammad Ashraful Alam", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278572", "OA papers": [{"PaperId": "https://openalex.org/W2147987109", "PaperTitle": "Characterization and estimation of circuit reliability degradation under NBTI using on-line I<sub>DDQ</sub>measurement", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Kunhyuk Kang", "Kee-Jong Kim", "Ahmad E. Islam", "Muhammad A. Alam", "Kaushik Roy"]}]}, {"DBLP title": "The Impact of NBTI on the Performance of Combinational and Sequential Circuits.", "DBLP authors": ["Wenping Wang", "Shengqi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma B. K. Vrudhula", "Frank Liu", "Yu Cao"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278573", "OA papers": [{"PaperId": "https://openalex.org/W2103792078", "PaperTitle": "The impact of NBTI on the performance of combinational and sequential circuits", "Year": 2007, "CitationCount": 146, "EstimatedCitation": 146, "Affiliations": {"Arizona State University": 5.0, "Peking University": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Wenping Wang", "Sheng-Qi Yang", "Sarvesh Bhardwaj", "Rakesh Vattikonda", "Sarma Vrudhula", "Frank Liu", "Yu Cao"]}]}, {"DBLP title": "NBTI-Aware Synthesis of Digital Circuits.", "DBLP authors": ["Sanjay V. Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278574", "OA papers": [{"PaperId": "https://openalex.org/W2164178706", "PaperTitle": "NBTI-aware synthesis of digital circuits", "Year": 2007, "CitationCount": 113, "EstimatedCitation": 113, "Affiliations": {"University of Minnesota System": 3.0}, "Authors": ["Sanjay Kumar", "Chris H. Kim", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Modeling Safe Operating Area in Hardware Description Languages.", "DBLP authors": ["Leonid B. Goldgeisser", "Ernst Christen", "Zhichao Deng"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278577", "OA papers": [{"PaperId": "https://openalex.org/W2107606561", "PaperTitle": "Modeling safe operating area in hardware description languages", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["L.B. Goldgeisser", "Ernst Christen", "Zhichao Deng"]}]}, {"DBLP title": "Design-Silicon Timing Correlation A Data Mining Perspective.", "DBLP authors": ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278580", "OA papers": [{"PaperId": "https://openalex.org/W2120719803", "PaperTitle": "Design-silicon timing correlation", "Year": 2007, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, Santa Barbara": 2.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Li-C. Wang", "Pouria Bastani", "Magdy S. Abadir"]}]}, {"DBLP title": "Silicon Speedpath Measurement and Feedback into EDA flows.", "DBLP authors": ["Kip Killpack", "Chandramouli V. Kashyap", "Eli Chiprout"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278581", "OA papers": [{"PaperId": "https://openalex.org/W2167480374", "PaperTitle": "Silicon speedpath measurement and feedback into EDA flows", "Year": 2007, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Kip Killpack", "Chandramouli Kashyap", "Eli Chiprout"]}]}, {"DBLP title": "Characterizing Process Variation in Nanometer CMOS.", "DBLP authors": ["Kanak Agarwal", "Sani R. Nassif"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278582", "OA papers": [{"PaperId": "https://openalex.org/W2129267471", "PaperTitle": "Characterizing process variation in nanometer CMOS", "Year": 2007, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"IBM Corp, Austin, TX": 2.0}, "Authors": ["Kanak B. Agarwal", "Sani R. Nassif"]}]}, {"DBLP title": "On-Chip Measurements Complementary to Design Flow for Integrity in SoCs.", "DBLP authors": ["Makoto Nagata"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278583", "OA papers": [{"PaperId": "https://openalex.org/W1978343054", "PaperTitle": "On-chip measurements complementary to design flow for integrity in SoCs", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Kobe University": 1.0}, "Authors": ["Makoto Nagata"]}]}, {"DBLP title": "Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits.", "DBLP authors": ["Ajay K. Verma", "Philip Brisk", "Paolo Ienne"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278585", "OA papers": [{"PaperId": "https://openalex.org/W2151101009", "PaperTitle": "Progressive decomposition", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"School of Computer and Communication Sciences, Lausanne, Switzerland": 3.0}, "Authors": ["Ajay Verma", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System.", "DBLP authors": ["Rebecca L. Collins", "Luca P. Carloni"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278586", "OA papers": [{"PaperId": "https://openalex.org/W2129458345", "PaperTitle": "Topology-based optimization of maximal sustainable throughput in a latency-insensitive system", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Columbia University": 2.0}, "Authors": ["Rebecca L. Collins", "Luca P. Carloni"]}]}, {"DBLP title": "Synchronous Elastic Circuits with Early Evaluation and Token Counterflow.", "DBLP authors": ["Jordi Cortadella", "Michael Kishinevsky"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278587", "OA papers": [{"PaperId": "https://openalex.org/W2009461940", "PaperTitle": "Synchronous elastic circuits with early evaluation and token counterflow", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {}, "Authors": ["Jordi Cortadella", "Michael Kishinevsky"]}]}, {"DBLP title": "Optimization of Area in Digital FIR Filters using Gate-Level Metrics.", "DBLP authors": ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278588", "OA papers": [{"PaperId": "https://openalex.org/W2134126310", "PaperTitle": "Optimization of area in digital FIR filters using gate-level metrics", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {}, "Authors": ["Levent Aksov", "Eduardo Caldas Costa", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency.", "DBLP authors": ["Igor Vytyaz", "David C. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278590", "OA papers": [{"PaperId": "https://openalex.org/W2121261238", "PaperTitle": "Parameter finding methods for oscillators with a specified oscillation frequency", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oregon State University": 3.0, "Berkeley Design Automation, Santa Clara, CA": 3.0}, "Authors": ["I. Vytyaz", "David J. Lee", "Suihua Lu", "Amit Mehrotra", "Un-Ku Moon", "Kartikeya Mayaram"]}]}, {"DBLP title": "Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.", "DBLP authors": ["Henry H. Y. Chan", "Zeljko Zilic"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278591", "OA papers": [{"PaperId": "https://openalex.org/W2163880998", "PaperTitle": "Modeling simultaneous switching noise-induced jitter for system-on-chip phase-locked loops", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"McGill University": 2.0}, "Authors": ["Henry Lik-Yuen Chan", "Zeljko Zilic"]}]}, {"DBLP title": "Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278592", "OA papers": [{"PaperId": "https://openalex.org/W2124179087", "PaperTitle": "Accelerating harmonic balance simulation using efficient parallelizable hierarchical preconditioning", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Wei Dong", "Peng Li"]}]}, {"DBLP title": "Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch.", "DBLP authors": ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278593", "OA papers": [{"PaperId": "https://openalex.org/W2161672754", "PaperTitle": "Fast, non-Monte-Carlo estimation of transient performance variation due to device mismatch", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Rambus (United States)": 2.5, "Stanford University": 0.5}, "Authors": ["Jaeha Kim", "Kevin C. Jones", "Mark Horowitz"]}]}, {"DBLP title": "MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.", "DBLP authors": ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278598", "OA papers": [{"PaperId": "https://openalex.org/W2114796612", "PaperTitle": "MP-trees", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Tung-Chieh Chen", "Ping-Hung Yuh", "Yao-Wen Chang", "Fwu-Juh Huang", "Denny Liu"]}]}, {"DBLP title": "RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.", "DBLP authors": ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul Villarrubia", "Haoxing Ren", "Chris C. N. Chu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278599", "OA papers": [{"PaperId": "https://openalex.org/W2088553275", "PaperTitle": "RQL", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Iowa State University": 2.0, "IBM Corp, Austin, TX": 4.0}, "Authors": ["Natarajan Viswanathan", "Gi-Joon Nam", "Charles J. Alpert", "Paul G. Villarrubia", "Haoxing Ren", "Chris Chu"]}]}, {"DBLP title": "Improving Voltage Assignment by Outlier Detection and Incremental Placement.", "DBLP authors": ["Huaizhi Wu", "Martin D. F. Wong"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278600", "OA papers": [{"PaperId": "https://openalex.org/W2146554181", "PaperTitle": "Improving voltage assignment by outlier detection and incremental placement", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Atoptech Inc., San Diego": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Huai-Zhi Wu", "Martin C.S. Wong"]}]}, {"DBLP title": "Analog Placement Based on Novel Symmetry-Island Formulation.", "DBLP authors": ["Mark Po-Hung Lin", "Shyh-Chang Lin"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278601", "OA papers": [{"PaperId": "https://openalex.org/W2117754533", "PaperTitle": "Analog placement based on novel symmetry-island formulation", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"National Taiwan University, Taipei, Taiwan and Springsoft, Inc., Hsinchu, Taiwan#TAB#": 1.0, "Springsoft, Inc., Hsinchu, Taiwan": 1.0}, "Authors": ["Po-Hung Lin", "Shyh-Chang Lin"]}]}, {"DBLP title": "Modeling the Function Cache for Worst-Case Execution Time Analysis.", "DBLP authors": ["Raimund Kirner", "Martin Schoeberl"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278603", "OA papers": [{"PaperId": "https://openalex.org/W2102681500", "PaperTitle": "Modeling the function cache for worst-case execution time analysis", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Technische Universitaet Wien, Austria": 2.0}, "Authors": ["Raimund Kirner", "Martin Schoeberl"]}]}, {"DBLP title": "An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.", "DBLP authors": ["Chung-Fu Kao", "Ing-Jer Huang", "Chi-Hung Lin"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278604", "OA papers": [{"PaperId": "https://openalex.org/W2147036755", "PaperTitle": "An embedded multi-resolution AMBA trace analyzer for microprocessor-based SoC integration", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["C.M. Kao", "Ing-Jer Huang", "Chi Hung Lin"]}]}, {"DBLP title": "Hardware Support for Secure Processing in Embedded Systems.", "DBLP authors": ["Shufu Mao", "Tilman Wolf"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278605", "OA papers": [{"PaperId": "https://openalex.org/W2139090828", "PaperTitle": "Hardware support for secure processing in embedded systems", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Shufu Mao", "Tilman Wolf"]}]}, {"DBLP title": "RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks.", "DBLP authors": ["Jude Angelo Ambrose", "Roshan G. Ragel", "Sri Parameswaran"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278606", "OA papers": [{"PaperId": "https://openalex.org/W2136347482", "PaperTitle": "RIJID", "Year": 2007, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"UNSW Sydney": 3.0}, "Authors": ["Jude Angelo Ambrose", "Roshan Ragel", "Sri Parameswaran"]}]}, {"DBLP title": "Compact State Machines for High Performance Pattern Matching.", "DBLP authors": ["Piti Piyachon", "Yan Luo"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278607", "OA papers": [{"PaperId": "https://openalex.org/W2019229329", "PaperTitle": "Compact state machines for high performance pattern matching", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Lowell": 2.0}, "Authors": ["Piti Piyachon", "Yan Luo"]}]}, {"DBLP title": "Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations.", "DBLP authors": ["Qunzeng Liu", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278609", "OA papers": [{"PaperId": "https://openalex.org/W2123465516", "PaperTitle": "Confidence scalable post-silicon statistical delay prediction under process variations", "Year": 2007, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Minnesota System": 2.0}, "Authors": ["Qunzeng Liu", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Statistical Framework for Technology-Model-Product Co-Design and Convergence.", "DBLP authors": ["Choongyeun Cho", "Daeik D. Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278610", "OA papers": [{"PaperId": "https://openalex.org/W2128178703", "PaperTitle": "Statistical framework for technology-model-product co-design and convergence", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM (United States)": 3.0, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Choongyeun Cho", "Daeik Kim", "Jonghae Kim", "Jean-Olivier Plouchart", "Robert Trzcinski"]}]}, {"DBLP title": "Extraction of Statistical Timing Profiles Using Test Data.", "DBLP authors": ["Ying-Yen Chen", "Jing-Jia Liou"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278611", "OA papers": [{"PaperId": "https://openalex.org/W2153594093", "PaperTitle": "Extraction of statistical timing profiles using test data", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Ying-Yen Chen", "Jing-Jia Liou"]}]}, {"DBLP title": "An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.", "DBLP authors": ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278612", "OA papers": [{"PaperId": "https://openalex.org/W2172033327", "PaperTitle": "An analysis of timing violations due to spatially distributed thermal effects in global wires", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Oracle (United States)": 1.0, "Michigan State University": 1.0}, "Authors": ["Krishnan Sundaresan", "Nihar R. Mahapatra"]}]}, {"DBLP title": "Scan Test Planning for Power Reduction.", "DBLP authors": ["Michael E. Imhof", "Christian G. Zoellin", "Hans-Joachim Wunderlich", "Nicolas M\u00e4ding", "Jens Leenstra"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278614", "OA papers": [{"PaperId": "https://openalex.org/W2149681958", "PaperTitle": "Scan test planning for power reduction", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Universitaet Stuttgart, Stuttgart, Germany": 3.0, "IBM Deutschland Entwicklung Schoenaicherstr., Boeblingen, Germany": 2.0}, "Authors": ["Michael A. Imhof", "Christian Zoellin", "Hans-Joachim Wunderlich", "Nicolas Maeding", "Jens Leenstra"]}]}, {"DBLP title": "Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.", "DBLP authors": ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278615", "OA papers": [{"PaperId": "https://openalex.org/W2132565185", "PaperTitle": "Critical-path-awareX-filling for effective IR-drop reduction in at-speed scan testing", "Year": 2007, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Kyushu Institute of Technology": 4.0, "Hibikino R&D Center, Kitakyushu, Japan": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Xiaoqing Wen", "Kohei Miyase", "Tatsuya Suzuki", "Seiji Kajihara", "Yuji Ohsumi", "Kewal K. Saluja"]}]}, {"DBLP title": "Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design.", "DBLP authors": ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278616", "OA papers": [{"PaperId": "https://openalex.org/W2170506040", "PaperTitle": "Transition delay fault test pattern generation considering supply voltage noise in a SOC design", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Connecticut": 2.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"]}]}, {"DBLP title": "New Test Data Decompressor for Low Power Applications.", "DBLP authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278617", "OA papers": [{"PaperId": "https://openalex.org/W2169854732", "PaperTitle": "New test data decompressor for low power applications", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Mentor Technologies": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Grzegorz Mrugalski", "Janusz Rajski", "Dariusz Czysz", "Jerzy Tyszer"]}]}, {"DBLP title": "Automotive Software Integration.", "DBLP authors": ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278619", "OA papers": [{"PaperId": "https://openalex.org/W2118431976", "PaperTitle": "Automotive software integration", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0, "Symtavision (Germany)": 1.0}, "Authors": ["Razvan Racu", "Arne Hamann", "Rolf Ernst", "Kai Richter"]}]}, {"DBLP title": "Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions.", "DBLP authors": ["Marco Di Natale"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278620", "OA papers": [{"PaperId": "https://openalex.org/W2126238876", "PaperTitle": "Virtual platforms and timing analysis", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"General Motors (United States)": 1.0}, "Authors": ["M. Di Natale"]}]}, {"DBLP title": "Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems.", "DBLP authors": ["Antal Rajnak", "Ajay Kumar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278621", "OA papers": [{"PaperId": "https://openalex.org/W2085529457", "PaperTitle": "Computer-aided architecture design &amp; optimized implementation of distributed automotive EE systems", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Graphics, Vienna, Austria#TAB#": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Antal Rajnak", "Ashok Kumar"]}]}, {"DBLP title": "Interconnects in the Third Dimension: Design Challenges for 3D ICs.", "DBLP authors": ["Kerry Bernstein", "Paul S. Andry", "Jerome Cann", "Philip G. Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "Steven J. Koester", "John Magerlein", "Ruchir Puri", "Albert M. Young"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278623", "OA papers": [{"PaperId": "https://openalex.org/W2152472834", "PaperTitle": "Interconnects in the third dimension", "Year": 2007, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 10.0, "IBM (United States)": 1.0}, "Authors": ["Kerry Bernstein", "Paul S. Andry", "Jerome L. Cann", "Phil Emma", "David Greenberg", "Wilfried Haensch", "Mike Ignatowski", "S.J. Koester", "John H. Magerlein", "Ruchir Puri", "Albert Young"]}]}, {"DBLP title": "Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects.", "DBLP authors": ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278624", "OA papers": [{"PaperId": "https://openalex.org/W2170926125", "PaperTitle": "Performance modeling and optimization for single- and multi-wall carbon nanotube interconnects", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Azad Naeemi", "Reza Sarvari", "James D. Meindl"]}]}, {"DBLP title": "CAD Implications of New Interconnect Technologies.", "DBLP authors": ["Louis Scheffer"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278626", "OA papers": [{"PaperId": "https://openalex.org/W2136708534", "PaperTitle": "CAD implications of new interconnect technologies", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Cadence Design Systems (United States)": 1.0}, "Authors": ["Louis K. Scheffer"]}]}, {"DBLP title": "Alembic: An Efficient Algorithm for CNF Preprocessing.", "DBLP authors": ["HyoJung Han", "Fabio Somenzi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278628", "OA papers": [{"PaperId": "https://openalex.org/W2141245565", "PaperTitle": "Alembic", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"UNIVERSITY OF COLORADO AT BOULDER": 2.0}, "Authors": ["Hyojung Han", "Fabio Somenzi"]}]}, {"DBLP title": "EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure.", "DBLP authors": ["Shujun Deng", "Jinian Bian", "Weimin Wu", "Xiaoqing Yang", "Yanni Zhao"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278629", "OA papers": [{"PaperId": "https://openalex.org/W2113616717", "PaperTitle": "EHSAT", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Shujun Deng", "Jinian Bian", "Wei-Min Wu", "Xiao-Qing Yang", "Yanni Zhao"]}]}, {"DBLP title": "On-The-Fly Resolve Trace Minimization.", "DBLP authors": ["Ohad Shacham", "Karen Yorav"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278630", "OA papers": [{"PaperId": "https://openalex.org/W2124349615", "PaperTitle": "On-the-fly resolve trace minimization", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM Research - Haifa": 2.0}, "Authors": ["Ohad Shacham", "Karen Yorav"]}]}, {"DBLP title": "On Resolution Proofs for Combinational Equivalence.", "DBLP authors": ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278631", "OA papers": [{"PaperId": "https://openalex.org/W2097136089", "PaperTitle": "On resolution proofs for combinational equivalence", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Berkeley": 3.0, "Cadence Design Systems (United States)": 0.5, "Lawrence Berkeley National Laboratory": 0.5}, "Authors": ["Satrajit Chatterjee", "Alan Mishchenko", "Robert K. Brayton", "Andreas Kuehlmann"]}]}, {"DBLP title": "An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.", "DBLP authors": ["Jia-Wei Fang", "Chin-Hsiung Hsu", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278633", "OA papers": [{"PaperId": "https://openalex.org/W2120532032", "PaperTitle": "An integer linear programming based routing algorithm for flip-chip design", "Year": 2007, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Jia-Wei Fang", "Chiun Hsu", "Yao-Wen Chang"]}]}, {"DBLP title": "Computationally Efficient Power Integrity Simulation for System-on-Package Applications.", "DBLP authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278634", "OA papers": [{"PaperId": "https://openalex.org/W2143124110", "PaperTitle": "Computationally efficient power integrity simulation for system-on-package applications", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Georgia Institute of Technology": 3.0, "Panasonic (Japan)": 2.0}, "Authors": ["Krishna Bharath", "Ege Engin", "Madhavan Swaminathan", "Kazuhide Uriu", "Toru Yamada"]}]}, {"DBLP title": "Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design.", "DBLP authors": ["Hao Yu", "Chunta Chu", "Lei He"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278635", "OA papers": [{"PaperId": "https://openalex.org/W2000533296", "PaperTitle": "Off-chip decoupling capacitor allocation for chip package co-design", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Berkeley-DA Inc., Santa Clara, CA": 1.0, "UCLA Health": 2.0}, "Authors": ["Hao Yu", "Chunta Chu", "Lei He"]}]}, {"DBLP title": "Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.", "DBLP authors": ["Kiran Puttaswamy", "Gabriel H. Loh"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278636", "OA papers": [{"PaperId": "https://openalex.org/W2106240397", "PaperTitle": "Scalability of 3D-integrated arithmetic units in high-performance microprocessors", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Kiran Puttaswamyt", "Gabriel H. Loh"]}]}, {"DBLP title": "Placement of 3D ICs with Thermal and Interlayer Via Considerations.", "DBLP authors": ["Brent Goplen", "Sachin S. Sapatnekar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278637", "OA papers": [{"PaperId": "https://openalex.org/W2129664231", "PaperTitle": "Placement of 3D ICs with thermal and interlayer via considerations", "Year": 2007, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"IBM, Essex Junction#TAB#": 1.0, "University of Minnesota": 1.0}, "Authors": ["Brent Goplen", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "Synthesizing Stochasticity in Biochemical Systems.", "DBLP authors": ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278643", "OA papers": [{"PaperId": "https://openalex.org/W2143075476", "PaperTitle": "Synthesizing stochasticity in biochemical systems", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Brian Fett", "Jehoshua Bruck", "Marc D. Riedel"]}]}, {"DBLP title": "Instruction Splitting for Efficient Code Compression.", "DBLP authors": ["Talal Bonny", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278645", "OA papers": [{"PaperId": "https://openalex.org/W2012509783", "PaperTitle": "Instruction splitting for efficient code compression", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Karlsruhe University of Education": 2.0}, "Authors": ["Talal Bonny", "Jorg Henkel"]}]}, {"DBLP title": "An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model.", "DBLP authors": ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278646", "OA papers": [{"PaperId": "https://openalex.org/W2137197158", "PaperTitle": "An embedded coherent-multithreading multimedia processor and its programming model", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Cheng University": 5.0}, "Authors": ["Jui-Chin Chu", "Wei-Chun Ku", "Shu-Hsuan Chou", "Tien-Fu Chen", "Jiun-In Guo"]}]}, {"DBLP title": "Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs.", "DBLP authors": ["Maarten Wiggers", "Marco Bekooij", "Gerard J. M. Smit"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278647", "OA papers": [{"PaperId": "https://openalex.org/W2149281234", "PaperTitle": "Efficient computation of buffer capacities for cyclo-static dataflow graphs", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"University of Twente": 2.0, "NXP (Netherlands)": 1.0}, "Authors": ["Maarten H. Wiggers", "Marco J. G. Bekooij", "Gerard J.M. Smit"]}]}, {"DBLP title": "Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.", "DBLP authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhiyuan Li"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278648", "OA papers": [{"PaperId": "https://openalex.org/W2119733170", "PaperTitle": "Energy-aware scheduling for real-time multiprocessor systems with uncertain task execution time", "Year": 2007, "CitationCount": 89, "EstimatedCitation": 89, "Affiliations": {}, "Authors": ["Changjiu Xian", "Yung-Hsiang Lu", "Zhi-Yuan Li"]}]}, {"DBLP title": "A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip.", "DBLP authors": ["Praveen Bhojwani", "Rabi N. Mahapatra"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278650", "OA papers": [{"PaperId": "https://openalex.org/W2140048897", "PaperTitle": "A robust protocol for concurrent on-line test (COLT) of NoC-based systems-on-a-chip", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Praveen S. Bhojwani", "Rabi N. Mahapatra"]}]}, {"DBLP title": "SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects.", "DBLP authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278651", "OA papers": [{"PaperId": "https://openalex.org/W2101071988", "PaperTitle": "SOC test architecture optimization for signal integrity faults on core-external interconnects", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Chinese University of Hong Kong": 2.0, "Duke University": 1.0}, "Authors": ["Qiang Xu", "Yubin Zhang", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "A DFT Method for Time Expansion Model at Register Transfer Level.", "DBLP authors": ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278652", "OA papers": [{"PaperId": "https://openalex.org/W2107152169", "PaperTitle": "A DFT method for time expansion model at register transfer level", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Hiroyuki Iwata", "Tomokazu Yoneda", "Hideo Fujiwara"]}]}, {"DBLP title": "Test Generation in the Presence of Timing Exceptions and Constraints.", "DBLP authors": ["Dhiraj Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278653", "OA papers": [{"PaperId": "https://openalex.org/W2143817030", "PaperTitle": "Test generation in the presence of timing exceptions and constraints", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Technologies": 4.0}, "Authors": ["Dhiraj Kumar Goswami", "Kun-Han Tsai", "Mark Kassab", "Janusz Rajski"]}]}, {"DBLP title": "Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design.", "DBLP authors": ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David T. Blaauw"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278655", "OA papers": [{"PaperId": "https://openalex.org/W2099115487", "PaperTitle": "Analysis and optimization of sleep modes in subthreshold circuit design", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Mingoo Seok", "Scott Hanson", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Nanometer Device Scaling in Subthreshold Circuits.", "DBLP authors": ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David T. Blaauw"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278656", "OA papers": [{"PaperId": "https://openalex.org/W2129439881", "PaperTitle": "Nanometer device scaling in subthreshold circuits", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Scott Hanson", "Mingoo Seok", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Efficient Modeling Techniques for Dynamic Voltage Drop Analysis.", "DBLP authors": ["Hedi Harizi", "Robert HauBler", "Markus Olbrich", "Erich Barke"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278657", "OA papers": [{"PaperId": "https://openalex.org/W2144272826", "PaperTitle": "Efficient modeling techniques for dynamic voltage drop analysis", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Qimonda AG Munich": 1.0, "Infineon Technologies (Germany)": 1.0, "[University of Hannover Hannover, Hanover, Germany]": 2.0}, "Authors": ["Hedi Harizi", "R. Haussler", "Markus Olbrich", "Erich Barke"]}]}, {"DBLP title": "On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method.", "DBLP authors": ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278658", "OA papers": [{"PaperId": "https://openalex.org/W1972445333", "PaperTitle": "On estimating impact of loading effect on leakage current in sub-65nm scaled CMOS circuits based on Newton-Raphson method", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Ashesh Rastogi", "Wei Chen", "Sandip Kundu"]}]}, {"DBLP title": "Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory.", "DBLP authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278659", "OA papers": [{"PaperId": "https://openalex.org/W2131434285", "PaperTitle": "Energy-aware data compression for multi-level cell (MLC) flash memory", "Year": 2007, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Yongsoo Joo", "Youngjin Cho", "Donghwa Shin", "Naehyuck Chang"]}]}, {"DBLP title": "Shared Resource Access Attributes for High-Level Contention Models.", "DBLP authors": ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278661", "OA papers": [{"PaperId": "https://openalex.org/W2168834504", "PaperTitle": "Shared resource access attributes for high-level contention models", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Carnegie Mellon University": 2.0, "Virginia Tech": 1.0}, "Authors": ["Alex Bobrek", "JoAnn M. Paul", "Donald E. Thomas"]}]}, {"DBLP title": "A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices.", "DBLP authors": ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart D. Theelen", "Yajun Ha"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278662", "OA papers": [{"PaperId": "https://openalex.org/W2163684754", "PaperTitle": "A probabilistic approach to model resource contention for performance estimation of multi-featured media devices", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Eindhoven University of Technology": 3.5, "National University of Singapore": 1.5}, "Authors": ["Akash Kumar", "Bart Mesman", "Henk Corporaal", "Bart Theelen", "Yajun Ha"]}]}, {"DBLP title": "Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling.", "DBLP authors": ["Peter Hallschmid", "Resve A. Saleh"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278663", "OA papers": [{"PaperId": "https://openalex.org/W2171356936", "PaperTitle": "Automatic cache tuning for energy-efficiency using local regression modeling", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Peter Hallschmid", "Resve A. Saleh"]}]}, {"DBLP title": "Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution.", "DBLP authors": ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278664", "OA papers": [{"PaperId": "https://openalex.org/W2075410628", "PaperTitle": "Reducing data-memory footprint of multimedia applications by delay redistribution", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National University of Singapore": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Balaji Raman", "Samarjit Chakraborty", "Wei Tsang Ooi", "Santanu Dutta"]}]}, {"DBLP title": "Thousand Core ChipsA Technology Perspective.", "DBLP authors": ["Shekhar Borkar"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278667", "OA papers": [{"PaperId": "https://openalex.org/W2035720033", "PaperTitle": "Thousand core chips", "Year": 2007, "CitationCount": 731, "EstimatedCitation": 731, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Shekhar Borkar"]}]}, {"DBLP title": "The KILL Rule for Multicore.", "DBLP authors": ["Anant Agarwal", "Markus Levy"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278668", "OA papers": [{"PaperId": "https://openalex.org/W2117876628", "PaperTitle": "The kill rule for multicore", "Year": 2007, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"[MIT and Tilera Corporation]": 1.0, "IIT@MIT": 1.0}, "Authors": ["Anant K. Agarwal", "Markus Levy"]}]}, {"DBLP title": "Implicitly Parallel Programming Models for Thousand-Core Microprocessors.", "DBLP authors": ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie C. Tsao", "Nacho Navarro", "Steven S. Lumetta", "Matthew I. Frank", "Sanjay J. Patel"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278669", "OA papers": [{"PaperId": "https://openalex.org/W2102102439", "PaperTitle": "Implicitly parallel programming models for thousand-core microprocessors", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"University of Illinois Urbana-Champaign": 12.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0}, "Authors": ["Wen-mei W. Hwu", "Shane Ryoo", "Sain-Zee Ueng", "John H. Kelm", "Isaac Gelado", "Sam S. Stone", "Robert E. Kidd", "Sara S. Baghsorkhi", "Aqeel Mahesri", "Stephanie Tsao", "Nacho Navarro", "Steve Lumetta", "Matthew Gavin Frank", "Sanjay R. Patel"]}]}, {"DBLP title": "Multi-Core Design Automation Challenges.", "DBLP authors": ["John A. Darringer"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278670", "OA papers": [{"PaperId": "https://openalex.org/W2087979049", "PaperTitle": "Multi-core design automation challenges", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["John A. Darringer"]}]}, {"DBLP title": "Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture.", "DBLP authors": ["Kyoung-Hwan Lim", "YongHwan Kim", "Taewhan Kim"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278672", "OA papers": [{"PaperId": "https://openalex.org/W2115138121", "PaperTitle": "Interconnect and communication synthesis for distributed register-file microarchitecture", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {", Seoul National University, , , , Korea": 3.0}, "Authors": ["Kyoung-Hwan Lim", "Yonghwan Kim", "Taewhan Kim"]}]}, {"DBLP title": "Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures.", "DBLP authors": ["Sudarshan Banerjee", "Elaheh Bozorgzadeh", "Nikil D. Dutt", "Juanjo Noguera"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278673", "OA papers": [{"PaperId": "https://openalex.org/W2152469326", "PaperTitle": "Selective bandwidth and resource management in scheduling for dynamically reconfigurable architectures", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Irvine": 3.0, "Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["S. Banerjee", "Elaheh Bozorgzadeh", "Juanjo Noguera", "Nikil Dutt"]}]}, {"DBLP title": "Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs.", "DBLP authors": ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278674", "OA papers": [{"PaperId": "https://openalex.org/W2157504696", "PaperTitle": "Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs", "Year": 2007, "CitationCount": 104, "EstimatedCitation": 104, "Affiliations": {"Eindhoven University of Technology": 4.0}, "Authors": ["Sander Stuijk", "Twan Basten", "Marc Geilen", "Henk Corporaal"]}]}, {"DBLP title": "Global Critical Path: A Tool for System-Level Timing Analysis.", "DBLP authors": ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278675", "OA papers": [{"PaperId": "https://openalex.org/W2166879531", "PaperTitle": "Global critical path", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Carnegie Mellon University": 2.0, "Microsoft (United States)": 2.0}, "Authors": ["Girish Venkataramani", "Mihai Budiu", "Tiberiu Chelcea", "Seth Copen Goldstein"]}]}, {"DBLP title": "Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.", "DBLP authors": ["Pramod Chandraiah", "Rainer D\u00f6mer"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278676", "OA papers": [{"PaperId": "https://openalex.org/W2141061355", "PaperTitle": "Designer-controlled generation of parallel and flexible heterogeneous MPSoC specification", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Pramod Chandraiah", "Rainer Doemer"]}]}, {"DBLP title": "RISPP: Rotating Instruction Set Processing Platform.", "DBLP authors": ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "J\u00f6rg Henkel"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278678", "OA papers": [{"PaperId": "https://openalex.org/W2014977632", "PaperTitle": "RISPP", "Year": 2007, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Karlsruhe University of Education": 4.0}, "Authors": ["Lars Bauer", "Muhammad Shafique", "Simon Kramer", "Jorg Henkel"]}]}, {"DBLP title": "ASIP Instruction Encoding for Energy and Area Reduction.", "DBLP authors": ["Paul Morgan", "Richard Taylor"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278679", "OA papers": [{"PaperId": "https://openalex.org/W2115618201", "PaperTitle": "ASIP instruction encoding for energy and area reduction", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Critical Blue, San Jose, CA": 2.0}, "Authors": ["Paul S. Morgan", "Richard J. K. Taylor"]}]}, {"DBLP title": "Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures.", "DBLP authors": ["Christopher Ostler", "Karam S. Chatha"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278680", "OA papers": [{"PaperId": "https://openalex.org/W2029424238", "PaperTitle": "Approximation algorithm for data mapping on block multi-threaded network processor architectures", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Chris Ostler", "Karam S. Chatha"]}]}, {"DBLP title": "Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.", "DBLP authors": ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278681", "OA papers": [{"PaperId": "https://openalex.org/W2129728001", "PaperTitle": "Program mapping onto network processors by recursive bipartitioning and refining", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Riverside": 3.0, "University of Pittsburgh": 1.0}, "Authors": ["Jia Yu", "Jingnan Yao", "Laxmi N. Bhuyan", "Jun Yang"]}]}, {"DBLP title": "Design Methodology for Pipelined Heterogeneous Multiprocessor System.", "DBLP authors": ["Seng Lin Shee", "Sri Parameswaran"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278682", "OA papers": [{"PaperId": "https://openalex.org/W2162097970", "PaperTitle": "Design methodology for pipelined heterogeneous multiprocessor system", "Year": 2007, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"UNSW Sydney": 2.0}, "Authors": ["Seng Lin Shee", "Sri Parameswaran"]}]}, {"DBLP title": "A General Framework for Spatial Correlation Modeling in VLSI Design.", "DBLP authors": ["Frank Liu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278684", "OA papers": [{"PaperId": "https://openalex.org/W2170908768", "PaperTitle": "A general framework for spatial correlation modeling in VLSI design", "Year": 2007, "CitationCount": 55, "EstimatedCitation": 55, "Affiliations": {"IBM Research - Austin": 1.0}, "Authors": ["Frank Liu"]}]}, {"DBLP title": "Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.", "DBLP authors": ["Ritu Singhal", "Asha Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278685", "OA papers": [{"PaperId": "https://openalex.org/W1971619329", "PaperTitle": "Modeling and analysis of non-rectangular gate for post-lithography circuit simulation", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Arizona State University": 4.0, "IBM Research - Austin": 2.0}, "Authors": ["Ritu Singhal", "A. Balijepalli", "Anupama R. Subramaniam", "Frank Liu", "Sani R. Nassif", "Yu Cao"]}]}, {"DBLP title": "A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis.", "DBLP authors": ["Guo Yu", "Wei Dong", "Zhuo Feng", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278686", "OA papers": [{"PaperId": "https://openalex.org/W2163982770", "PaperTitle": "A framework for accounting for process model uncertainty in statistical static timing analysis", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 4.0}, "Authors": ["Guo Pei Yu", "Wei Dong", "Zhuo Feng", "Peng Li"]}]}, {"DBLP title": "Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.", "DBLP authors": ["Nancy Ying Zhou", "Zhuo Li", "Weiping Shi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278687", "OA papers": [{"PaperId": "https://openalex.org/W2143743627", "PaperTitle": "Fast capacitance extraction in multilayer, conformal and embedded dielectric using hybrid boundary element method", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Texas A&M University": 2.0, "Pextra Corporation, College Station, Texas": 1.0}, "Authors": ["Ying Zhou", "Zhuo Li", "Weiping Shi"]}]}, {"DBLP title": "A Unified Approach to Canonical Form-based Boolean Matching.", "DBLP authors": ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278689", "OA papers": [{"PaperId": "https://openalex.org/W2161116024", "PaperTitle": "A unified approach to canonical form-based Boolean matching", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Politecnico di Milano": 4.0}, "Authors": ["Giovanni Agosta", "Francesco Bruschi", "Gerardo Pelosi", "Donatella Sciuto"]}]}, {"DBLP title": "Gate Sizing For Cell Library-Based Designs.", "DBLP authors": ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278690", "OA papers": [{"PaperId": "https://openalex.org/W2126900479", "PaperTitle": "Gate sizing for cell library-based designs", "Year": 2007, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Texas A&M University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Shiyan Hu", "Mahesh Ketkar", "Jiang Hu"]}]}, {"DBLP title": "Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization.", "DBLP authors": ["Xiaoji Ye", "Yaping Zhan", "Peng Li"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278691", "OA papers": [{"PaperId": "https://openalex.org/W2160844403", "PaperTitle": "Statistical leakage power minimization using fast equi-slack shell based optimization", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas A&M University": 2.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Xiaoji Ye", "Yaping Zhan", "Peng Li"]}]}, {"DBLP title": "Techniques for Effective Distributed Physical Synthesis.", "DBLP authors": ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278692", "OA papers": [{"PaperId": "https://openalex.org/W2141855478", "PaperTitle": "Techniques for effective distributed physical synthesis", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Synopsys (Switzerland)": 3.0}, "Authors": ["Freddy Y. C. Mang", "Wenting Hou", "Pei-Hsin Ho"]}]}, {"DBLP title": "SODA: Sensitivity Based Optimization of Disk Architecture.", "DBLP authors": ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278694", "OA papers": [{"PaperId": "https://openalex.org/W2166550386", "PaperTitle": "SODA", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Qualcomm (United States)": 1.0, "University of Virginia": 2.0}, "Authors": ["Yan Zhang", "Sudhanva Gurumurthi", "Mircea R. Stan"]}]}, {"DBLP title": "Dynamic Power Management with Hybrid Power Sources.", "DBLP authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278695", "OA papers": [{"PaperId": "https://openalex.org/W2099143920", "PaperTitle": "Dynamic power management with hybrid power sources", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Arizona State University": 2.0, "Seoul National University": 2.0}, "Authors": ["Jianli Zhuo", "Chaitali Chakrabarti", "Kyungsoo Lee", "Naehyuck Chang"]}]}, {"DBLP title": "System-on-Chip Power Management Considering Leakage Power Variations.", "DBLP authors": ["Saumya Chandra", "Kanishka Lahiri", "Anand Raghunathan", "Sujit Dey"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278696", "OA papers": [{"PaperId": "https://openalex.org/W2099212771", "PaperTitle": "System-on-chip power management considering leakage power variations", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Saumya Chandra", "K. Lahiri", "Anand Raghunathan", "Sujit Dey"]}]}, {"DBLP title": "Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation.", "DBLP authors": ["Mohammad Ali Ghodrat", "Kanishka Lahiri", "Anand Raghunathan"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278697", "OA papers": [{"PaperId": "https://openalex.org/W2148795361", "PaperTitle": "Accelerating system-on-chip power analysis using hybrid power estimation", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 1.0, "NEC Labs America, Princeton NJ": 2.0}, "Authors": ["Mohammad Ali Ghodrat", "K. Lahiri", "Anand Raghunathan"]}]}, {"DBLP title": "A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages.", "DBLP authors": ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278698", "OA papers": [{"PaperId": "https://openalex.org/W2073092303", "PaperTitle": "A provably good approximation algorithm for power optimization using multiple supply voltages", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hung-Yi Liu", "Wan-Ping Lee", "Yao-Wen Chang"]}]}, {"DBLP title": "Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.", "DBLP authors": ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278700", "OA papers": [{"PaperId": "https://openalex.org/W2129537436", "PaperTitle": "Intelligent interleaving of scenarios", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Haifa": 2.0, "Carmel (Israel)": 2.0}, "Authors": ["Shady Copty", "Itai Jaeger", "Yoav Katz", "Michael Vinov"]}]}, {"DBLP title": "Automatic Verification of External Interrupt Behaviors for Microprocessor Design.", "DBLP authors": ["Fu-Ching Yang", "Wen-Kai Huang", "Ing-Jer Huang"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278701", "OA papers": [{"PaperId": "https://openalex.org/W2131032473", "PaperTitle": "Automatic verification of external interrupt behaviors for microprocessor design", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Fu-Ching Yang", "Wenkai Huang", "Ing-Jer Huang"]}]}, {"DBLP title": "A Framework for the Validation of Processor Architecture Compliance.", "DBLP authors": ["Allon Adir", "Sigal Asaf", "Laurent Fournier", "Itai Jaeger", "Ofer Peled"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278702", "OA papers": [{"PaperId": "https://openalex.org/W2110814332", "PaperTitle": "A framework for the validation of processor architecture compliance", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Haifa": 2.5, "Carmel (Israel)": 2.5}, "Authors": ["Allon Adir", "Sigal Asaf", "Laurent S\u00e9bastien Fournier", "Itai Jaeger", "Ofer Peled"]}]}, {"DBLP title": "Functional Verification of SiCortex Multiprocessor System-on-a-Chip.", "DBLP authors": ["Oleg Petlin", "Wilson Snyder"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278703", "OA papers": [{"PaperId": "https://openalex.org/W2079875915", "PaperTitle": "Functional verification of sicortex multiprocessor", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"SiCortex Inc., Three Clocktower Place, Maynard, MA": 2.0}, "Authors": ["Oleg Petlin", "Wilson I. Snyder"]}]}, {"DBLP title": "DDBDD: Delay-Driven BDD Synthesis for FPGAs.", "DBLP authors": ["Lei Cheng", "Deming Chen", "Martin D. F. Wong"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278705", "OA papers": [{"PaperId": "https://openalex.org/W2043179331", "PaperTitle": "DDBDD", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Lei Cheng", "Deming Chen", "Martin C.S. Wong"]}]}, {"DBLP title": "FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs.", "DBLP authors": ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278706", "OA papers": [{"PaperId": "https://openalex.org/W2103142032", "PaperTitle": "FlexWAFE - a high-end real-time stream processing library for FPGAs", "Year": 2007, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Technische Universit\u00e4t Braunschweig": 3.0}, "Authors": ["Amilcar do Carmo Lucas", "Sven Heithecker", "Rolf Ernst"]}]}, {"DBLP title": "How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.", "DBLP authors": ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278707", "OA papers": [{"PaperId": "https://openalex.org/W2114364095", "PaperTitle": "How much can logic perturbation help from netlist to final routing for FPGAs", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Chinese University of Hong Kong": 4.0}, "Authors": ["Catherine L. Zhou", "Wai-Chung Tang", "Wing-Hang Lo", "Yu-Liang Wu"]}]}, {"DBLP title": "Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.", "DBLP authors": ["Xin Li", "Lawrence T. Pileggi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278709", "OA papers": [{"PaperId": "https://openalex.org/W2126706858", "PaperTitle": "Efficient parametric yield extraction for multiple correlated non-normal performance distributions of Analog/RF circuits", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Xin Li", "Larry Pileggi"]}]}, {"DBLP title": "Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.", "DBLP authors": ["Kunhyuk Kang", "Keejong Kim", "Kaushik Roy"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278710", "OA papers": [{"PaperId": "https://openalex.org/W2126835634", "PaperTitle": "Variation resilient low-power circuit design methodology using on-chip phase locked loop", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Kunhyuk Kang", "Kee-Jong Kim", "Kaushik Roy"]}]}, {"DBLP title": "Parameterized Macromodeling for Analog System-Level Design Exploration.", "DBLP authors": ["Jian Wang", "Xin Li", "Lawrence T. Pileggi"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278711", "OA papers": [{"PaperId": "https://openalex.org/W2142734833", "PaperTitle": "Parameterized macromodeling for analog system-level design exploration", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Jing Wang", "Xin Li", "Larry Pileggi"]}]}, {"DBLP title": "Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies.", "DBLP authors": ["Trent McConaghy", "Pieter Palmers", "Georges G. E. Gielen", "Michiel Steyaert"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278712", "OA papers": [{"PaperId": "https://openalex.org/W2147120117", "PaperTitle": "Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies", "Year": 2007, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"KU Leuven": 4.0}, "Authors": ["Trent McConaghy", "Pieter Palmers", "Georges Gielen", "Michiel Steyaert"]}]}, {"DBLP title": "Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.", "DBLP authors": ["Tao Xu", "Krishnendu Chakrabarty"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278714", "OA papers": [{"PaperId": "https://openalex.org/W2135474435", "PaperTitle": "Integrated droplet routing in the synthesis of microfluidic biochips", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Duke University": 2.0}, "Authors": ["Tao Xu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "OPC-Free and Minimally Irregular IC Design Style.", "DBLP authors": ["Wojciech Maly", "Yi-Wei Lin", "Malgorzata Marek-Sadowska"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278715", "OA papers": [{"PaperId": "https://openalex.org/W2116625560", "PaperTitle": "OPC-free and minimally irregular IC design style", "Year": 2007, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"CMU, Pittsburgh, PA#TAB#": 1.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Wojciech Maly", "Yiwei Lin", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits.", "DBLP authors": ["Nishant Patil", "Jie Deng", "H.-S. Philip Wong", "Subhasish Mitra"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278716", "OA papers": [{"PaperId": "https://openalex.org/W1981374083", "PaperTitle": "Automated design of misaligned-carbon-nanotube-immune circuits", "Year": 2007, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Stanford University": 4.0}, "Authors": ["Nishant Patil", "Jie Deng", "Hei Wong", "Subhasish Mitra"]}]}, {"DBLP title": "Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment.", "DBLP authors": ["Dmitri Maslov", "Sean M. Falconer", "Michele Mosca"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278717", "OA papers": [{"PaperId": "https://openalex.org/W2140389278", "PaperTitle": "Quantum circuit placement", "Year": 2007, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Waterloo": 2.0, "University of Victoria": 1.0}, "Authors": ["Dmitri A. Maslov", "Sean M. Falconer", "Michele Mosca"]}]}, {"DBLP title": "Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver.", "DBLP authors": ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278718", "OA papers": [{"PaperId": "https://openalex.org/W2162170786", "PaperTitle": "Reliability analysis for flexible electronics", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Santa Barbara": 2.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Tsung-Ching Huang", "Huai-Yuan Tseng", "Chen-Pang Kung", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Clock Period Minimization with Minimum Delay Insertion.", "DBLP authors": ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278720", "OA papers": [{"PaperId": "https://openalex.org/W2146353829", "PaperTitle": "Clock period minimization with minimum delay insertion", "Year": 2007, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Chung Yuan Christian University": 4.0}, "Authors": ["Shih-Hsu Huang", "Chun-Hua Cheng", "Chia-Ming Chang", "Yow-Tyng Nieh"]}]}, {"DBLP title": "An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.", "DBLP authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278721", "OA papers": [{"PaperId": "https://openalex.org/W2156628821", "PaperTitle": "An efficient mechanism for performance optimization of variable-latency designs", "Year": 2007, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Tsing Hua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Yu-Shih Su", "Da-Chung Wang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "A Fully-Automated Desynchronization Flow for Synchronous Circuits.", "DBLP authors": ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos P. Sotiriou"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278722", "OA papers": [{"PaperId": "https://openalex.org/W2135446888", "PaperTitle": "A fully-automated desynchronization flow for synchronous circuits", "Year": 2007, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Polytechnic University of Turin": 2.0, "STMicroelectronics (Italy)": 1.0, "Foundation for Research and Technology Hellas": 1.0}, "Authors": ["Nikolaos Andrikos", "Luciano Lavagno", "Davide Pandini", "Christos Sotiriou"]}]}, {"DBLP title": "Self-Resetting Latches for Asynchronous Micro-Pipelines.", "DBLP authors": ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"], "year": 2007, "doi": "https://doi.org/10.1145/1278480.1278723", "OA papers": [{"PaperId": "https://openalex.org/W2129700450", "PaperTitle": "Self-resetting latches for asynchronous micro-pipelines", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein"]}]}]