

================================================================
== Vivado HLS Report for 'copy_output'
================================================================
* Date:           Mon Dec 11 23:07:52 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Final_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    864|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     77|    -|
|Register         |        -|      -|     229|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     269|    941|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |add_ln894_fu_193_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln899_fu_266_p2     |     +    |      0|   0|   12|           7|          12|
    |add_ln908_fu_311_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln911_fu_351_p2     |     +    |      0|   0|   71|          64|          64|
    |add_ln915_fu_401_p2     |     +    |      0|   0|   11|          11|          11|
    |sub_ln889_fu_140_p2     |     -    |      0|   0|   12|           1|          12|
    |sub_ln894_fu_184_p2     |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_219_p2     |     -    |      0|   0|   13|           2|           4|
    |sub_ln908_fu_326_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_396_p2     |     -    |      0|   0|   11|           3|          11|
    |and_ln897_1_fu_235_p2   |    and   |      0|   0|   12|          12|          12|
    |and_ln897_fu_246_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_279_p2     |    and   |      0|   0|    2|           1|           1|
    |l_fu_172_p3             |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln885_fu_126_p2    |   icmp   |      0|   0|   13|          12|           1|
    |icmp_ln897_1_fu_240_p2  |   icmp   |      0|   0|   13|          12|           1|
    |icmp_ln897_fu_209_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln908_fu_299_p2    |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln897_fu_229_p2    |   lshr   |      0|   0|   27|           2|          12|
    |lshr_ln908_fu_316_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_285_p2      |    or    |      0|   0|    2|           1|           1|
    |select_ln885_fu_430_p3  |  select  |      0|   0|   64|           1|           1|
    |select_ln888_fu_146_p3  |  select  |      0|   0|   12|           1|          12|
    |select_ln908_fu_341_p3  |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_389_p3  |  select  |      0|   0|   10|           1|          10|
    |shl_ln908_fu_335_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_260_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0|  40|  864|         349|         458|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  50|         11|    1|         11|
    |score_out_blk_n_AW  |   9|          2|    1|          2|
    |score_out_blk_n_B   |   9|          2|    1|          2|
    |score_out_blk_n_W   |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  77|         17|    4|         17|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  10|   0|   10|          0|
    |icmp_ln885_reg_437    |   1|   0|    1|          0|
    |icmp_ln908_reg_476    |   1|   0|    1|          0|
    |l_reg_455             |  32|   0|   32|          0|
    |lshr_ln_reg_481       |  63|   0|   63|          0|
    |or_ln_reg_471         |   1|   0|   32|         31|
    |select_ln885_reg_497  |  64|   0|   64|          0|
    |select_ln888_reg_447  |  12|   0|   12|          0|
    |sub_ln894_reg_465     |  32|   0|   32|          0|
    |tmp_4_reg_486         |   1|   0|    1|          0|
    |tmp_reg_442           |   1|   0|    1|          0|
    |trunc_ln893_reg_460   |  11|   0|   11|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 229|   0|  260|         31|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     copy_output    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     copy_output    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     copy_output    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     copy_output    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     copy_output    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     copy_output    | return value |
|score_int_0_V_read        |  in |   12|   ap_none  | score_int_0_V_read |    scalar    |
|m_axi_score_out_AWVALID   | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWREADY   |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWADDR    | out |   32|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWID      | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWLEN     | out |   32|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWSIZE    | out |    3|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWBURST   | out |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWLOCK    | out |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWCACHE   | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWPROT    | out |    3|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWQOS     | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWREGION  | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_AWUSER    | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WVALID    | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WREADY    |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WDATA     | out |   64|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WSTRB     | out |    8|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WLAST     | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WID       | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_WUSER     | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARVALID   | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARREADY   |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARADDR    | out |   32|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARID      | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARLEN     | out |   32|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARSIZE    | out |    3|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARBURST   | out |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARLOCK    | out |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARCACHE   | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARPROT    | out |    3|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARQOS     | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARREGION  | out |    4|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_ARUSER    | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RVALID    |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RREADY    | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RDATA     |  in |   64|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RLAST     |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RID       |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RUSER     |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_RRESP     |  in |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_BVALID    |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_BREADY    | out |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_BRESP     |  in |    2|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_BID       |  in |    1|    m_axi   |      score_out     |    pointer   |
|m_axi_score_out_BUSER     |  in |    1|    m_axi   |      score_out     |    pointer   |
|score_out_offset          |  in |   29|   ap_none  |  score_out_offset  |    scalar    |
+--------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%score_int_0_V_read_1 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %score_int_0_V_read)" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 11 'read' 'score_int_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln885 = icmp eq i12 %score_int_0_V_read_1, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 12 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %score_int_0_V_read_1, i32 11)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 13 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%sub_ln889 = sub i12 0, %score_int_0_V_read_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 14 'sub' 'sub_ln889' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.69ns)   --->   "%select_ln888 = select i1 %tmp, i12 %sub_ln889, i12 %score_int_0_V_read_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 15 'select' 'select_ln888' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i12 @llvm.part.select.i12(i12 %select_ln888, i32 11, i32 0) nounwind" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s_13 = call i32 @_ssdm_op_BitConcatenate.i32.i20.i12(i20 -1, i12 %p_Result_s)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 17 'bitconcatenate' 'p_Result_s_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_s_13, i1 true) nounwind" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 18 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 19 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.55>
ST_2 : Operation 20 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 12, %l" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 20 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i12" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 21 'trunc' 'trunc_ln894' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (2.55ns)   --->   "%add_ln894 = add nsw i32 -53, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 22 'add' 'add_ln894' <Predicate = (!icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln894, i32 1, i32 31)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 23 'partselect' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_2, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 24 'icmp' 'icmp_ln897' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 25 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 2, %trunc_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 26 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i12" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 27 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i12 -1, %zext_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 28 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%and_ln897_1 = and i12 %select_ln888, %lshr_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 29 'and' 'and_ln897_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i12 %and_ln897_1, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 30 'icmp' 'icmp_ln897_1' <Predicate = (!icmp_ln885)> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln897 = and i1 %icmp_ln897, %icmp_ln897_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 31 'and' 'and_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln894, i32 31)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 32 'bitselect' 'tmp_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_3, true" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 33 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.54ns)   --->   "%add_ln899 = add i12 -53, %trunc_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 34 'add' 'add_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i12(i12 %select_ln888, i12 %add_ln899)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 35 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 36 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %and_ln897" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 37 'or' 'or_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln885)> <Delay = 0.97>
ST_2 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %add_ln894, 0" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 39 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln907 = zext i12 %select_ln888 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 40 'zext' 'zext_ln907' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908 = zext i12 %select_ln888 to i32" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 41 'zext' 'zext_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 42 'add' 'add_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%lshr_ln908 = lshr i32 %zext_ln908, %add_ln908" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 43 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_2 = zext i32 %lshr_ln908 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 44 'zext' 'zext_ln908_2' <Predicate = (icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 45 'sub' 'sub_ln908' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 46 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%shl_ln908 = shl i64 %zext_ln907, %zext_ln908_1" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 47 'shl' 'shl_ln908' <Predicate = (!icmp_ln908 & !icmp_ln885)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%select_ln908 = select i1 %icmp_ln908, i64 %zext_ln908_2, i64 %shl_ln908" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 48 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln911)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 49 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln911 = add i64 %select_ln908, %zext_ln911" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 50 'add' 'add_ln911' <Predicate = (!icmp_ln885)> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %add_ln911, i32 1, i32 63)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %add_ln911, i32 54)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 52 'bitselect' 'tmp_4' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%score_out_offset_rea = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %score_out_offset)" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 53 'read' 'score_out_offset_rea' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i29 %score_out_offset_rea to i64" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 54 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%score_out_addr = getelementptr double* %score_out, i64 %zext_ln19" [../my-conifer-prj/firmware/my_prj.cpp:19]   --->   Operation 55 'getelementptr' 'score_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %lshr_ln to i64" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 56 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_4, i11 1023, i11 1022" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 57 'select' 'select_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 4, %trunc_ln893" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 58 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %select_ln915, %sub_ln915" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 59 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %tmp, i11 %add_ln915)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_1 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 61 'partset' 'p_Result_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_1 to double" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 62 'bitcast' 'bitcast_ln729' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.48ns)   --->   "%select_ln885 = select i1 %icmp_ln885, double 0.000000e+00, double %bitcast_ln729" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 63 'select' 'select_ln885' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (8.75ns)   --->   "%score_out_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.doubleP(double* %score_out_addr, i32 1)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 64 'writereq' 'score_out_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 65 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.doubleP(double* %score_out_addr, double %select_ln885, i8 -1)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 65 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 66 [5/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 66 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 67 [4/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 67 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 68 [3/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 68 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 69 [2/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 69 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(double* %score_out, [6 x i8]* @p_str9296, i32 0, i32 0, [1 x i8]* @p_str9195, i32 0, i32 2, [5 x i8]* @p_str9397, [6 x i8]* @p_str9498, [1 x i8]* @p_str9195, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str9195, [1 x i8]* @p_str9195)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/5] (8.75ns)   --->   "%score_out_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.doubleP(double* %score_out_addr)" [../my-conifer-prj/firmware/my_prj.cpp:21]   --->   Operation 71 'writeresp' 'score_out_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "ret void" [../my-conifer-prj/firmware/my_prj.cpp:23]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ score_int_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ score_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ score_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
score_int_0_V_read_1 (read          ) [ 00000000000]
icmp_ln885           (icmp          ) [ 00111000000]
tmp                  (bitselect     ) [ 00111000000]
sub_ln889            (sub           ) [ 00000000000]
select_ln888         (select        ) [ 00110000000]
p_Result_s           (partselect    ) [ 00000000000]
p_Result_s_13        (bitconcatenate) [ 00000000000]
l                    (cttz          ) [ 00100000000]
trunc_ln893          (trunc         ) [ 00111000000]
sub_ln894            (sub           ) [ 00010000000]
trunc_ln894          (trunc         ) [ 00000000000]
add_ln894            (add           ) [ 00000000000]
tmp_2                (partselect    ) [ 00000000000]
icmp_ln897           (icmp          ) [ 00000000000]
trunc_ln897          (trunc         ) [ 00000000000]
sub_ln897            (sub           ) [ 00000000000]
zext_ln897           (zext          ) [ 00000000000]
lshr_ln897           (lshr          ) [ 00000000000]
and_ln897_1          (and           ) [ 00000000000]
icmp_ln897_1         (icmp          ) [ 00000000000]
and_ln897            (and           ) [ 00000000000]
tmp_3                (bitselect     ) [ 00000000000]
xor_ln899            (xor           ) [ 00000000000]
add_ln899            (add           ) [ 00000000000]
p_Result_3           (bitselect     ) [ 00000000000]
and_ln899            (and           ) [ 00000000000]
or_ln899             (or            ) [ 00000000000]
or_ln                (bitconcatenate) [ 00010000000]
icmp_ln908           (icmp          ) [ 00010000000]
zext_ln907           (zext          ) [ 00000000000]
zext_ln908           (zext          ) [ 00000000000]
add_ln908            (add           ) [ 00000000000]
lshr_ln908           (lshr          ) [ 00000000000]
zext_ln908_2         (zext          ) [ 00000000000]
sub_ln908            (sub           ) [ 00000000000]
zext_ln908_1         (zext          ) [ 00000000000]
shl_ln908            (shl           ) [ 00000000000]
select_ln908         (select        ) [ 00000000000]
zext_ln911           (zext          ) [ 00000000000]
add_ln911            (add           ) [ 00000000000]
lshr_ln              (partselect    ) [ 00001000000]
tmp_4                (bitselect     ) [ 00001000000]
score_out_offset_rea (read          ) [ 00000000000]
zext_ln19            (zext          ) [ 00000000000]
score_out_addr       (getelementptr ) [ 00000111111]
zext_ln912           (zext          ) [ 00000000000]
select_ln915         (select        ) [ 00000000000]
sub_ln915            (sub           ) [ 00000000000]
add_ln915            (add           ) [ 00000000000]
tmp_1                (bitconcatenate) [ 00000000000]
p_Result_1           (partset       ) [ 00000000000]
bitcast_ln729        (bitcast       ) [ 00000000000]
select_ln885         (select        ) [ 00000100000]
score_out_addr_req   (writereq      ) [ 00000000000]
write_ln21           (write         ) [ 00000000000]
specinterface_ln0    (specinterface ) [ 00000000000]
score_out_addr_resp  (writeresp     ) [ 00000000000]
ret_ln23             (ret           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="score_int_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_int_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="score_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="score_out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="score_out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.doubleP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.doubleP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.doubleP"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9296"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9195"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9397"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9498"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="score_int_0_V_read_1_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="score_int_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="score_out_offset_rea_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="29" slack="0"/>
<pin id="106" dir="0" index="1" bw="29" slack="0"/>
<pin id="107" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="score_out_offset_rea/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_writeresp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="score_out_addr_req/4 score_out_addr_resp/6 "/>
</bind>
</comp>

<comp id="117" class="1004" name="write_ln21_write_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="0" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="1"/>
<pin id="120" dir="0" index="2" bw="64" slack="1"/>
<pin id="121" dir="0" index="3" bw="1" slack="0"/>
<pin id="122" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln885_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sub_ln889_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln889/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln888_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln888/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_s_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="1" slack="0"/>
<pin id="159" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_s_13_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_13/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="l_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="trunc_ln893_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub_ln894_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="trunc_ln894_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln894_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln894/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="31" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="6" slack="0"/>
<pin id="204" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln897_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="31" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln897_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sub_ln897_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln897_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lshr_ln897_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln897_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="1"/>
<pin id="237" dir="0" index="1" bw="12" slack="0"/>
<pin id="238" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln897_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln897_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="12" slack="0"/>
<pin id="242" dir="0" index="1" bw="12" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="and_ln897_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln897/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln899_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln899_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="12" slack="1"/>
<pin id="275" dir="0" index="2" bw="12" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="and_ln899_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln899_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="or_ln_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln908_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln907_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="2"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln908_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="2"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln908_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="1"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="lshr_ln908_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln908_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sub_ln908_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="1"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln908_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="shl_ln908_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln908_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="0" index="2" bw="64" slack="0"/>
<pin id="345" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln908/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln911_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln911_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln911/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lshr_ln_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="63" slack="0"/>
<pin id="359" dir="0" index="1" bw="64" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="7" slack="0"/>
<pin id="362" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="64" slack="0"/>
<pin id="370" dir="0" index="2" bw="7" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln19_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="29" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="score_out_addr_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="score_out_addr/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln912_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="63" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln912/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln915_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="0" index="1" bw="11" slack="0"/>
<pin id="392" dir="0" index="2" bw="11" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln915_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="11" slack="3"/>
<pin id="399" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln915_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="11" slack="0"/>
<pin id="403" dir="0" index="1" bw="11" slack="0"/>
<pin id="404" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="3"/>
<pin id="410" dir="0" index="2" bw="11" slack="0"/>
<pin id="411" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_Result_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="63" slack="0"/>
<pin id="417" dir="0" index="2" bw="12" slack="0"/>
<pin id="418" dir="0" index="3" bw="7" slack="0"/>
<pin id="419" dir="0" index="4" bw="7" slack="0"/>
<pin id="420" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="bitcast_ln729_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln885_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="3"/>
<pin id="432" dir="0" index="1" bw="64" slack="0"/>
<pin id="433" dir="0" index="2" bw="64" slack="0"/>
<pin id="434" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln885/4 "/>
</bind>
</comp>

<comp id="437" class="1005" name="icmp_ln885_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="3"/>
<pin id="444" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="447" class="1005" name="select_ln888_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="1"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln888 "/>
</bind>
</comp>

<comp id="455" class="1005" name="l_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln893_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="3"/>
<pin id="462" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sub_ln894_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="471" class="1005" name="or_ln_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln908_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="481" class="1005" name="lshr_ln_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="1"/>
<pin id="483" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="score_out_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="1"/>
<pin id="493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="score_out_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="select_ln885_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="1"/>
<pin id="499" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln885 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="76" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="80" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="125"><net_src comp="82" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="130"><net_src comp="98" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="98" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="98" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="132" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="98" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="146" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="154" pin="4"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="184" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="213"><net_src comp="199" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="184" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="209" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="42" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="193" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="189" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="260" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="246" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="193" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="308" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="305" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="322" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=2"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="363"><net_src comp="54" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="351" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="104" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="2" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="379" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="394"><net_src comp="62" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="66" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="389" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="68" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=2"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="386" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="407" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="424"><net_src comp="72" pin="0"/><net_sink comp="414" pin=3"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="429"><net_src comp="414" pin="5"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="74" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="440"><net_src comp="126" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="445"><net_src comp="132" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="450"><net_src comp="146" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="454"><net_src comp="447" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="458"><net_src comp="172" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="463"><net_src comp="180" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="468"><net_src comp="184" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="474"><net_src comp="291" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="479"><net_src comp="299" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="484"><net_src comp="357" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="489"><net_src comp="367" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="494"><net_src comp="379" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="500"><net_src comp="430" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="117" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: score_out | {4 5 6 7 8 9 10 }
 - Input state : 
	Port: copy_output : score_int_0_V_read | {1 }
	Port: copy_output : score_out | {}
	Port: copy_output : score_out_offset | {4 }
  - Chain level:
	State 1
		select_ln888 : 1
		p_Result_s : 2
		p_Result_s_13 : 3
		l : 4
		trunc_ln893 : 5
	State 2
		trunc_ln894 : 1
		add_ln894 : 1
		tmp_2 : 2
		icmp_ln897 : 3
		trunc_ln897 : 1
		sub_ln897 : 2
		zext_ln897 : 3
		lshr_ln897 : 4
		and_ln897_1 : 5
		icmp_ln897_1 : 5
		and_ln897 : 6
		tmp_3 : 2
		xor_ln899 : 3
		add_ln899 : 2
		p_Result_3 : 3
		and_ln899 : 3
		or_ln899 : 6
		or_ln : 6
		icmp_ln908 : 2
	State 3
		lshr_ln908 : 1
		zext_ln908_2 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		select_ln908 : 3
		add_ln911 : 4
		lshr_ln : 5
		tmp_4 : 5
	State 4
		score_out_addr : 1
		add_ln915 : 1
		tmp_1 : 2
		p_Result_1 : 3
		bitcast_ln729 : 4
		select_ln885 : 5
		score_out_addr_req : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         add_ln894_fu_193         |    0    |    39   |
|          |         add_ln899_fu_266         |    0    |    12   |
|    add   |         add_ln908_fu_311         |    0    |    39   |
|          |         add_ln911_fu_351         |    0    |    71   |
|          |         add_ln915_fu_401         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|          |        select_ln888_fu_146       |    0    |    12   |
|  select  |        select_ln908_fu_341       |    0    |    64   |
|          |        select_ln915_fu_389       |    0    |    11   |
|          |        select_ln885_fu_430       |    0    |    64   |
|----------|----------------------------------|---------|---------|
|          |         sub_ln889_fu_140         |    0    |    12   |
|          |         sub_ln894_fu_184         |    0    |    39   |
|    sub   |         sub_ln897_fu_219         |    0    |    13   |
|          |         sub_ln908_fu_326         |    0    |    39   |
|          |         sub_ln915_fu_396         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln897_fu_229        |    0    |    11   |
|          |         lshr_ln908_fu_316        |    0    |   101   |
|----------|----------------------------------|---------|---------|
|    shl   |         shl_ln908_fu_335         |    0    |   101   |
|----------|----------------------------------|---------|---------|
|   cttz   |             l_fu_172             |    40   |    36   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln885_fu_126        |    0    |    13   |
|   icmp   |         icmp_ln897_fu_209        |    0    |    18   |
|          |        icmp_ln897_1_fu_240       |    0    |    13   |
|          |         icmp_ln908_fu_299        |    0    |    18   |
|----------|----------------------------------|---------|---------|
|          |        and_ln897_1_fu_235        |    0    |    12   |
|    and   |         and_ln897_fu_246         |    0    |    2    |
|          |         and_ln899_fu_279         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln899_fu_260         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln899_fu_285         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|   read   |  score_int_0_V_read_1_read_fu_98 |    0    |    0    |
|          | score_out_offset_rea_read_fu_104 |    0    |    0    |
|----------|----------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_110       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln21_write_fu_117     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |            tmp_fu_132            |    0    |    0    |
| bitselect|           tmp_3_fu_252           |    0    |    0    |
|          |         p_Result_3_fu_272        |    0    |    0    |
|          |           tmp_4_fu_367           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         p_Result_s_fu_154        |    0    |    0    |
|partselect|           tmp_2_fu_199           |    0    |    0    |
|          |          lshr_ln_fu_357          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |       p_Result_s_13_fu_164       |    0    |    0    |
|bitconcatenate|           or_ln_fu_291           |    0    |    0    |
|          |           tmp_1_fu_407           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        trunc_ln893_fu_180        |    0    |    0    |
|   trunc  |        trunc_ln894_fu_189        |    0    |    0    |
|          |        trunc_ln897_fu_215        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln897_fu_225        |    0    |    0    |
|          |         zext_ln907_fu_305        |    0    |    0    |
|          |         zext_ln908_fu_308        |    0    |    0    |
|   zext   |        zext_ln908_2_fu_322       |    0    |    0    |
|          |        zext_ln908_1_fu_331       |    0    |    0    |
|          |         zext_ln911_fu_348        |    0    |    0    |
|          |         zext_ln19_fu_375         |    0    |    0    |
|          |         zext_ln912_fu_386        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  partset |         p_Result_1_fu_414        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    40   |   768   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  icmp_ln885_reg_437  |    1   |
|  icmp_ln908_reg_476  |    1   |
|       l_reg_455      |   32   |
|    lshr_ln_reg_481   |   63   |
|     or_ln_reg_471    |   32   |
|score_out_addr_reg_491|   64   |
| select_ln885_reg_497 |   64   |
| select_ln888_reg_447 |   12   |
|   sub_ln894_reg_465  |   32   |
|     tmp_4_reg_486    |    1   |
|      tmp_reg_442     |    1   |
|  trunc_ln893_reg_460 |   11   |
+----------------------+--------+
|         Total        |   314  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_110 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_110 |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   130  ||  3.538  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |   768  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |    9   |
|  Register |    -   |   314  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   354  |   777  |
+-----------+--------+--------+--------+
