0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.srcs/sim_1/new/test.v,1541772323,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.srcs/sources_1/new/fulladd4.v,1541772071,verilog,,E:/coding/verilog/Verilog/example6.4_add4/example6.4_add4.srcs/sim_1/new/test.v,,fulladd4,,,,,,,,
