// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb.h for the primary calling header

#include "Vtb__pch.h"
#include "Vtb__Syms.h"
#include "Vtb___024root.h"
#include "Vtb___024unit__03a__03agenerator__Vclpkg.h"

VL_INLINE_OPT VlCoroutine Vtb___024root___eval_initial__TOP__0(Vtb___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtb___024root___eval_initial__TOP__0\n"); );
    // Init
    VlClassRef<Vtb___024unit__03a__03agenerator> tb__DOT__g;
    IData/*31:0*/ __Vtask_randomize__1__Vfuncout;
    __Vtask_randomize__1__Vfuncout = 0;
    // Body
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
    tb__DOT__g = VL_NEW(Vtb___024unit__03a__03agenerator, vlSymsp);
    VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 10)->__VnoInFunc_randomize(vlSymsp, __Vtask_randomize__1__Vfuncout);
    VL_WRITEF("Value of a :%0# and b: %0#\n",4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__a,4,VL_NULL_CHECK(tb__DOT__g, "VeriRand/tb.sv", 11)
              ->__PVT__b);
    co_await vlSelf->__VdlySched.delay(0xaULL, nullptr, 
                                       "VeriRand/tb.sv", 
                                       12);
}
