# Ruby prototype of the design under test's Verilog implementation.
def feign!
  warn "#{__FILE__}:#{__LINE__}: Prototype is not yet implemented."
  exit
end
