

================================================================
== Vivado HLS Report for 'RC_RECEIVER'
================================================================
* Date:           Tue May 21 00:01:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.576|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   50|   50|   51|   51| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 51


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 51, D = 51, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 52 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 53 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 54 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_2 = zext i8 %SBUS_data_load to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 55 'zext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%norm_out_addr = getelementptr [4096 x i32]* %norm_out, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 56 'getelementptr' 'norm_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (3.25ns)   --->   "store i32 %tmp_2, i32* %norm_out_addr, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 58 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 59 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 60 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 60 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 61 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 61 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2_1 = zext i8 %SBUS_data_load_1 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 62 'zext' 'tmp_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%norm_out_addr_1 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 63 'getelementptr' 'norm_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "store i32 %tmp_2_1, i32* %norm_out_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 65 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 66 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 67 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 67 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2_2 = zext i8 %SBUS_data_load_2 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 68 'zext' 'tmp_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%norm_out_addr_2 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 69 'getelementptr' 'norm_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (3.25ns)   --->   "store i32 %tmp_2_2, i32* %norm_out_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 71 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 72 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 73 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 73 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_2_3 = zext i8 %SBUS_data_load_3 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 74 'zext' 'tmp_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%norm_out_addr_3 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 75 'getelementptr' 'norm_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (3.25ns)   --->   "store i32 %tmp_2_3, i32* %norm_out_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 76 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 77 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 78 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 5.57>
ST_6 : Operation 79 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 79 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2_4 = zext i8 %SBUS_data_load_4 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 80 'zext' 'tmp_2_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%norm_out_addr_4 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 81 'getelementptr' 'norm_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (3.25ns)   --->   "store i32 %tmp_2_4, i32* %norm_out_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 83 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 84 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 5.57>
ST_7 : Operation 85 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 85 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2_5 = zext i8 %SBUS_data_load_5 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 86 'zext' 'tmp_2_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%norm_out_addr_5 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 87 'getelementptr' 'norm_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %tmp_2_5, i32* %norm_out_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 88 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 89 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 90 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 91 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 91 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2_6 = zext i8 %SBUS_data_load_6 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 92 'zext' 'tmp_2_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%norm_out_addr_6 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 93 'getelementptr' 'norm_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (3.25ns)   --->   "store i32 %tmp_2_6, i32* %norm_out_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 94 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 95 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 96 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 5.57>
ST_9 : Operation 97 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 97 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2_7 = zext i8 %SBUS_data_load_7 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 98 'zext' 'tmp_2_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%norm_out_addr_7 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 99 'getelementptr' 'norm_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (3.25ns)   --->   "store i32 %tmp_2_7, i32* %norm_out_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 100 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 101 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 102 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 5.57>
ST_10 : Operation 103 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 103 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_2_8 = zext i8 %SBUS_data_load_8 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 104 'zext' 'tmp_2_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%norm_out_addr_8 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 105 'getelementptr' 'norm_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (3.25ns)   --->   "store i32 %tmp_2_8, i32* %norm_out_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 107 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 108 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 5.57>
ST_11 : Operation 109 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 109 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_2_9 = zext i8 %SBUS_data_load_9 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 110 'zext' 'tmp_2_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%norm_out_addr_9 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 111 'getelementptr' 'norm_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (3.25ns)   --->   "store i32 %tmp_2_9, i32* %norm_out_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 112 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 113 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 114 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 12 <SV = 11> <Delay = 5.57>
ST_12 : Operation 115 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 115 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2_s = zext i8 %SBUS_data_load_10 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 116 'zext' 'tmp_2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%norm_out_addr_10 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 117 'getelementptr' 'norm_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "store i32 %tmp_2_s, i32* %norm_out_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 118 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 119 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 120 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 13 <SV = 12> <Delay = 5.57>
ST_13 : Operation 121 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 121 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_2_10 = zext i8 %SBUS_data_load_11 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 122 'zext' 'tmp_2_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%norm_out_addr_11 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 123 'getelementptr' 'norm_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (3.25ns)   --->   "store i32 %tmp_2_10, i32* %norm_out_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 125 'getelementptr' 'SBUS_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 126 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 14 <SV = 13> <Delay = 5.57>
ST_14 : Operation 127 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 127 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_2_11 = zext i8 %SBUS_data_load_12 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 128 'zext' 'tmp_2_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%norm_out_addr_12 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 129 'getelementptr' 'norm_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (3.25ns)   --->   "store i32 %tmp_2_11, i32* %norm_out_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 131 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 132 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 15 <SV = 14> <Delay = 5.57>
ST_15 : Operation 133 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 133 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2_12 = zext i8 %SBUS_data_load_13 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 134 'zext' 'tmp_2_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%norm_out_addr_13 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 135 'getelementptr' 'norm_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "store i32 %tmp_2_12, i32* %norm_out_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 137 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 138 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 16 <SV = 15> <Delay = 5.57>
ST_16 : Operation 139 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 139 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_2_13 = zext i8 %SBUS_data_load_14 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 140 'zext' 'tmp_2_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%norm_out_addr_14 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 141 'getelementptr' 'norm_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (3.25ns)   --->   "store i32 %tmp_2_13, i32* %norm_out_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 142 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 143 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 144 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 17 <SV = 16> <Delay = 5.57>
ST_17 : Operation 145 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 145 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_2_14 = zext i8 %SBUS_data_load_15 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 146 'zext' 'tmp_2_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%norm_out_addr_16 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 147 'getelementptr' 'norm_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (3.25ns)   --->   "store i32 %tmp_2_14, i32* %norm_out_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 149 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 150 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 18 <SV = 17> <Delay = 5.57>
ST_18 : Operation 151 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 151 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_2_15 = zext i8 %SBUS_data_load_16 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 152 'zext' 'tmp_2_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%norm_out_addr_17 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 153 'getelementptr' 'norm_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (3.25ns)   --->   "store i32 %tmp_2_15, i32* %norm_out_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 155 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 156 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 19 <SV = 18> <Delay = 5.57>
ST_19 : Operation 157 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 157 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2_16 = zext i8 %SBUS_data_load_17 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 158 'zext' 'tmp_2_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%norm_out_addr_18 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 159 'getelementptr' 'norm_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (3.25ns)   --->   "store i32 %tmp_2_16, i32* %norm_out_addr_18, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 160 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 161 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 161 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 162 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 162 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 20 <SV = 19> <Delay = 5.57>
ST_20 : Operation 163 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 163 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_2_17 = zext i8 %SBUS_data_load_18 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 164 'zext' 'tmp_2_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 165 [1/1] (0.00ns)   --->   "%norm_out_addr_19 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 165 'getelementptr' 'norm_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 166 [1/1] (3.25ns)   --->   "store i32 %tmp_2_17, i32* %norm_out_addr_19, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 167 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 168 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 21 <SV = 20> <Delay = 5.57>
ST_21 : Operation 169 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 169 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_2_18 = zext i8 %SBUS_data_load_19 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 170 'zext' 'tmp_2_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%norm_out_addr_20 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 171 'getelementptr' 'norm_out_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (3.25ns)   --->   "store i32 %tmp_2_18, i32* %norm_out_addr_20, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 172 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 173 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 174 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 174 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 22 <SV = 21> <Delay = 5.57>
ST_22 : Operation 175 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 175 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_2_19 = zext i8 %SBUS_data_load_20 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 176 'zext' 'tmp_2_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%norm_out_addr_21 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 177 'getelementptr' 'norm_out_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (3.25ns)   --->   "store i32 %tmp_2_19, i32* %norm_out_addr_21, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 178 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 179 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 180 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 180 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 23 <SV = 22> <Delay = 5.57>
ST_23 : Operation 181 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 181 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2_20 = zext i8 %SBUS_data_load_21 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 182 'zext' 'tmp_2_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%norm_out_addr_22 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 183 'getelementptr' 'norm_out_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (3.25ns)   --->   "store i32 %tmp_2_20, i32* %norm_out_addr_22, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 184 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 185 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 186 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 24 <SV = 23> <Delay = 5.57>
ST_24 : Operation 187 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 187 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2_21 = zext i8 %SBUS_data_load_22 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 188 'zext' 'tmp_2_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%norm_out_addr_23 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 189 'getelementptr' 'norm_out_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (3.25ns)   --->   "store i32 %tmp_2_21, i32* %norm_out_addr_23, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%SBUS_data_addr_23 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 191 'getelementptr' 'SBUS_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [2/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 192 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 25 <SV = 24> <Delay = 5.57>
ST_25 : Operation 193 [1/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 193 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_2_22 = zext i8 %SBUS_data_load_23 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 194 'zext' 'tmp_2_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%norm_out_addr_24 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 195 'getelementptr' 'norm_out_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (3.25ns)   --->   "store i32 %tmp_2_22, i32* %norm_out_addr_24, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 196 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%SBUS_data_addr_24 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 197 'getelementptr' 'SBUS_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 198 [2/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 198 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 26 <SV = 25> <Delay = 5.57>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data) nounwind, !map !20"   --->   Operation 199 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %norm_out) nounwind, !map !26"   --->   Operation 200 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %reverse_out) nounwind, !map !32"   --->   Operation 201 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %channel_data) nounwind, !map !36"   --->   Operation 202 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @RC_RECEIVER_str) nounwind"   --->   Operation 203 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:7]   --->   Operation 204 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:9]   --->   Operation 205 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 206 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 207 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %norm_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 208 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %norm_out, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 209 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %reverse_out, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [9 x i8]* @p_str5, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 210 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %reverse_out, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 211 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %channel_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [10 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 212 'specinterface' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %channel_data, [1 x i8]* @p_str, [12 x i8]* @p_str4, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 213 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 214 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_26 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_2_23 = zext i8 %SBUS_data_load_24 to i32" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 215 'zext' 'tmp_2_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 216 [1/1] (0.00ns)   --->   "%norm_out_addr_25 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 216 'getelementptr' 'norm_out_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 217 [1/1] (3.25ns)   --->   "store i32 %tmp_2_23, i32* %norm_out_addr_25, align 4" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 218 [1/1] (1.55ns)   --->   "%tmp_4 = icmp eq i8 %SBUS_data_load_24, 0" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 218 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 219 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 219 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 220 [1/1] (0.00ns)   --->   "%errors_load = load i8* @errors, align 1" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 220 'load' 'errors_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 221 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 221 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_i = zext i8 %SBUS_data_load_1 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 222 'zext' 'tmp_i' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 223 [1/1] (0.00ns)   --->   "%lookuptable_addr = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 223 'getelementptr' 'lookuptable_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 224 [2/2] (3.25ns)   --->   "%reverse_num = load i8* %lookuptable_addr, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 224 'load' 'reverse_num' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%reverse_out_addr = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 225 'getelementptr' 'reverse_out_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 226 [1/1] (3.25ns)   --->   "store i32 15, i32* %reverse_out_addr, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 226 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_26 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 7)" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 227 'bitselect' 'tmp_63' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 228 [1/1] (0.99ns)   --->   "%tmp_93_cast_cast_cas = select i1 %tmp_63, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 228 'select' 'tmp_93_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 229 [1/1] (0.00ns)   --->   "store i11 %tmp_93_cast_cast_cas, i11* @channels_16, align 2" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 229 'store' <Predicate = (or_cond)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 230 [1/1] (1.91ns)   --->   "%tmp_5 = add i8 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 230 'add' 'tmp_5' <Predicate = (!or_cond)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns)   --->   "store i8 %tmp_5, i8* @errors, align 1" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 231 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 232 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%norm_out_addr_15 = getelementptr [4096 x i32]* %norm_out, i64 0, i64 25" [RC_Receiver/RC_Receiver.cpp:57]   --->   Operation 233 'getelementptr' 'norm_out_addr_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 234 [1/1] (3.25ns)   --->   "store i32 69, i32* %norm_out_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:57]   --->   Operation 234 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 235 [1/2] (3.25ns)   --->   "%reverse_num = load i8* %lookuptable_addr, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 235 'load' 'reverse_num' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_i1 = zext i8 %SBUS_data_load_2 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 236 'zext' 'tmp_i1' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.00ns)   --->   "%lookuptable_addr_1 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 237 'getelementptr' 'lookuptable_addr_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 238 [2/2] (3.25ns)   --->   "%reverse_num_1 = load i8* %lookuptable_addr_1, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 238 'load' 'reverse_num_1' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%reverse_out_addr_25 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 239 'getelementptr' 'reverse_out_addr_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (3.25ns)   --->   "store i32 0, i32* %reverse_out_addr_25, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 240 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_27 : Operation 241 [1/1] (1.76ns)   --->   "br label %2" [RC_Receiver/RC_Receiver.cpp:98]   --->   Operation 241 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%channels_16_load = load i11* @channels_16, align 2"   --->   Operation 242 'load' 'channels_16_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_109_15 = zext i11 %channels_16_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 243 'zext' 'tmp_109_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%channel_data_addr_16 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 244 'getelementptr' 'channel_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [1/1] (3.25ns)   --->   "store i32 %tmp_109_15, i32* %channel_data_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 245 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 246 [1/2] (3.25ns)   --->   "%reverse_num_1 = load i8* %lookuptable_addr_1, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 246 'load' 'reverse_num_1' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_i2 = zext i8 %SBUS_data_load_3 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 247 'zext' 'tmp_i2' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (0.00ns)   --->   "%lookuptable_addr_2 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i2" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 248 'getelementptr' 'lookuptable_addr_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 249 [2/2] (3.25ns)   --->   "%reverse_num_2 = load i8* %lookuptable_addr_2, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 249 'load' 'reverse_num_2' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_28 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %reverse_num_1 to i3" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 250 'trunc' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_1, i8 %reverse_num)" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 251 'bitconcatenate' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 252 [1/1] (0.00ns)   --->   "store i11 %tmp_3, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 252 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_8 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %reverse_num_1, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 253 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "%errors_loc = phi i8 [ %errors_load, %._crit_edge5 ], [ %tmp_5, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:101]   --->   Operation 254 'phi' 'errors_loc' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_68 = zext i8 %errors_loc to i32" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 255 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%reverse_out_addr_19 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 25" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 256 'getelementptr' 'reverse_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (3.25ns)   --->   "store i32 %tmp_68, i32* %reverse_out_addr_19, align 4" [RC_Receiver/RC_Receiver.cpp:109]   --->   Operation 257 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 258 [1/2] (3.25ns)   --->   "%reverse_num_2 = load i8* %lookuptable_addr_2, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 258 'load' 'reverse_num_2' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_i3 = zext i8 %SBUS_data_load_4 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 259 'zext' 'tmp_i3' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (0.00ns)   --->   "%lookuptable_addr_3 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i3" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 260 'getelementptr' 'lookuptable_addr_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 261 [2/2] (3.25ns)   --->   "%reverse_num_3 = load i8* %lookuptable_addr_3, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 261 'load' 'reverse_num_3' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_105_1 = zext i8 %reverse_num to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 262 'zext' 'tmp_105_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%reverse_out_addr_1 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 263 'getelementptr' 'reverse_out_addr_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (3.25ns)   --->   "store i32 %tmp_105_1, i32* %reverse_out_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 264 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i8 %reverse_num_2 to i6" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 265 'trunc' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_6, i5 %tmp_8)" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 266 'bitconcatenate' 'tmp_s' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "store i11 %tmp_s, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:77]   --->   Operation 267 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %reverse_num_2, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 268 'partselect' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 269 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 269 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_67 = zext i11 %channels_0_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 270 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 271 [1/1] (0.00ns)   --->   "%channel_data_addr = getelementptr [4096 x i32]* %channel_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 271 'getelementptr' 'channel_data_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 272 [1/1] (3.25ns)   --->   "store i32 %tmp_67, i32* %channel_data_addr, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 272 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 273 [1/2] (3.25ns)   --->   "%reverse_num_3 = load i8* %lookuptable_addr_3, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 273 'load' 'reverse_num_3' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_i4 = zext i8 %SBUS_data_load_5 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 274 'zext' 'tmp_i4' <Predicate = (or_cond)> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%lookuptable_addr_4 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i4" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 275 'getelementptr' 'lookuptable_addr_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_30 : Operation 276 [2/2] (3.25ns)   --->   "%reverse_num_4 = load i8* %lookuptable_addr_4, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 276 'load' 'reverse_num_4' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_105_2 = zext i8 %reverse_num_1 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 277 'zext' 'tmp_105_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%reverse_out_addr_2 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 278 'getelementptr' 'reverse_out_addr_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (3.25ns)   --->   "store i32 %tmp_105_2, i32* %reverse_out_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 279 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 280 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_109_1 = zext i11 %channels_1_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 281 'zext' 'tmp_109_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%channel_data_addr_1 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 282 'getelementptr' 'channel_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (3.25ns)   --->   "store i32 %tmp_109_1, i32* %channel_data_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 283 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 284 [1/2] (3.25ns)   --->   "%reverse_num_4 = load i8* %lookuptable_addr_4, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 284 'load' 'reverse_num_4' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i8 %SBUS_data_load_6 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 285 'zext' 'tmp_i5' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 286 [1/1] (0.00ns)   --->   "%lookuptable_addr_5 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i5" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 286 'getelementptr' 'lookuptable_addr_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 287 [2/2] (3.25ns)   --->   "%reverse_num_5 = load i8* %lookuptable_addr_5, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 287 'load' 'reverse_num_5' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_31 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_105_3 = zext i8 %reverse_num_2 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 288 'zext' 'tmp_105_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 289 [1/1] (0.00ns)   --->   "%reverse_out_addr_3 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 289 'getelementptr' 'reverse_out_addr_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 290 [1/1] (3.25ns)   --->   "store i32 %tmp_105_3, i32* %reverse_out_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 290 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_9 = zext i2 %tmp_7 to i8" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 291 'zext' 'tmp_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %reverse_num_3, i2 0)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 292 'bitconcatenate' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i8 %reverse_num_4 to i1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 293 'trunc' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_9)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 294 'bitconcatenate' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 295 [1/1] (0.99ns)   --->   "%tmp_13 = or i10 %tmp_12, %tmp_10" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 295 'or' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_14 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_11, i10 %tmp_13)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 296 'bitconcatenate' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "store i11 %tmp_14, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 297 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %reverse_num_4, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 298 'partselect' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 299 [1/2] (3.25ns)   --->   "%reverse_num_5 = load i8* %lookuptable_addr_5, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 299 'load' 'reverse_num_5' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i8 %SBUS_data_load_7 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 300 'zext' 'tmp_i6' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 301 [1/1] (0.00ns)   --->   "%lookuptable_addr_6 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i6" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 301 'getelementptr' 'lookuptable_addr_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 302 [2/2] (3.25ns)   --->   "%reverse_num_6 = load i8* %lookuptable_addr_6, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 302 'load' 'reverse_num_6' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_32 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_105_4 = zext i8 %reverse_num_3 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 303 'zext' 'tmp_105_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 304 [1/1] (0.00ns)   --->   "%reverse_out_addr_4 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 304 'getelementptr' 'reverse_out_addr_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 305 [1/1] (3.25ns)   --->   "store i32 %tmp_105_4, i32* %reverse_out_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 305 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_32 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i8 %reverse_num_5 to i4" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 306 'trunc' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_16, i7 %tmp_15)" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 307 'bitconcatenate' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "store i11 %tmp_17, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 308 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %reverse_num_5, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 309 'partselect' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_32 : Operation 310 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 310 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_109_2 = zext i11 %channels_2_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 311 'zext' 'tmp_109_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 312 [1/1] (0.00ns)   --->   "%channel_data_addr_2 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 312 'getelementptr' 'channel_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 313 [1/1] (3.25ns)   --->   "store i32 %tmp_109_2, i32* %channel_data_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 313 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 314 [1/2] (3.25ns)   --->   "%reverse_num_6 = load i8* %lookuptable_addr_6, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 314 'load' 'reverse_num_6' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_i7 = zext i8 %SBUS_data_load_8 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 315 'zext' 'tmp_i7' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 316 [1/1] (0.00ns)   --->   "%lookuptable_addr_7 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i7" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 316 'getelementptr' 'lookuptable_addr_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 317 [2/2] (3.25ns)   --->   "%reverse_num_7 = load i8* %lookuptable_addr_7, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 317 'load' 'reverse_num_7' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_33 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_105_5 = zext i8 %reverse_num_4 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 318 'zext' 'tmp_105_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 319 [1/1] (0.00ns)   --->   "%reverse_out_addr_5 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 319 'getelementptr' 'reverse_out_addr_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 320 [1/1] (3.25ns)   --->   "store i32 %tmp_105_5, i32* %reverse_out_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 320 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_33 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i8 %reverse_num_6 to i7" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 321 'trunc' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_20 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_19, i4 %tmp_18)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 322 'bitconcatenate' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 323 [1/1] (0.00ns)   --->   "store i11 %tmp_20, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 323 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_6, i32 7)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 324 'bitselect' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_33 : Operation 325 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 325 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_109_3 = zext i11 %channels_3_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 326 'zext' 'tmp_109_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 327 [1/1] (0.00ns)   --->   "%channel_data_addr_3 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 327 'getelementptr' 'channel_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 328 [1/1] (3.25ns)   --->   "store i32 %tmp_109_3, i32* %channel_data_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 329 [1/2] (3.25ns)   --->   "%reverse_num_7 = load i8* %lookuptable_addr_7, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 329 'load' 'reverse_num_7' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_i8 = zext i8 %SBUS_data_load_9 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 330 'zext' 'tmp_i8' <Predicate = (or_cond)> <Delay = 0.00>
ST_34 : Operation 331 [1/1] (0.00ns)   --->   "%lookuptable_addr_8 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i8" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 331 'getelementptr' 'lookuptable_addr_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_34 : Operation 332 [2/2] (3.25ns)   --->   "%reverse_num_8 = load i8* %lookuptable_addr_8, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 332 'load' 'reverse_num_8' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_34 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_105_6 = zext i8 %reverse_num_5 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 333 'zext' 'tmp_105_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_34 : Operation 334 [1/1] (0.00ns)   --->   "%reverse_out_addr_6 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 334 'getelementptr' 'reverse_out_addr_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_34 : Operation 335 [1/1] (3.25ns)   --->   "store i32 %tmp_105_6, i32* %reverse_out_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 335 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_34 : Operation 336 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 336 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_109_4 = zext i11 %channels_4_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 337 'zext' 'tmp_109_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 338 [1/1] (0.00ns)   --->   "%channel_data_addr_4 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 338 'getelementptr' 'channel_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 339 [1/1] (3.25ns)   --->   "store i32 %tmp_109_4, i32* %channel_data_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 339 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 35 <SV = 34> <Delay = 3.25>
ST_35 : Operation 340 [1/2] (3.25ns)   --->   "%reverse_num_8 = load i8* %lookuptable_addr_8, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 340 'load' 'reverse_num_8' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_i9 = zext i8 %SBUS_data_load_10 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 341 'zext' 'tmp_i9' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 342 [1/1] (0.00ns)   --->   "%lookuptable_addr_9 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i9" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 342 'getelementptr' 'lookuptable_addr_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 343 [2/2] (3.25ns)   --->   "%reverse_num_9 = load i8* %lookuptable_addr_9, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 343 'load' 'reverse_num_9' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_35 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_105_7 = zext i8 %reverse_num_6 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 344 'zext' 'tmp_105_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%reverse_out_addr_7 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 345 'getelementptr' 'reverse_out_addr_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 346 [1/1] (3.25ns)   --->   "store i32 %tmp_105_7, i32* %reverse_out_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 346 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_22 = zext i1 %tmp_21 to i8" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 347 'zext' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_23 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %reverse_num_7, i1 false)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 348 'bitconcatenate' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i8 %reverse_num_8 to i2" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 349 'trunc' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_25 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_22)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 350 'bitconcatenate' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 351 [1/1] (0.99ns)   --->   "%tmp_26 = or i9 %tmp_25, %tmp_23" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 351 'or' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_27 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_24, i9 %tmp_26)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 352 'bitconcatenate' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 353 [1/1] (0.00ns)   --->   "store i11 %tmp_27, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 353 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_28 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %reverse_num_8, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 354 'partselect' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 3.25>
ST_36 : Operation 355 [1/2] (3.25ns)   --->   "%reverse_num_9 = load i8* %lookuptable_addr_9, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 355 'load' 'reverse_num_9' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_i10 = zext i8 %SBUS_data_load_11 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 356 'zext' 'tmp_i10' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 357 [1/1] (0.00ns)   --->   "%lookuptable_addr_10 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i10" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 357 'getelementptr' 'lookuptable_addr_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 358 [2/2] (3.25ns)   --->   "%reverse_num_10 = load i8* %lookuptable_addr_10, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 358 'load' 'reverse_num_10' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_36 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_105_8 = zext i8 %reverse_num_7 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 359 'zext' 'tmp_105_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 360 [1/1] (0.00ns)   --->   "%reverse_out_addr_8 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 360 'getelementptr' 'reverse_out_addr_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 361 [1/1] (3.25ns)   --->   "store i32 %tmp_105_8, i32* %reverse_out_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 361 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_36 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i8 %reverse_num_9 to i5" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 362 'trunc' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_30 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_29, i6 %tmp_28)" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 363 'bitconcatenate' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 364 [1/1] (0.00ns)   --->   "store i11 %tmp_30, i11* @channels_6, align 2" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 364 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_31 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %reverse_num_9, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 365 'partselect' 'tmp_31' <Predicate = (or_cond)> <Delay = 0.00>
ST_36 : Operation 366 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 366 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_109_5 = zext i11 %channels_5_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 367 'zext' 'tmp_109_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 368 [1/1] (0.00ns)   --->   "%channel_data_addr_5 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 368 'getelementptr' 'channel_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 369 [1/1] (3.25ns)   --->   "store i32 %tmp_109_5, i32* %channel_data_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 369 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 37 <SV = 36> <Delay = 3.25>
ST_37 : Operation 370 [1/2] (3.25ns)   --->   "%reverse_num_10 = load i8* %lookuptable_addr_10, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 370 'load' 'reverse_num_10' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_i11 = zext i8 %SBUS_data_load_12 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 371 'zext' 'tmp_i11' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 372 [1/1] (0.00ns)   --->   "%lookuptable_addr_11 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i11" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 372 'getelementptr' 'lookuptable_addr_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 373 [2/2] (3.25ns)   --->   "%reverse_num_11 = load i8* %lookuptable_addr_11, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 373 'load' 'reverse_num_11' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_37 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_105_9 = zext i8 %reverse_num_8 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 374 'zext' 'tmp_105_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 375 [1/1] (0.00ns)   --->   "%reverse_out_addr_9 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 375 'getelementptr' 'reverse_out_addr_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 376 [1/1] (3.25ns)   --->   "store i32 %tmp_105_9, i32* %reverse_out_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 376 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_37 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %reverse_num_10, i3 %tmp_31)" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 377 'bitconcatenate' 'tmp_32' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 378 [1/1] (0.00ns)   --->   "store i11 %tmp_32, i11* @channels_7, align 2" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 378 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_37 : Operation 379 [1/1] (0.00ns)   --->   "%channels_6_load = load i11* @channels_6, align 2"   --->   Operation 379 'load' 'channels_6_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_109_6 = zext i11 %channels_6_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 380 'zext' 'tmp_109_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 381 [1/1] (0.00ns)   --->   "%channel_data_addr_6 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 381 'getelementptr' 'channel_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 382 [1/1] (3.25ns)   --->   "store i32 %tmp_109_6, i32* %channel_data_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 382 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 38 <SV = 37> <Delay = 3.25>
ST_38 : Operation 383 [1/2] (3.25ns)   --->   "%reverse_num_11 = load i8* %lookuptable_addr_11, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 383 'load' 'reverse_num_11' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_i12 = zext i8 %SBUS_data_load_13 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 384 'zext' 'tmp_i12' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 385 [1/1] (0.00ns)   --->   "%lookuptable_addr_12 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i12" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 385 'getelementptr' 'lookuptable_addr_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 386 [2/2] (3.25ns)   --->   "%reverse_num_12 = load i8* %lookuptable_addr_12, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 386 'load' 'reverse_num_12' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_38 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_105_s = zext i8 %reverse_num_9 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 387 'zext' 'tmp_105_s' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%reverse_out_addr_10 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 388 'getelementptr' 'reverse_out_addr_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (3.25ns)   --->   "store i32 %tmp_105_s, i32* %reverse_out_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 389 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "%channels_7_load = load i11* @channels_7, align 2"   --->   Operation 390 'load' 'channels_7_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_109_7 = zext i11 %channels_7_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 391 'zext' 'tmp_109_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%channel_data_addr_7 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 392 'getelementptr' 'channel_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (3.25ns)   --->   "store i32 %tmp_109_7, i32* %channel_data_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 393 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 394 [1/2] (3.25ns)   --->   "%reverse_num_12 = load i8* %lookuptable_addr_12, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 394 'load' 'reverse_num_12' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_i13 = zext i8 %SBUS_data_load_14 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 395 'zext' 'tmp_i13' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 396 [1/1] (0.00ns)   --->   "%lookuptable_addr_13 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i13" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 396 'getelementptr' 'lookuptable_addr_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 397 [2/2] (3.25ns)   --->   "%reverse_num_13 = load i8* %lookuptable_addr_13, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 397 'load' 'reverse_num_13' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_39 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_105_10 = zext i8 %reverse_num_10 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 398 'zext' 'tmp_105_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 399 [1/1] (0.00ns)   --->   "%reverse_out_addr_11 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 399 'getelementptr' 'reverse_out_addr_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 400 [1/1] (3.25ns)   --->   "store i32 %tmp_105_10, i32* %reverse_out_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 400 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_39 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_33 = trunc i8 %reverse_num_12 to i3" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 401 'trunc' 'tmp_33' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_33, i8 %reverse_num_11)" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 402 'bitconcatenate' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 403 [1/1] (0.00ns)   --->   "store i11 %tmp_34, i11* @channels_8, align 2" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 403 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_39 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %reverse_num_12, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 404 'partselect' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 3.25>
ST_40 : Operation 405 [1/2] (3.25ns)   --->   "%reverse_num_13 = load i8* %lookuptable_addr_13, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 405 'load' 'reverse_num_13' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_i14 = zext i8 %SBUS_data_load_15 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 406 'zext' 'tmp_i14' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (0.00ns)   --->   "%lookuptable_addr_14 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i14" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 407 'getelementptr' 'lookuptable_addr_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 408 [2/2] (3.25ns)   --->   "%reverse_num_14 = load i8* %lookuptable_addr_14, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 408 'load' 'reverse_num_14' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_40 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_105_11 = zext i8 %reverse_num_11 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 409 'zext' 'tmp_105_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 410 [1/1] (0.00ns)   --->   "%reverse_out_addr_12 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 410 'getelementptr' 'reverse_out_addr_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 411 [1/1] (3.25ns)   --->   "store i32 %tmp_105_11, i32* %reverse_out_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 411 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_40 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i8 %reverse_num_13 to i6" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 412 'trunc' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_37 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_36, i5 %tmp_35)" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 413 'bitconcatenate' 'tmp_37' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "store i11 %tmp_37, i11* @channels_9, align 2" [RC_Receiver/RC_Receiver.cpp:85]   --->   Operation 414 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %reverse_num_13, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 415 'partselect' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (0.00ns)   --->   "%channels_8_load = load i11* @channels_8, align 2"   --->   Operation 416 'load' 'channels_8_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 417 [1/1] (0.00ns)   --->   "%tmp_109_8 = zext i11 %channels_8_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 417 'zext' 'tmp_109_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 418 [1/1] (0.00ns)   --->   "%channel_data_addr_8 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 418 'getelementptr' 'channel_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 419 [1/1] (3.25ns)   --->   "store i32 %tmp_109_8, i32* %channel_data_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 41 <SV = 40> <Delay = 3.25>
ST_41 : Operation 420 [1/2] (3.25ns)   --->   "%reverse_num_14 = load i8* %lookuptable_addr_14, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 420 'load' 'reverse_num_14' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_i15 = zext i8 %SBUS_data_load_16 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 421 'zext' 'tmp_i15' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 422 [1/1] (0.00ns)   --->   "%lookuptable_addr_15 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i15" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 422 'getelementptr' 'lookuptable_addr_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 423 [2/2] (3.25ns)   --->   "%reverse_num_15 = load i8* %lookuptable_addr_15, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 423 'load' 'reverse_num_15' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_41 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_105_12 = zext i8 %reverse_num_12 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 424 'zext' 'tmp_105_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 425 [1/1] (0.00ns)   --->   "%reverse_out_addr_13 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 425 'getelementptr' 'reverse_out_addr_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_41 : Operation 426 [1/1] (3.25ns)   --->   "store i32 %tmp_105_12, i32* %reverse_out_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 426 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_41 : Operation 427 [1/1] (0.00ns)   --->   "%channels_9_load = load i11* @channels_9, align 2"   --->   Operation 427 'load' 'channels_9_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_109_9 = zext i11 %channels_9_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 428 'zext' 'tmp_109_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 429 [1/1] (0.00ns)   --->   "%channel_data_addr_9 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 429 'getelementptr' 'channel_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 430 [1/1] (3.25ns)   --->   "store i32 %tmp_109_9, i32* %channel_data_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 42 <SV = 41> <Delay = 3.25>
ST_42 : Operation 431 [1/2] (3.25ns)   --->   "%reverse_num_15 = load i8* %lookuptable_addr_15, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 431 'load' 'reverse_num_15' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_i16 = zext i8 %SBUS_data_load_17 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 432 'zext' 'tmp_i16' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 433 [1/1] (0.00ns)   --->   "%lookuptable_addr_16 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i16" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 433 'getelementptr' 'lookuptable_addr_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 434 [2/2] (3.25ns)   --->   "%reverse_num_16 = load i8* %lookuptable_addr_16, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 434 'load' 'reverse_num_16' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_42 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_105_13 = zext i8 %reverse_num_13 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 435 'zext' 'tmp_105_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 436 [1/1] (0.00ns)   --->   "%reverse_out_addr_14 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 436 'getelementptr' 'reverse_out_addr_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 437 [1/1] (3.25ns)   --->   "store i32 %tmp_105_13, i32* %reverse_out_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 437 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_42 : Operation 438 [1/1] (0.00ns)   --->   "%tmp_39 = zext i2 %tmp_38 to i8" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 438 'zext' 'tmp_39' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_40 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %reverse_num_14, i2 0)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 439 'bitconcatenate' 'tmp_40' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i8 %reverse_num_15 to i1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 440 'trunc' 'tmp_41' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 441 [1/1] (0.00ns)   --->   "%tmp_42 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_39)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 441 'bitconcatenate' 'tmp_42' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 442 [1/1] (0.99ns)   --->   "%tmp_43 = or i10 %tmp_42, %tmp_40" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 442 'or' 'tmp_43' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_44 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_41, i10 %tmp_43)" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 443 'bitconcatenate' 'tmp_44' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 444 [1/1] (0.00ns)   --->   "store i11 %tmp_44, i11* @channels_10, align 2" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 444 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_42 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_45 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %reverse_num_15, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 445 'partselect' 'tmp_45' <Predicate = (or_cond)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 3.25>
ST_43 : Operation 446 [1/2] (3.25ns)   --->   "%reverse_num_16 = load i8* %lookuptable_addr_16, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 446 'load' 'reverse_num_16' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_i17 = zext i8 %SBUS_data_load_18 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 447 'zext' 'tmp_i17' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 448 [1/1] (0.00ns)   --->   "%lookuptable_addr_17 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i17" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 448 'getelementptr' 'lookuptable_addr_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 449 [2/2] (3.25ns)   --->   "%reverse_num_17 = load i8* %lookuptable_addr_17, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 449 'load' 'reverse_num_17' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_43 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_105_14 = zext i8 %reverse_num_14 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 450 'zext' 'tmp_105_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 451 [1/1] (0.00ns)   --->   "%reverse_out_addr_15 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 451 'getelementptr' 'reverse_out_addr_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 452 [1/1] (3.25ns)   --->   "store i32 %tmp_105_14, i32* %reverse_out_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 452 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_43 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_46 = trunc i8 %reverse_num_16 to i4" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 453 'trunc' 'tmp_46' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_47 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_46, i7 %tmp_45)" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 454 'bitconcatenate' 'tmp_47' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 455 [1/1] (0.00ns)   --->   "store i11 %tmp_47, i11* @channels_11, align 2" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 455 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_48 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %reverse_num_16, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 456 'partselect' 'tmp_48' <Predicate = (or_cond)> <Delay = 0.00>
ST_43 : Operation 457 [1/1] (0.00ns)   --->   "%channels_10_load = load i11* @channels_10, align 2"   --->   Operation 457 'load' 'channels_10_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_109_s = zext i11 %channels_10_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 458 'zext' 'tmp_109_s' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 459 [1/1] (0.00ns)   --->   "%channel_data_addr_10 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 459 'getelementptr' 'channel_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 460 [1/1] (3.25ns)   --->   "store i32 %tmp_109_s, i32* %channel_data_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 44 <SV = 43> <Delay = 3.25>
ST_44 : Operation 461 [1/2] (3.25ns)   --->   "%reverse_num_17 = load i8* %lookuptable_addr_17, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 461 'load' 'reverse_num_17' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_i18 = zext i8 %SBUS_data_load_19 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 462 'zext' 'tmp_i18' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 463 [1/1] (0.00ns)   --->   "%lookuptable_addr_18 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i18" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 463 'getelementptr' 'lookuptable_addr_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 464 [2/2] (3.25ns)   --->   "%reverse_num_18 = load i8* %lookuptable_addr_18, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 464 'load' 'reverse_num_18' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_44 : Operation 465 [1/1] (0.00ns)   --->   "%tmp_105_15 = zext i8 %reverse_num_15 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 465 'zext' 'tmp_105_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 466 [1/1] (0.00ns)   --->   "%reverse_out_addr_16 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 466 'getelementptr' 'reverse_out_addr_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 467 [1/1] (3.25ns)   --->   "store i32 %tmp_105_15, i32* %reverse_out_addr_16, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 467 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_44 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i8 %reverse_num_17 to i7" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 468 'trunc' 'tmp_49' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_50 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_49, i4 %tmp_48)" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 469 'bitconcatenate' 'tmp_50' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 470 [1/1] (0.00ns)   --->   "store i11 %tmp_50, i11* @channels_12, align 2" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 470 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_17, i32 7)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 471 'bitselect' 'tmp_51' <Predicate = (or_cond)> <Delay = 0.00>
ST_44 : Operation 472 [1/1] (0.00ns)   --->   "%channels_11_load = load i11* @channels_11, align 2"   --->   Operation 472 'load' 'channels_11_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_109_10 = zext i11 %channels_11_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 473 'zext' 'tmp_109_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 474 [1/1] (0.00ns)   --->   "%channel_data_addr_11 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 474 'getelementptr' 'channel_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 475 [1/1] (3.25ns)   --->   "store i32 %tmp_109_10, i32* %channel_data_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 475 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 45 <SV = 44> <Delay = 3.25>
ST_45 : Operation 476 [1/2] (3.25ns)   --->   "%reverse_num_18 = load i8* %lookuptable_addr_18, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 476 'load' 'reverse_num_18' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_i19 = zext i8 %SBUS_data_load_20 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 477 'zext' 'tmp_i19' <Predicate = (or_cond)> <Delay = 0.00>
ST_45 : Operation 478 [1/1] (0.00ns)   --->   "%lookuptable_addr_19 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i19" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 478 'getelementptr' 'lookuptable_addr_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_45 : Operation 479 [2/2] (3.25ns)   --->   "%reverse_num_19 = load i8* %lookuptable_addr_19, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 479 'load' 'reverse_num_19' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_45 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_105_16 = zext i8 %reverse_num_16 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 480 'zext' 'tmp_105_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%reverse_out_addr_17 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 481 'getelementptr' 'reverse_out_addr_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (3.25ns)   --->   "store i32 %tmp_105_16, i32* %reverse_out_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 482 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_45 : Operation 483 [1/1] (0.00ns)   --->   "%channels_12_load = load i11* @channels_12, align 2"   --->   Operation 483 'load' 'channels_12_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_109_11 = zext i11 %channels_12_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 484 'zext' 'tmp_109_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 485 [1/1] (0.00ns)   --->   "%channel_data_addr_12 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 485 'getelementptr' 'channel_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 486 [1/1] (3.25ns)   --->   "store i32 %tmp_109_11, i32* %channel_data_addr_12, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 486 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 46 <SV = 45> <Delay = 3.25>
ST_46 : Operation 487 [1/2] (3.25ns)   --->   "%reverse_num_19 = load i8* %lookuptable_addr_19, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 487 'load' 'reverse_num_19' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_i20 = zext i8 %SBUS_data_load_21 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 488 'zext' 'tmp_i20' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 489 [1/1] (0.00ns)   --->   "%lookuptable_addr_20 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i20" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 489 'getelementptr' 'lookuptable_addr_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 490 [2/2] (3.25ns)   --->   "%reverse_num_20 = load i8* %lookuptable_addr_20, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 490 'load' 'reverse_num_20' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "%tmp_105_17 = zext i8 %reverse_num_17 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 491 'zext' 'tmp_105_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 492 [1/1] (0.00ns)   --->   "%reverse_out_addr_18 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 492 'getelementptr' 'reverse_out_addr_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 493 [1/1] (3.25ns)   --->   "store i32 %tmp_105_17, i32* %reverse_out_addr_18, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 493 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_46 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_52 = zext i1 %tmp_51 to i8" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 494 'zext' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_53 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %reverse_num_18, i1 false)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 495 'bitconcatenate' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i8 %reverse_num_19 to i2" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 496 'trunc' 'tmp_54' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_55 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_52)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 497 'bitconcatenate' 'tmp_55' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 498 [1/1] (0.99ns)   --->   "%tmp_56 = or i9 %tmp_55, %tmp_53" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 498 'or' 'tmp_56' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_57 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_54, i9 %tmp_56)" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 499 'bitconcatenate' 'tmp_57' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 500 [1/1] (0.00ns)   --->   "store i11 %tmp_57, i11* @channels_13, align 2" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 500 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_46 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_58 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %reverse_num_19, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 501 'partselect' 'tmp_58' <Predicate = (or_cond)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 3.25>
ST_47 : Operation 502 [1/2] (3.25ns)   --->   "%reverse_num_20 = load i8* %lookuptable_addr_20, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 502 'load' 'reverse_num_20' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_i21 = zext i8 %SBUS_data_load_22 to i64" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 503 'zext' 'tmp_i21' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 504 [1/1] (0.00ns)   --->   "%lookuptable_addr_21 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i21" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 504 'getelementptr' 'lookuptable_addr_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 505 [2/2] (3.25ns)   --->   "%reverse_num_21 = load i8* %lookuptable_addr_21, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 505 'load' 'reverse_num_21' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_47 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_105_18 = zext i8 %reverse_num_18 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 506 'zext' 'tmp_105_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 507 [1/1] (0.00ns)   --->   "%reverse_out_addr_20 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 507 'getelementptr' 'reverse_out_addr_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 508 [1/1] (3.25ns)   --->   "store i32 %tmp_105_18, i32* %reverse_out_addr_20, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 508 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_47 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i8 %reverse_num_20 to i5" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 509 'trunc' 'tmp_59' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_60 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_59, i6 %tmp_58)" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 510 'bitconcatenate' 'tmp_60' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 511 [1/1] (0.00ns)   --->   "store i11 %tmp_60, i11* @channels_14, align 2" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 511 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %reverse_num_20, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 512 'partselect' 'tmp_61' <Predicate = (or_cond)> <Delay = 0.00>
ST_47 : Operation 513 [1/1] (0.00ns)   --->   "%channels_13_load = load i11* @channels_13, align 2"   --->   Operation 513 'load' 'channels_13_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_109_12 = zext i11 %channels_13_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 514 'zext' 'tmp_109_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 515 [1/1] (0.00ns)   --->   "%channel_data_addr_13 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 515 'getelementptr' 'channel_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 516 [1/1] (3.25ns)   --->   "store i32 %tmp_109_12, i32* %channel_data_addr_13, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 48 <SV = 47> <Delay = 3.25>
ST_48 : Operation 517 [1/2] (3.25ns)   --->   "%reverse_num_21 = load i8* %lookuptable_addr_21, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 517 'load' 'reverse_num_21' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_i22 = zext i8 %SBUS_data_load_23 to i64" [RC_Receiver/RC_Receiver.cpp:92]   --->   Operation 518 'zext' 'tmp_i22' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 519 [1/1] (0.00ns)   --->   "%lookuptable_addr_22 = getelementptr inbounds [256 x i8]* @lookuptable, i64 0, i64 %tmp_i22" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 519 'getelementptr' 'lookuptable_addr_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 520 [2/2] (3.25ns)   --->   "%reverse_num_22 = load i8* %lookuptable_addr_22, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 520 'load' 'reverse_num_22' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_105_19 = zext i8 %reverse_num_19 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 521 'zext' 'tmp_105_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (0.00ns)   --->   "%reverse_out_addr_21 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 522 'getelementptr' 'reverse_out_addr_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 523 [1/1] (3.25ns)   --->   "store i32 %tmp_105_19, i32* %reverse_out_addr_21, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 523 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_62 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %reverse_num_21, i3 %tmp_61)" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 524 'bitconcatenate' 'tmp_62' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "store i11 %tmp_62, i11* @channels_15, align 2" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 525 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%channels_14_load = load i11* @channels_14, align 2"   --->   Operation 526 'load' 'channels_14_load' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_109_13 = zext i11 %channels_14_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 527 'zext' 'tmp_109_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 528 [1/1] (0.00ns)   --->   "%channel_data_addr_14 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 528 'getelementptr' 'channel_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 529 [1/1] (3.25ns)   --->   "store i32 %tmp_109_13, i32* %channel_data_addr_14, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 529 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 49 <SV = 48> <Delay = 4.24>
ST_49 : Operation 530 [1/2] (3.25ns)   --->   "%reverse_num_22 = load i8* %lookuptable_addr_22, align 1" [RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64]   --->   Operation 530 'load' 'reverse_num_22' <Predicate = (or_cond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_49 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_105_20 = zext i8 %reverse_num_20 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 531 'zext' 'tmp_105_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_49 : Operation 532 [1/1] (0.00ns)   --->   "%reverse_out_addr_22 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 532 'getelementptr' 'reverse_out_addr_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_49 : Operation 533 [1/1] (3.25ns)   --->   "store i32 %tmp_105_20, i32* %reverse_out_addr_22, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 533 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_49 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_22, i32 1)" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 534 'bitselect' 'tmp_64' <Predicate = (or_cond)> <Delay = 0.00>
ST_49 : Operation 535 [1/1] (0.99ns)   --->   "%tmp_96_cast_cast_cas = select i1 %tmp_64, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 535 'select' 'tmp_96_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 536 [1/1] (0.00ns)   --->   "store i11 %tmp_96_cast_cast_cas, i11* @channels_17, align 2" [RC_Receiver/RC_Receiver.cpp:93]   --->   Operation 536 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_49 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %reverse_num_22, i32 2)" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 537 'bitselect' 'tmp_65' <Predicate = (or_cond)> <Delay = 0.00>
ST_49 : Operation 538 [1/1] (0.00ns)   --->   "%channels_15_load = load i11* @channels_15, align 2"   --->   Operation 538 'load' 'channels_15_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_109_14 = zext i11 %channels_15_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 539 'zext' 'tmp_109_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 540 [1/1] (0.00ns)   --->   "%channel_data_addr_15 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 540 'getelementptr' 'channel_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 541 [1/1] (3.25ns)   --->   "store i32 %tmp_109_14, i32* %channel_data_addr_15, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 541 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 50 <SV = 49> <Delay = 3.25>
ST_50 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_105_21 = zext i8 %reverse_num_21 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 542 'zext' 'tmp_105_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_50 : Operation 543 [1/1] (0.00ns)   --->   "%reverse_out_addr_23 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 543 'getelementptr' 'reverse_out_addr_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_50 : Operation 544 [1/1] (3.25ns)   --->   "store i32 %tmp_105_21, i32* %reverse_out_addr_23, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 544 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_50 : Operation 545 [1/1] (0.00ns)   --->   "%channels_17_load = load i11* @channels_17, align 2"   --->   Operation 545 'load' 'channels_17_load' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_109_16 = zext i11 %channels_17_load to i32" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 546 'zext' 'tmp_109_16' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 547 [1/1] (0.00ns)   --->   "%channel_data_addr_17 = getelementptr [4096 x i32]* %channel_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 547 'getelementptr' 'channel_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 548 [1/1] (3.25ns)   --->   "store i32 %tmp_109_16, i32* %channel_data_addr_17, align 4" [RC_Receiver/RC_Receiver.cpp:107]   --->   Operation 548 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 51 <SV = 50> <Delay = 3.25>
ST_51 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_105_22 = zext i8 %reverse_num_22 to i32" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 549 'zext' 'tmp_105_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_51 : Operation 550 [1/1] (0.00ns)   --->   "%reverse_out_addr_24 = getelementptr [4096 x i32]* %reverse_out, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 550 'getelementptr' 'reverse_out_addr_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_51 : Operation 551 [1/1] (3.25ns)   --->   "store i32 %tmp_105_22, i32* %reverse_out_addr_24, align 4" [RC_Receiver/RC_Receiver.cpp:71]   --->   Operation 551 'store' <Predicate = (or_cond)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_51 : Operation 552 [1/1] (0.00ns)   --->   "br i1 %tmp_65, label %1, label %._crit_edge5" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 552 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_51 : Operation 553 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 553 'load' 'lost_load' <Predicate = (or_cond & tmp_65)> <Delay = 0.00>
ST_51 : Operation 554 [1/1] (2.55ns)   --->   "%tmp_66 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 554 'add' 'tmp_66' <Predicate = (or_cond & tmp_65)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 555 [1/1] (0.00ns)   --->   "store i32 %tmp_66, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 555 'store' <Predicate = (or_cond & tmp_65)> <Delay = 0.00>
ST_51 : Operation 556 [1/1] (0.00ns)   --->   "br label %._crit_edge5" [RC_Receiver/RC_Receiver.cpp:96]   --->   Operation 556 'br' <Predicate = (or_cond & tmp_65)> <Delay = 0.00>
ST_51 : Operation 557 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:111]   --->   Operation 557 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:38) [41]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [42]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [42]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [45]  (3.25 ns)

 <State 3>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [47]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_1', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [50]  (3.25 ns)

 <State 4>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [52]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_2', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [55]  (3.25 ns)

 <State 5>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [57]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_3', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [60]  (3.25 ns)

 <State 6>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [62]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_4', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [65]  (3.25 ns)

 <State 7>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [67]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_5', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [70]  (3.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [72]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_6', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [75]  (3.25 ns)

 <State 9>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [77]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_7', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [80]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [82]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_8', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [85]  (3.25 ns)

 <State 11>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [87]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_9', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [90]  (3.25 ns)

 <State 12>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [92]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_s', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [95]  (3.25 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [97]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_10', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [100]  (3.25 ns)

 <State 14>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [102]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_11', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [105]  (3.25 ns)

 <State 15>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [107]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_12', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [110]  (3.25 ns)

 <State 16>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [112]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_13', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [115]  (3.25 ns)

 <State 17>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [117]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_14', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [120]  (3.25 ns)

 <State 18>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [122]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_15', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [125]  (3.25 ns)

 <State 19>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [127]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_16', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [130]  (3.25 ns)

 <State 20>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [132]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_17', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [135]  (3.25 ns)

 <State 21>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [137]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_18', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [140]  (3.25 ns)

 <State 22>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [142]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_19', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [145]  (3.25 ns)

 <State 23>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [147]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_20', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [150]  (3.25 ns)

 <State 24>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [152]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_21', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [155]  (3.25 ns)

 <State 25>: 5.58ns
The critical path consists of the following:
	'load' operation ('num', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [157]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_22', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [160]  (3.25 ns)

 <State 26>: 5.58ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_24', RC_Receiver/RC_Receiver.cpp:38) on array 'SBUS_data' [162]  (2.32 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:41) of variable 'tmp_2_23', RC_Receiver/RC_Receiver.cpp:41 on array 'norm_out' [165]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('norm_out_addr_15', RC_Receiver/RC_Receiver.cpp:57) [176]  (0 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:57) of constant 69 on array 'norm_out' [177]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [183]  (3.25 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:76) of variable 'tmp_3', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64 on static variable 'channels_0' [322]  (0 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [186]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [189]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [192]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [195]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [198]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [201]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [204]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [207]  (3.25 ns)

 <State 37>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [210]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [213]  (3.25 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [216]  (3.25 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [219]  (3.25 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:85) of variable 'tmp_37', RC_Receiver/RC_Receiver.cpp:85 on static variable 'channels_9' [364]  (0 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [222]  (3.25 ns)

 <State 42>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [225]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [228]  (3.25 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [231]  (3.25 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:88) of variable 'tmp_50', RC_Receiver/RC_Receiver.cpp:88 on static variable 'channels_12' [380]  (0 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [234]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [237]  (3.25 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:89) of variable 'tmp_57', RC_Receiver/RC_Receiver.cpp:89 on static variable 'channels_13' [388]  (0 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [240]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [243]  (3.25 ns)

 <State 49>: 4.25ns
The critical path consists of the following:
	'load' operation ('reverse_num', RC_Receiver/RC_Receiver.h:38->RC_Receiver/RC_Receiver.cpp:64) on array 'lookuptable' [246]  (3.25 ns)
	'select' operation ('tmp_96_cast_cast_cas', RC_Receiver/RC_Receiver.cpp:93) [400]  (0.993 ns)
	'store' operation (RC_Receiver/RC_Receiver.cpp:93) of variable 'tmp_96_cast_cast_cas', RC_Receiver/RC_Receiver.cpp:93 on static variable 'channels_17' [401]  (0 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'store' operation (RC_Receiver/RC_Receiver.cpp:71) of variable 'tmp_105_21', RC_Receiver/RC_Receiver.cpp:71 on array 'reverse_out' [314]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'store' operation (RC_Receiver/RC_Receiver.cpp:71) of variable 'tmp_105_22', RC_Receiver/RC_Receiver.cpp:71 on array 'reverse_out' [317]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
