// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module poly_R2_inv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_coeffs_address0,
        r_coeffs_ce0,
        r_coeffs_we0,
        r_coeffs_d0,
        r_coeffs_q0,
        a_coeffs_address0,
        a_coeffs_ce0,
        a_coeffs_q0
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_state47 = 48'd70368744177664;
parameter    ap_ST_fsm_state48 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] r_coeffs_address0;
output   r_coeffs_ce0;
output  [1:0] r_coeffs_we0;
output  [15:0] r_coeffs_d0;
input  [15:0] r_coeffs_q0;
output  [9:0] a_coeffs_address0;
output   a_coeffs_ce0;
input  [15:0] a_coeffs_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] r_coeffs_address0;
reg r_coeffs_ce0;
reg[1:0] r_coeffs_we0;
reg[15:0] r_coeffs_d0;
reg a_coeffs_ce0;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] i_25_fu_592_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond9_fu_581_p2;
wire   [9:0] i_26_fu_604_p2;
wire    ap_CS_fsm_state3;
wire   [9:0] i_27_fu_621_p2;
reg   [9:0] i_27_reg_1659;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp_218_fu_627_p1;
reg   [63:0] tmp_218_reg_1664;
wire   [0:0] exitcond7_fu_615_p2;
wire   [9:0] i_28_fu_647_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond6_fu_641_p2;
wire   [10:0] j_7_fu_664_p2;
reg   [10:0] j_7_reg_1700;
wire    ap_CS_fsm_state7;
wire  signed [29:0] k_6_cast_cast_fu_702_p1;
reg  signed [29:0] k_6_cast_cast_reg_1705;
wire   [0:0] exitcond5_fu_658_p2;
wire   [15:0] f_coeffs_q0;
reg  signed [15:0] temp_r_coeffs_load_reg_1710;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_275_fu_706_p1;
reg   [0:0] tmp_275_reg_1716;
wire   [10:0] s_assign_cast_fu_710_p1;
reg   [10:0] s_assign_cast_reg_1721;
wire   [0:0] tmp_276_fu_728_p3;
reg   [0:0] tmp_276_reg_1726;
wire   [15:0] tmp_222_fu_736_p1;
reg   [15:0] tmp_222_reg_1731;
wire   [15:0] tmp_i3_cast_fu_752_p3;
reg   [15:0] tmp_i3_cast_reg_1736;
wire   [9:0] i_20_fu_766_p2;
reg   [9:0] i_20_reg_1745;
wire    ap_CS_fsm_state9;
reg   [9:0] temp_r_coeffs_addr_8_reg_1750;
wire   [0:0] exitcond_i5_fu_760_p2;
reg   [9:0] g_coeffs_addr_4_reg_1755;
wire   [9:0] i_21_fu_809_p2;
reg   [9:0] i_21_reg_1763;
wire    ap_CS_fsm_state11;
reg   [9:0] b_coeffs_addr_6_reg_1768;
wire   [0:0] exitcond_i9_fu_803_p2;
reg   [9:0] r_coeffs_addr_16_reg_1773;
wire   [15:0] degf_3_fu_851_p2;
reg   [15:0] degf_3_reg_1778;
wire   [15:0] degg_2_fu_857_p2;
reg   [15:0] degg_2_reg_1783;
wire   [15:0] tmp_228_fu_863_p3;
reg   [15:0] tmp_228_reg_1788;
wire   [9:0] i_22_fu_902_p2;
reg   [9:0] i_22_reg_1797;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond4_fu_896_p2;
reg   [9:0] temp_r_coeffs_addr_10_reg_1807;
wire   [15:0] g_coeffs_q0;
reg  signed [15:0] g_coeffs_load_3_reg_1812;
wire    ap_CS_fsm_state14;
wire  signed [15:0] tmp_234_fu_1631_p2;
reg  signed [15:0] tmp_234_reg_1817;
wire    ap_CS_fsm_state15;
wire   [9:0] i_24_fu_931_p2;
reg   [9:0] i_24_reg_1825;
wire    ap_CS_fsm_state17;
wire   [0:0] exitcond3_fu_925_p2;
reg   [9:0] b_coeffs_addr_7_reg_1835;
wire   [0:0] tmp_i_fu_943_p2;
reg   [0:0] tmp_i_reg_1840;
reg  signed [15:0] r_coeffs_load_reg_1845;
wire    ap_CS_fsm_state18;
wire   [15:0] tmp_240_fu_953_p2;
reg   [15:0] tmp_240_reg_1850;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire   [0:0] exitcond_i_fu_959_p2;
reg   [0:0] done_reg_444;
reg   [9:0] temp_r_coeffs_addr_12_reg_1863;
wire   [9:0] i_31_fu_981_p2;
reg   [9:0] i_31_reg_1868;
wire   [15:0] tmp_i_66_fu_996_p3;
reg   [15:0] tmp_i_66_reg_1873;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [0:0] exitcond_i3_fu_1010_p2;
reg   [9:0] r_coeffs_addr_15_reg_1886;
wire   [9:0] i_32_fu_1038_p2;
reg   [9:0] i_32_reg_1891;
wire   [15:0] degf_4_fu_1044_p2;
reg   [15:0] degf_4_reg_1896;
wire   [10:0] k_7_fu_1048_p2;
reg   [10:0] k_7_reg_1901;
reg   [0:0] tmp_335_reg_1906;
wire   [9:0] i_29_fu_1088_p2;
reg   [9:0] i_29_reg_1914;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_223_fu_1094_p1;
reg   [63:0] tmp_223_reg_1919;
wire   [0:0] exitcond2_fu_1082_p2;
wire   [3:0] i_30_fu_1109_p2;
reg   [3:0] i_30_reg_1932;
wire    ap_CS_fsm_state29;
wire   [10:0] tmp_281_cast_fu_1121_p1;
reg   [10:0] tmp_281_cast_reg_1937;
wire   [0:0] exitcond1_fu_1103_p2;
wire   [9:0] j_8_fu_1135_p2;
reg   [9:0] j_8_reg_1945;
wire    ap_CS_fsm_state30;
wire   [0:0] exitcond_fu_1129_p2;
wire   [7:0] b_assign_2_cast_fu_1156_p3;
reg   [7:0] b_assign_2_cast_reg_1955;
wire    ap_CS_fsm_state44;
wire   [10:0] i_23_fu_1180_p2;
reg   [10:0] i_23_reg_1968;
wire    ap_CS_fsm_state46;
wire   [0:0] tmp_279_fu_1186_p1;
reg   [0:0] tmp_279_reg_1973;
wire   [0:0] exitcond_i8_fu_1174_p2;
reg   [9:0] r_coeffs_addr_17_reg_1984;
wire  signed [29:0] tmp_36_fu_1284_p1;
wire   [3:0] start_pos_fu_1288_p3;
reg   [3:0] start_pos_reg_1994;
wire    ap_CS_fsm_state47;
wire   [3:0] end_pos_fu_1296_p2;
reg   [3:0] end_pos_reg_2000;
wire   [4:0] tmp_291_fu_1363_p2;
reg   [4:0] tmp_291_reg_2006;
wire   [15:0] tmp_294_fu_1373_p2;
reg   [15:0] tmp_294_reg_2011;
wire   [7:0] tmp_315_fu_1477_p1;
reg   [7:0] tmp_315_reg_2016;
reg   [9:0] b_coeffs_address0;
reg    b_coeffs_ce0;
reg    b_coeffs_we0;
reg   [15:0] b_coeffs_d0;
wire   [15:0] b_coeffs_q0;
reg   [9:0] f_coeffs_address0;
reg    f_coeffs_ce0;
reg    f_coeffs_we0;
reg   [15:0] f_coeffs_d0;
reg   [9:0] g_coeffs_address0;
reg    g_coeffs_ce0;
reg    g_coeffs_we0;
reg   [15:0] g_coeffs_d0;
reg   [9:0] i_reg_353;
reg   [9:0] i_1_reg_364;
wire   [0:0] exitcond8_fu_598_p2;
reg   [9:0] i_2_reg_375;
wire    ap_CS_fsm_state5;
reg   [9:0] i_3_reg_386;
reg   [15:0] degf_reg_397;
wire    ap_CS_fsm_state26;
reg   [10:0] k_reg_409;
reg   [10:0] j_reg_421;
reg   [15:0] degg_reg_432;
reg   [9:0] i_i4_reg_456;
wire    ap_CS_fsm_state10;
reg   [9:0] i_i8_reg_467;
wire    ap_CS_fsm_state12;
reg   [9:0] i_4_reg_478;
wire    ap_CS_fsm_state16;
reg   [9:0] i_5_reg_489;
wire    ap_CS_fsm_state20;
reg   [9:0] i_i_reg_500;
wire    ap_CS_fsm_state22;
reg   [9:0] i_i2_reg_511;
wire    ap_CS_fsm_state25;
reg   [9:0] i_6_reg_522;
wire    ap_CS_fsm_state28;
reg   [29:0] k_1_reg_533;
reg   [3:0] i_7_reg_543;
reg   [9:0] j_1_reg_554;
wire    ap_CS_fsm_state45;
reg   [10:0] i_i7_reg_566;
wire    ap_CS_fsm_state48;
wire   [63:0] tmp_fu_587_p1;
wire   [63:0] tmp_s_fu_610_p1;
wire   [63:0] tmp_219_fu_653_p1;
wire   [63:0] tmp_307_i_fu_772_p1;
wire   [63:0] tmp_307_i2_fu_815_p1;
wire   [63:0] tmp_233_fu_908_p1;
wire   [63:0] tmp_237_fu_937_p1;
wire   [63:0] tmp_34_i_fu_965_p1;
wire   [63:0] tmp_36_i_fu_976_p1;
wire   [63:0] tmp_29_i_fu_1022_p1;
wire   [63:0] tmp_31_i_fu_1033_p1;
wire   [63:0] tmp_231_fu_1164_p1;
wire   [63:0] tmp_232_fu_1169_p1;
wire   [63:0] gepindex2_cast_fu_1234_p1;
wire   [63:0] gepindex2335_cast_fu_1269_p1;
wire   [15:0] tmp_309_i2_fu_882_p2;
wire   [15:0] tmp_310_i2_fu_889_p2;
wire   [15:0] tmp_32_i_fu_1067_p3;
wire   [15:0] tmp_27_i_fu_1076_p2;
wire   [15:0] tmp_333_fu_1614_p2;
wire   [1:0] mask_fu_1624_p2;
wire   [15:0] tmp_254_cast_fu_636_p1;
wire   [15:0] tmp_309_i_fu_789_p2;
wire   [15:0] tmp_236_fu_918_p2;
wire   [15:0] tmp_37_i_fu_987_p3;
wire   [15:0] tmp_33_i_fu_1003_p2;
wire   [15:0] tmp_310_i_fu_796_p2;
reg   [3:0] grp_fu_577_p0;
reg   [3:0] grp_fu_577_p1;
wire   [0:0] tmp_273_fu_632_p1;
wire   [10:0] tmp_220_fu_674_p2;
wire   [0:0] tmp_274_fu_680_p3;
wire   [11:0] k_cast_fu_670_p1;
wire   [11:0] tmp_261_cast_cast_fu_688_p3;
wire   [11:0] k_6_fu_696_p2;
wire  signed [15:0] tmp_275_fu_706_p0;
wire   [16:0] tmp_264_cast_fu_714_p1;
wire   [16:0] tmp_265_cast_fu_718_p1;
wire   [16:0] tmp_221_fu_722_p2;
wire   [0:0] tmp21_fu_740_p2;
wire   [0:0] swap_fu_746_p2;
wire   [15:0] tmp_308_i_fu_778_p2;
wire   [15:0] t_fu_784_p2;
wire   [0:0] tmp22_fu_827_p2;
wire   [0:0] tmp_226_fu_832_p2;
wire   [15:0] tmp_225_fu_821_p2;
wire   [15:0] tmp_271_cast_fu_837_p3;
wire   [15:0] tmp_227_fu_845_p2;
wire   [15:0] tmp_308_i2_fu_871_p2;
wire   [15:0] t_2_fu_877_p2;
wire   [15:0] tmp_235_fu_914_p2;
wire  signed [15:0] tmp_238_fu_1635_p2;
wire   [15:0] tmp_239_fu_949_p2;
wire   [9:0] tmp_35_i_fu_970_p2;
wire   [9:0] tmp_28_i_fu_1016_p2;
wire   [9:0] tmp_30_i_fu_1027_p2;
wire   [15:0] tmp_241_fu_1053_p2;
wire   [9:0] i_7_cast_fu_1099_p1;
wire   [9:0] tmp_224_fu_1115_p2;
wire   [10:0] j_1_cast_fu_1125_p1;
wire   [10:0] grp_fu_1146_p0;
wire   [0:0] tmp_277_fu_1152_p1;
wire   [10:0] grp_fu_1146_p2;
wire   [9:0] adjSize_fu_1190_p4;
wire   [14:0] adjSize309_cast_fu_1200_p1;
wire   [14:0] mem_index_gep_fu_1204_p2;
wire   [9:0] tmp_280_fu_1210_p1;
wire   [0:0] addrCmp_fu_1214_p2;
wire   [9:0] gepindex_fu_1220_p2;
wire   [9:0] gepindex2_fu_1226_p3;
wire   [14:0] mem_index_gep2_fu_1239_p2;
wire   [9:0] tmp_298_fu_1245_p1;
wire   [0:0] addrCmp2_fu_1249_p2;
wire   [9:0] gepindex4_fu_1255_p2;
wire   [9:0] gepindex5_fu_1261_p3;
wire   [28:0] tmp_278_fu_1274_p4;
wire   [4:0] tmp_282_fu_1303_p1;
wire   [4:0] tmp_283_fu_1307_p1;
wire   [0:0] grp_fu_577_p2;
wire   [4:0] tmp_285_fu_1321_p2;
wire   [4:0] tmp_287_fu_1333_p2;
reg   [15:0] tmp_284_fu_1311_p4;
wire   [4:0] tmp_286_fu_1327_p2;
wire   [4:0] tmp_288_fu_1339_p3;
wire   [4:0] tmp_290_fu_1355_p3;
wire   [15:0] tmp_289_fu_1347_p3;
wire   [15:0] tmp_292_fu_1369_p1;
wire   [4:0] tmp_300_fu_1385_p1;
wire   [4:0] tmp_301_fu_1389_p1;
wire   [0:0] tmp_299_fu_1379_p2;
wire   [4:0] tmp_303_fu_1403_p2;
wire   [4:0] tmp_305_fu_1415_p2;
reg   [15:0] tmp_302_fu_1393_p4;
wire   [4:0] tmp_304_fu_1409_p2;
wire   [4:0] tmp_306_fu_1421_p3;
wire   [4:0] tmp_308_fu_1437_p3;
wire   [4:0] tmp_309_fu_1445_p2;
wire   [15:0] tmp_307_fu_1429_p3;
wire   [15:0] tmp_310_fu_1451_p1;
wire   [15:0] tmp_311_fu_1455_p1;
wire   [15:0] tmp_312_fu_1459_p2;
wire   [15:0] tmp_313_fu_1465_p2;
wire   [15:0] tmp_314_fu_1471_p2;
wire   [15:0] tmp_293_fu_1481_p1;
wire   [15:0] tmp_295_fu_1484_p2;
wire   [15:0] tmp_296_fu_1490_p2;
wire   [7:0] tmp_297_fu_1495_p1;
wire   [7:0] tmp_i9_fu_1499_p2;
wire   [7:0] tmp_i2_fu_1504_p2;
wire   [7:0] tmp_311_i_fu_1509_p2;
wire   [4:0] tmp_317_fu_1514_p1;
wire   [4:0] tmp_318_fu_1517_p1;
wire   [4:0] tmp_320_fu_1524_p2;
wire   [4:0] tmp_321_fu_1530_p3;
wire   [4:0] tmp_323_fu_1546_p3;
wire   [4:0] tmp_322_fu_1538_p3;
wire   [4:0] tmp_324_fu_1554_p2;
wire   [15:0] tmp_319_fu_1520_p1;
wire   [15:0] tmp_325_fu_1560_p1;
wire   [15:0] tmp_328_fu_1572_p2;
reg   [15:0] tmp_329_fu_1578_p4;
wire   [15:0] tmp_326_fu_1564_p1;
wire   [15:0] tmp_327_fu_1568_p1;
wire   [15:0] tmp_331_fu_1596_p2;
wire   [15:0] tmp_332_fu_1602_p2;
wire   [15:0] tmp_330_fu_1588_p3;
wire   [15:0] p_demorgan_fu_1608_p2;
wire   [1:0] tmp_334_fu_1621_p1;
reg    grp_fu_1146_ap_start;
wire    grp_fu_1146_ap_done;
reg   [47:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
end

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 701 ),
    .AddressWidth( 10 ))
b_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_coeffs_address0),
    .ce0(b_coeffs_ce0),
    .we0(b_coeffs_we0),
    .d0(b_coeffs_d0),
    .q0(b_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 701 ),
    .AddressWidth( 10 ))
f_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_coeffs_address0),
    .ce0(f_coeffs_ce0),
    .we0(f_coeffs_we0),
    .d0(f_coeffs_d0),
    .q0(f_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 701 ),
    .AddressWidth( 10 ))
g_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_coeffs_address0),
    .ce0(g_coeffs_ce0),
    .we0(g_coeffs_we0),
    .d0(g_coeffs_d0),
    .q0(g_coeffs_q0)
);

crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1146_ap_start),
    .done(grp_fu_1146_ap_done),
    .din0(grp_fu_1146_p0),
    .din1(11'd701),
    .ce(1'b1),
    .dout(grp_fu_1146_p2)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U55(
    .din0(temp_r_coeffs_load_reg_1710),
    .din1(g_coeffs_load_3_reg_1812),
    .dout(tmp_234_fu_1631_p2)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U56(
    .din0(temp_r_coeffs_load_reg_1710),
    .din1(r_coeffs_load_reg_1845),
    .dout(tmp_238_fu_1635_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
        degf_reg_397 <= 16'd700;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        degf_reg_397 <= degf_4_reg_1896;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
        degg_reg_432 <= 16'd700;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        degg_reg_432 <= degg_2_reg_1783;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
        done_reg_444 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        done_reg_444 <= tmp_335_reg_1906;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_reg_364 <= i_26_fu_604_p2;
    end else if (((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_364 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond8_fu_598_p2 == 1'd1))) begin
        i_2_reg_375 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_375 <= i_27_reg_1659;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond7_fu_615_p2 == 1'd1))) begin
        i_3_reg_386 <= 10'd0;
    end else if (((exitcond6_fu_641_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_3_reg_386 <= i_28_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_4_reg_478 <= i_22_reg_1797;
    end else if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_803_p2 == 1'd1))) begin
        i_4_reg_478 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_896_p2 == 1'd1))) begin
        i_5_reg_489 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        i_5_reg_489 <= i_24_reg_1825;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i_6_reg_522 <= i_29_reg_1914;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_658_p2 == 1'd1))) begin
        i_6_reg_522 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1082_p2 == 1'd1))) begin
        i_7_reg_543 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1174_p2 == 1'd1))) begin
        i_7_reg_543 <= i_30_reg_1932;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_i2_reg_511 <= i_32_reg_1891;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_i2_reg_511 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_i4_reg_456 <= i_20_reg_1745;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_i4_reg_456 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i_i7_reg_566 <= i_23_reg_1968;
    end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1129_p2 == 1'd1))) begin
        i_i7_reg_566 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i5_fu_760_p2 == 1'd1))) begin
        i_i8_reg_467 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_i8_reg_467 <= i_21_reg_1763;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        i_i_reg_500 <= i_31_reg_1868;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_925_p2 == 1'd1))) begin
        i_i_reg_500 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_353 <= i_25_fu_592_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_353 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_1103_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        j_1_reg_554 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        j_1_reg_554 <= j_8_reg_1945;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
        j_reg_421 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j_reg_421 <= j_7_reg_1700;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1082_p2 == 1'd1))) begin
        k_1_reg_533 <= k_6_cast_cast_reg_1705;
    end else if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1174_p2 == 1'd1))) begin
        k_1_reg_533 <= tmp_36_fu_1284_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
        k_reg_409 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        k_reg_409 <= k_7_reg_1901;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1129_p2 == 1'd1))) begin
        b_assign_2_cast_reg_1955 <= b_assign_2_cast_fu_1156_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i9_fu_803_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        b_coeffs_addr_6_reg_1768 <= tmp_307_i2_fu_815_p1;
        r_coeffs_addr_16_reg_1773 <= tmp_307_i2_fu_815_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_925_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        b_coeffs_addr_7_reg_1835 <= tmp_237_fu_937_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_803_p2 == 1'd1))) begin
        degf_3_reg_1778 <= degf_3_fu_851_p2;
        degg_2_reg_1783 <= degg_2_fu_857_p2;
        tmp_228_reg_1788 <= tmp_228_fu_863_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1010_p2 == 1'd1))) begin
        degf_4_reg_1896 <= degf_4_fu_1044_p2;
        k_7_reg_1901 <= k_7_fu_1048_p2;
        tmp_335_reg_1906 <= tmp_241_fu_1053_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        end_pos_reg_2000[3] <= end_pos_fu_1296_p2[3];
        start_pos_reg_1994[3] <= start_pos_fu_1288_p3[3];
        tmp_291_reg_2006[4 : 1] <= tmp_291_fu_1363_p2[4 : 1];
        tmp_294_reg_2011 <= tmp_294_fu_1373_p2;
        tmp_315_reg_2016 <= tmp_315_fu_1477_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i5_fu_760_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        g_coeffs_addr_4_reg_1755 <= tmp_307_i_fu_772_p1;
        temp_r_coeffs_addr_8_reg_1750 <= tmp_307_i_fu_772_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        g_coeffs_load_3_reg_1812 <= g_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_20_reg_1745 <= i_20_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_21_reg_1763 <= i_21_fu_809_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_22_reg_1797 <= i_22_fu_902_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        i_23_reg_1968 <= i_23_fu_1180_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_24_reg_1825 <= i_24_fu_931_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_27_reg_1659 <= i_27_fu_621_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_29_reg_1914 <= i_29_fu_1088_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_30_reg_1932 <= i_30_fu_1109_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i_31_reg_1868 <= i_31_fu_981_p2;
        temp_r_coeffs_addr_12_reg_1863 <= tmp_36_i_fu_976_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i3_fu_1010_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        i_32_reg_1891 <= i_32_fu_1038_p2;
        r_coeffs_addr_15_reg_1886 <= tmp_31_i_fu_1033_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_7_reg_1700 <= j_7_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j_8_reg_1945 <= j_8_fu_1135_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_658_p2 == 1'd1))) begin
        k_6_cast_cast_reg_1705 <= k_6_cast_cast_fu_702_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i8_fu_1174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        r_coeffs_addr_17_reg_1984 <= gepindex2335_cast_fu_1269_p1;
        tmp_279_reg_1973 <= tmp_279_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_coeffs_load_reg_1845 <= r_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        s_assign_cast_reg_1721[0] <= s_assign_cast_fu_710_p1[0];
        temp_r_coeffs_load_reg_1710 <= f_coeffs_q0;
        tmp_222_reg_1731[0] <= tmp_222_fu_736_p1[0];
        tmp_275_reg_1716 <= tmp_275_fu_706_p1;
        tmp_276_reg_1726 <= tmp_221_fu_722_p2[32'd15];
        tmp_i3_cast_reg_1736 <= tmp_i3_cast_fu_752_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_896_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        temp_r_coeffs_addr_10_reg_1807 <= tmp_233_fu_908_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_615_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_218_reg_1664[9 : 0] <= tmp_218_fu_627_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1082_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_223_reg_1919[9 : 0] <= tmp_223_fu_1094_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_234_reg_1817 <= tmp_234_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_240_reg_1850 <= tmp_240_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_1103_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_281_cast_reg_1937[9 : 0] <= tmp_281_cast_fu_1121_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_i_66_reg_1873 <= tmp_i_66_fu_996_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_925_p2 == 1'd1))) begin
        tmp_i_reg_1840 <= tmp_i_fu_943_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_coeffs_ce0 = 1'b1;
    end else begin
        a_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1103_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1103_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        b_coeffs_address0 = tmp_223_fu_1094_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        b_coeffs_address0 = b_coeffs_addr_7_reg_1835;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_coeffs_address0 = b_coeffs_addr_6_reg_1768;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_coeffs_address0 = tmp_307_i2_fu_815_p1;
    end else if (((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_address0 = 64'd0;
    end else if (((exitcond9_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_address0 = tmp_fu_587_p1;
    end else begin
        b_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11) | ((exitcond9_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        b_coeffs_ce0 = 1'b1;
    end else begin
        b_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        b_coeffs_d0 = tmp_240_reg_1850;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_coeffs_d0 = tmp_309_i2_fu_882_p2;
    end else if (((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_d0 = 16'd1;
    end else if (((exitcond9_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_d0 = 16'd0;
    end else begin
        b_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | ((exitcond9_fu_581_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        b_coeffs_we0 = 1'b1;
    end else begin
        b_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        f_coeffs_address0 = gepindex2_cast_fu_1234_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        f_coeffs_address0 = tmp_232_fu_1169_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_12_reg_1863;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_959_p2 == 1'd1)))) begin
        f_coeffs_address0 = 64'd700;
    end else if (((done_reg_444 == 1'd0) & (exitcond_i_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        f_coeffs_address0 = tmp_36_i_fu_976_p1;
    end else if (((exitcond_i_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (done_reg_444 == 1'd1))) begin
        f_coeffs_address0 = tmp_34_i_fu_965_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        f_coeffs_address0 = temp_r_coeffs_addr_10_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_8_reg_1750;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        f_coeffs_address0 = tmp_307_i_fu_772_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        f_coeffs_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_address0 = tmp_218_reg_1664;
    end else begin
        f_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_959_p2 == 1'd1)) | ((done_reg_444 == 1'd0) & (exitcond_i_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((exitcond_i_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (done_reg_444 == 1'd1)))) begin
        f_coeffs_ce0 = 1'b1;
    end else begin
        f_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        f_coeffs_d0 = r_coeffs_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        f_coeffs_d0 = tmp_33_i_fu_1003_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        f_coeffs_d0 = tmp_37_i_fu_987_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        f_coeffs_d0 = tmp_236_fu_918_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        f_coeffs_d0 = tmp_309_i_fu_789_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_d0 = tmp_254_cast_fu_636_p1;
    end else begin
        f_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state23))) begin
        f_coeffs_we0 = 1'b1;
    end else begin
        f_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        g_coeffs_address0 = tmp_233_fu_908_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_coeffs_address0 = g_coeffs_addr_4_reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        g_coeffs_address0 = tmp_307_i_fu_772_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_address0 = tmp_219_fu_653_p1;
    end else begin
        g_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        g_coeffs_ce0 = 1'b1;
    end else begin
        g_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        g_coeffs_d0 = tmp_310_i_fu_796_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_d0 = 16'd1;
    end else begin
        g_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((exitcond6_fu_641_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        g_coeffs_we0 = 1'b1;
    end else begin
        g_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_1129_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_1146_ap_start = 1'b1;
    end else begin
        grp_fu_1146_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_577_p0 = start_pos_reg_1994;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_577_p0 = start_pos_fu_1288_p3;
    end else begin
        grp_fu_577_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_577_p1 = end_pos_reg_2000;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_577_p1 = end_pos_fu_1296_p2;
    end else begin
        grp_fu_577_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_address0 = r_coeffs_addr_17_reg_1984;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        r_coeffs_address0 = gepindex2335_cast_fu_1269_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        r_coeffs_address0 = tmp_231_fu_1164_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        r_coeffs_address0 = tmp_223_reg_1919;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        r_coeffs_address0 = r_coeffs_addr_15_reg_1886;
    end else if (((1'b1 == ap_CS_fsm_state26) | ((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1010_p2 == 1'd1)))) begin
        r_coeffs_address0 = 64'd0;
    end else if (((exitcond_i3_fu_1010_p2 == 1'd0) & (done_reg_444 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        r_coeffs_address0 = tmp_31_i_fu_1033_p1;
    end else if (((exitcond_i3_fu_1010_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (done_reg_444 == 1'd1))) begin
        r_coeffs_address0 = tmp_29_i_fu_1022_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        r_coeffs_address0 = tmp_237_fu_937_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        r_coeffs_address0 = r_coeffs_addr_16_reg_1773;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        r_coeffs_address0 = tmp_307_i2_fu_815_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_coeffs_address0 = tmp_s_fu_610_p1;
    end else begin
        r_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1010_p2 == 1'd1)) | ((exitcond_i3_fu_1010_p2 == 1'd0) & (done_reg_444 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((exitcond_i3_fu_1010_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (done_reg_444 == 1'd1)))) begin
        r_coeffs_ce0 = 1'b1;
    end else begin
        r_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_d0 = tmp_333_fu_1614_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        r_coeffs_d0 = b_coeffs_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        r_coeffs_d0 = tmp_27_i_fu_1076_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        r_coeffs_d0 = tmp_32_i_fu_1067_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        r_coeffs_d0 = tmp_310_i2_fu_889_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_coeffs_d0 = 16'd0;
    end else begin
        r_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_we0 = mask_fu_1624_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state26) | ((exitcond8_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        r_coeffs_we0 = 2'd3;
    end else begin
        r_coeffs_we0 = 2'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond9_fu_581_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond8_fu_598_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond7_fu_615_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_641_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_658_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i5_fu_760_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_803_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_896_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_925_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_959_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1010_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1082_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1103_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1129_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1174_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_coeffs_address0 = tmp_218_fu_627_p1;

assign addrCmp2_fu_1249_p2 = ((mem_index_gep2_fu_1239_p2 < 15'd23024) ? 1'b1 : 1'b0);

assign addrCmp_fu_1214_p2 = ((mem_index_gep_fu_1204_p2 < 15'd24426) ? 1'b1 : 1'b0);

assign adjSize309_cast_fu_1200_p1 = adjSize_fu_1190_p4;

assign adjSize_fu_1190_p4 = {{i_i7_reg_566[10:1]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_assign_2_cast_fu_1156_p3 = ((tmp_277_fu_1152_p1[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign degf_3_fu_851_p2 = (tmp_227_fu_845_p2 ^ degf_reg_397);

assign degf_4_fu_1044_p2 = (degf_3_reg_1778 - tmp_222_reg_1731);

assign degg_2_fu_857_p2 = (tmp_227_fu_845_p2 ^ degg_reg_432);

assign end_pos_fu_1296_p2 = (start_pos_fu_1288_p3 | 4'd7);

assign exitcond1_fu_1103_p2 = ((i_7_reg_543 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond2_fu_1082_p2 = ((i_6_reg_522 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond3_fu_925_p2 = ((i_5_reg_489 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond4_fu_896_p2 = ((i_4_reg_478 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond5_fu_658_p2 = ((j_reg_421 == 11'd1399) ? 1'b1 : 1'b0);

assign exitcond6_fu_641_p2 = ((i_3_reg_386 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond7_fu_615_p2 = ((i_2_reg_375 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond8_fu_598_p2 = ((i_1_reg_364 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond9_fu_581_p2 = ((i_reg_353 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond_fu_1129_p2 = ((j_1_reg_554 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond_i3_fu_1010_p2 = ((i_i2_reg_511 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond_i5_fu_760_p2 = ((i_i4_reg_456 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond_i8_fu_1174_p2 = ((i_i7_reg_566 == 11'd1402) ? 1'b1 : 1'b0);

assign exitcond_i9_fu_803_p2 = ((i_i8_reg_467 == 10'd701) ? 1'b1 : 1'b0);

assign exitcond_i_fu_959_p2 = ((i_i_reg_500 == 10'd701) ? 1'b1 : 1'b0);

assign gepindex2335_cast_fu_1269_p1 = gepindex5_fu_1261_p3;

assign gepindex2_cast_fu_1234_p1 = gepindex2_fu_1226_p3;

assign gepindex2_fu_1226_p3 = ((addrCmp_fu_1214_p2[0:0] === 1'b1) ? gepindex_fu_1220_p2 : 10'd700);

assign gepindex4_fu_1255_p2 = (10'd205 + tmp_298_fu_1245_p1);

assign gepindex5_fu_1261_p3 = ((addrCmp2_fu_1249_p2[0:0] === 1'b1) ? gepindex4_fu_1255_p2 : 10'd700);

assign gepindex_fu_1220_p2 = ($signed(10'd851) + $signed(tmp_280_fu_1210_p1));

assign grp_fu_1146_p0 = (tmp_281_cast_reg_1937 + j_1_cast_fu_1125_p1);

assign grp_fu_577_p2 = ((grp_fu_577_p0 > grp_fu_577_p1) ? 1'b1 : 1'b0);

assign i_20_fu_766_p2 = (i_i4_reg_456 + 10'd1);

assign i_21_fu_809_p2 = (i_i8_reg_467 + 10'd1);

assign i_22_fu_902_p2 = (i_4_reg_478 + 10'd1);

assign i_23_fu_1180_p2 = (i_i7_reg_566 + 11'd1);

assign i_24_fu_931_p2 = (i_5_reg_489 + 10'd1);

assign i_25_fu_592_p2 = (i_reg_353 + 10'd1);

assign i_26_fu_604_p2 = (i_1_reg_364 + 10'd1);

assign i_27_fu_621_p2 = (i_2_reg_375 + 10'd1);

assign i_28_fu_647_p2 = (i_3_reg_386 + 10'd1);

assign i_29_fu_1088_p2 = (i_6_reg_522 + 10'd1);

assign i_30_fu_1109_p2 = (i_7_reg_543 + 4'd1);

assign i_31_fu_981_p2 = (i_i_reg_500 + 10'd1);

assign i_32_fu_1038_p2 = (i_i2_reg_511 + 10'd1);

assign i_7_cast_fu_1099_p1 = i_7_reg_543;

assign j_1_cast_fu_1125_p1 = j_1_reg_554;

assign j_7_fu_664_p2 = (j_reg_421 + 11'd1);

assign j_8_fu_1135_p2 = (j_1_reg_554 + 10'd1);

assign k_6_cast_cast_fu_702_p1 = $signed(k_6_fu_696_p2);

assign k_6_fu_696_p2 = (k_cast_fu_670_p1 - tmp_261_cast_cast_fu_688_p3);

assign k_7_fu_1048_p2 = (s_assign_cast_reg_1721 + k_reg_409);

assign k_cast_fu_670_p1 = k_reg_409;

assign mask_fu_1624_p2 = 2'd1 << tmp_334_fu_1621_p1;

assign mem_index_gep2_fu_1239_p2 = ($signed(15'd22323) + $signed(adjSize309_cast_fu_1200_p1));

assign mem_index_gep_fu_1204_p2 = ($signed(15'd23725) + $signed(adjSize309_cast_fu_1200_p1));

assign p_demorgan_fu_1608_p2 = (tmp_332_fu_1602_p2 & tmp_331_fu_1596_p2);

assign s_assign_cast_fu_710_p1 = done_reg_444;

assign start_pos_fu_1288_p3 = {{tmp_279_reg_1973}, {3'd0}};

assign swap_fu_746_p2 = (tmp_276_fu_728_p3 & tmp21_fu_740_p2);

assign t_2_fu_877_p2 = (tmp_i3_cast_reg_1736 & tmp_308_i2_fu_871_p2);

assign t_fu_784_p2 = (tmp_i3_cast_reg_1736 & tmp_308_i_fu_778_p2);

assign tmp21_fu_740_p2 = (tmp_275_fu_706_p1 & done_reg_444);

assign tmp22_fu_827_p2 = (tmp_276_reg_1726 & done_reg_444);

assign tmp_218_fu_627_p1 = i_2_reg_375;

assign tmp_219_fu_653_p1 = i_3_reg_386;

assign tmp_220_fu_674_p2 = (11'd700 - k_reg_409);

assign tmp_221_fu_722_p2 = (tmp_264_cast_fu_714_p1 - tmp_265_cast_fu_718_p1);

assign tmp_222_fu_736_p1 = done_reg_444;

assign tmp_223_fu_1094_p1 = i_6_reg_522;

assign tmp_224_fu_1115_p2 = 10'd1 << i_7_cast_fu_1099_p1;

assign tmp_225_fu_821_p2 = (degg_reg_432 ^ degf_reg_397);

assign tmp_226_fu_832_p2 = (tmp_275_reg_1716 & tmp22_fu_827_p2);

assign tmp_227_fu_845_p2 = (tmp_271_cast_fu_837_p3 & tmp_225_fu_821_p2);

assign tmp_228_fu_863_p3 = ((done_reg_444[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_231_fu_1164_p1 = grp_fu_1146_p2;

assign tmp_232_fu_1169_p1 = j_1_reg_554;

assign tmp_233_fu_908_p1 = i_4_reg_478;

assign tmp_235_fu_914_p2 = (tmp_234_reg_1817 & tmp_228_reg_1788);

assign tmp_236_fu_918_p2 = (tmp_235_fu_914_p2 ^ f_coeffs_q0);

assign tmp_237_fu_937_p1 = i_5_reg_489;

assign tmp_239_fu_949_p2 = (tmp_238_fu_1635_p2 & tmp_228_reg_1788);

assign tmp_240_fu_953_p2 = (tmp_239_fu_949_p2 ^ b_coeffs_q0);

assign tmp_241_fu_1053_p2 = (16'd0 - degf_4_fu_1044_p2);

assign tmp_254_cast_fu_636_p1 = tmp_273_fu_632_p1;

assign tmp_261_cast_cast_fu_688_p3 = ((tmp_274_fu_680_p3[0:0] === 1'b1) ? 12'd701 : 12'd0);

assign tmp_264_cast_fu_714_p1 = degf_reg_397;

assign tmp_265_cast_fu_718_p1 = degg_reg_432;

assign tmp_271_cast_fu_837_p3 = ((tmp_226_fu_832_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_273_fu_632_p1 = a_coeffs_q0[0:0];

assign tmp_274_fu_680_p3 = tmp_220_fu_674_p2[32'd10];

assign tmp_275_fu_706_p0 = f_coeffs_q0;

assign tmp_275_fu_706_p1 = tmp_275_fu_706_p0[0:0];

assign tmp_276_fu_728_p3 = tmp_221_fu_722_p2[32'd15];

assign tmp_277_fu_1152_p1 = k_1_reg_533[0:0];

assign tmp_278_fu_1274_p4 = {{k_1_reg_533[29:1]}};

assign tmp_279_fu_1186_p1 = i_i7_reg_566[0:0];

assign tmp_27_i_fu_1076_p2 = (tmp_i_66_reg_1873 & r_coeffs_q0);

assign tmp_280_fu_1210_p1 = mem_index_gep_fu_1204_p2[9:0];

assign tmp_281_cast_fu_1121_p1 = tmp_224_fu_1115_p2;

assign tmp_282_fu_1303_p1 = start_pos_fu_1288_p3;

assign tmp_283_fu_1307_p1 = end_pos_fu_1296_p2;

integer ap_tvar_int_0;

always @ (f_coeffs_q0) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            tmp_284_fu_1311_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_284_fu_1311_p4[ap_tvar_int_0] = f_coeffs_q0[15 - ap_tvar_int_0];
        end
    end
end

assign tmp_285_fu_1321_p2 = (tmp_282_fu_1303_p1 - tmp_283_fu_1307_p1);

assign tmp_286_fu_1327_p2 = (tmp_282_fu_1303_p1 ^ 5'd15);

assign tmp_287_fu_1333_p2 = (tmp_283_fu_1307_p1 - tmp_282_fu_1303_p1);

assign tmp_288_fu_1339_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_285_fu_1321_p2 : tmp_287_fu_1333_p2);

assign tmp_289_fu_1347_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_284_fu_1311_p4 : f_coeffs_q0);

assign tmp_28_i_fu_1016_p2 = ($signed(10'd700) - $signed(i_i2_reg_511));

assign tmp_290_fu_1355_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_286_fu_1327_p2 : tmp_282_fu_1303_p1);

assign tmp_291_fu_1363_p2 = (5'd15 - tmp_288_fu_1339_p3);

assign tmp_292_fu_1369_p1 = tmp_290_fu_1355_p3;

assign tmp_293_fu_1481_p1 = tmp_291_reg_2006;

assign tmp_294_fu_1373_p2 = tmp_289_fu_1347_p3 >> tmp_292_fu_1369_p1;

assign tmp_295_fu_1484_p2 = 16'd65535 >> tmp_293_fu_1481_p1;

assign tmp_296_fu_1490_p2 = (tmp_295_fu_1484_p2 & tmp_294_reg_2011);

assign tmp_297_fu_1495_p1 = tmp_296_fu_1490_p2[7:0];

assign tmp_298_fu_1245_p1 = mem_index_gep2_fu_1239_p2[9:0];

assign tmp_299_fu_1379_p2 = ((start_pos_fu_1288_p3 > end_pos_fu_1296_p2) ? 1'b1 : 1'b0);

assign tmp_29_i_fu_1022_p1 = tmp_28_i_fu_1016_p2;

assign tmp_300_fu_1385_p1 = start_pos_fu_1288_p3;

assign tmp_301_fu_1389_p1 = end_pos_fu_1296_p2;

integer ap_tvar_int_1;

always @ (r_coeffs_q0) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            tmp_302_fu_1393_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_302_fu_1393_p4[ap_tvar_int_1] = r_coeffs_q0[15 - ap_tvar_int_1];
        end
    end
end

assign tmp_303_fu_1403_p2 = (tmp_300_fu_1385_p1 - tmp_301_fu_1389_p1);

assign tmp_304_fu_1409_p2 = (tmp_300_fu_1385_p1 ^ 5'd15);

assign tmp_305_fu_1415_p2 = (tmp_301_fu_1389_p1 - tmp_300_fu_1385_p1);

assign tmp_306_fu_1421_p3 = ((tmp_299_fu_1379_p2[0:0] === 1'b1) ? tmp_303_fu_1403_p2 : tmp_305_fu_1415_p2);

assign tmp_307_fu_1429_p3 = ((tmp_299_fu_1379_p2[0:0] === 1'b1) ? tmp_302_fu_1393_p4 : r_coeffs_q0);

assign tmp_307_i2_fu_815_p1 = i_i8_reg_467;

assign tmp_307_i_fu_772_p1 = i_i4_reg_456;

assign tmp_308_fu_1437_p3 = ((tmp_299_fu_1379_p2[0:0] === 1'b1) ? tmp_304_fu_1409_p2 : tmp_300_fu_1385_p1);

assign tmp_308_i2_fu_871_p2 = (r_coeffs_q0 ^ b_coeffs_q0);

assign tmp_308_i_fu_778_p2 = (g_coeffs_q0 ^ f_coeffs_q0);

assign tmp_309_fu_1445_p2 = (5'd15 - tmp_306_fu_1421_p3);

assign tmp_309_i2_fu_882_p2 = (t_2_fu_877_p2 ^ b_coeffs_q0);

assign tmp_309_i_fu_789_p2 = (t_fu_784_p2 ^ f_coeffs_q0);

assign tmp_30_i_fu_1027_p2 = ($signed(10'd701) - $signed(i_i2_reg_511));

assign tmp_310_fu_1451_p1 = tmp_308_fu_1437_p3;

assign tmp_310_i2_fu_889_p2 = (t_2_fu_877_p2 ^ r_coeffs_q0);

assign tmp_310_i_fu_796_p2 = (t_fu_784_p2 ^ g_coeffs_q0);

assign tmp_311_fu_1455_p1 = tmp_309_fu_1445_p2;

assign tmp_311_i_fu_1509_p2 = (tmp_i2_fu_1504_p2 ^ tmp_315_reg_2016);

assign tmp_312_fu_1459_p2 = tmp_307_fu_1429_p3 >> tmp_310_fu_1451_p1;

assign tmp_313_fu_1465_p2 = 16'd65535 >> tmp_311_fu_1455_p1;

assign tmp_314_fu_1471_p2 = (tmp_313_fu_1465_p2 & tmp_312_fu_1459_p2);

assign tmp_315_fu_1477_p1 = tmp_314_fu_1471_p2[7:0];

assign tmp_317_fu_1514_p1 = start_pos_reg_1994;

assign tmp_318_fu_1517_p1 = end_pos_reg_2000;

assign tmp_319_fu_1520_p1 = tmp_311_i_fu_1509_p2;

assign tmp_31_i_fu_1033_p1 = tmp_30_i_fu_1027_p2;

assign tmp_320_fu_1524_p2 = (tmp_317_fu_1514_p1 ^ 5'd15);

assign tmp_321_fu_1530_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_317_fu_1514_p1 : tmp_318_fu_1517_p1);

assign tmp_322_fu_1538_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_318_fu_1517_p1 : tmp_317_fu_1514_p1);

assign tmp_323_fu_1546_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_320_fu_1524_p2 : tmp_317_fu_1514_p1);

assign tmp_324_fu_1554_p2 = (tmp_321_fu_1530_p3 ^ 5'd15);

assign tmp_325_fu_1560_p1 = tmp_323_fu_1546_p3;

assign tmp_326_fu_1564_p1 = tmp_322_fu_1538_p3;

assign tmp_327_fu_1568_p1 = tmp_324_fu_1554_p2;

assign tmp_328_fu_1572_p2 = tmp_319_fu_1520_p1 << tmp_325_fu_1560_p1;

integer ap_tvar_int_2;

always @ (tmp_328_fu_1572_p2) begin
    for (ap_tvar_int_2 = 16 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 15 - 0) begin
            tmp_329_fu_1578_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_329_fu_1578_p4[ap_tvar_int_2] = tmp_328_fu_1572_p2[15 - ap_tvar_int_2];
        end
    end
end

assign tmp_32_i_fu_1067_p3 = ((done_reg_444[0:0] === 1'b1) ? r_coeffs_q0 : r_coeffs_q0);

assign tmp_330_fu_1588_p3 = ((grp_fu_577_p2[0:0] === 1'b1) ? tmp_329_fu_1578_p4 : tmp_328_fu_1572_p2);

assign tmp_331_fu_1596_p2 = 16'd65535 << tmp_326_fu_1564_p1;

assign tmp_332_fu_1602_p2 = 16'd65535 >> tmp_327_fu_1568_p1;

assign tmp_333_fu_1614_p2 = (tmp_330_fu_1588_p3 & p_demorgan_fu_1608_p2);

assign tmp_334_fu_1621_p1 = tmp_279_reg_1973;

assign tmp_33_i_fu_1003_p2 = (tmp_i_66_fu_996_p3 & f_coeffs_q0);

assign tmp_34_i_fu_965_p1 = i_i_reg_500;

assign tmp_35_i_fu_970_p2 = ($signed(i_i_reg_500) + $signed(10'd1023));

assign tmp_36_fu_1284_p1 = $signed(tmp_278_fu_1274_p4);

assign tmp_36_i_fu_976_p1 = tmp_35_i_fu_970_p2;

assign tmp_37_i_fu_987_p3 = ((done_reg_444[0:0] === 1'b1) ? f_coeffs_q0 : f_coeffs_q0);

assign tmp_fu_587_p1 = i_reg_353;

assign tmp_i2_fu_1504_p2 = (tmp_i9_fu_1499_p2 & b_assign_2_cast_reg_1955);

assign tmp_i3_cast_fu_752_p3 = ((swap_fu_746_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i9_fu_1499_p2 = (tmp_315_reg_2016 ^ tmp_297_fu_1495_p1);

assign tmp_i_66_fu_996_p3 = ((tmp_i_reg_1840[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i_fu_943_p2 = (done_reg_444 ^ 1'd1);

assign tmp_s_fu_610_p1 = i_1_reg_364;

always @ (posedge ap_clk) begin
    tmp_218_reg_1664[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    s_assign_cast_reg_1721[10:1] <= 10'b0000000000;
    tmp_222_reg_1731[15:1] <= 15'b000000000000000;
    tmp_223_reg_1919[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_281_cast_reg_1937[10] <= 1'b0;
    start_pos_reg_1994[2:0] <= 3'b000;
    end_pos_reg_2000[2:0] <= 3'b111;
    tmp_291_reg_2006[0] <= 1'b0;
end

endmodule //poly_R2_inv
