{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703157967280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 64-Bit " "Running Quartus II 64-Bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703157967280 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 19:26:07 2023 " "Processing started: Thu Dec 21 19:26:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703157967280 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703157967280 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd --analyze_file=D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off cmos_lcd -c cmos_lcd --analyze_file=D:/WorkSpace/FPGA_Projects/ov5640_find_ball_plus/rtl/image/image_top.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703157967280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1703157967621 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "image_top.v(272) " "Verilog HDL Module Instantiation warning at image_top.v(272): ignored dangling comma in List of Port Connections" {  } { { "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/image_top.v" "" { Text "/workspace/fpga_projects/ov5640_find_ball_plus/rtl/image/image_top.v" 272 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1703157967660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analyze Current File 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analyze Current File was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703157967667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 21 19:26:07 2023 " "Processing ended: Thu Dec 21 19:26:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703157967667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703157967667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703157967667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703157967667 ""}
