Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 23:16:56 2020
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ring_oscillator_set_wrap_timing_summary_routed.rpt -pb ring_oscillator_set_wrap_timing_summary_routed.pb -rpx ring_oscillator_set_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : ring_oscillator_set_wrap
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (33)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (4)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: ref_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/LUT1_RO/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/TFF0/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[1].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[2].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[3].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[4].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[5].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[0].ro/gen1[6].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/LUT1_RO/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/TFF0/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[1].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[2].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[3].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[4].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[5].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[1].ro/gen1[6].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/LUT1_RO/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/TFF0/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[1].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[2].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[3].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[4].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[5].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[2].ro/gen1[6].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/LUT1_RO/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/TFF0/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[1].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[2].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[3].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[4].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[5].nolabel_line42/FDCE_inst/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RO_set/gen1[3].ro/gen1[6].nolabel_line42/FDCE_inst/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (4)
---------------------
 There are 4 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


