

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Sun Sep 15 03:51:49 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.918 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        9|        9|         1|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 4 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer2_output_9_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_9_reload"   --->   Operation 6 'read' 'layer2_output_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer2_output_8_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_8_reload"   --->   Operation 7 'read' 'layer2_output_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_output_7_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_7_reload"   --->   Operation 8 'read' 'layer2_output_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_output_6_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_6_reload"   --->   Operation 9 'read' 'layer2_output_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_output_5_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_5_reload"   --->   Operation 10 'read' 'layer2_output_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_output_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_4_reload"   --->   Operation 11 'read' 'layer2_output_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_output_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_3_reload"   --->   Operation 12 'read' 'layer2_output_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_reload"   --->   Operation 13 'read' 'layer2_output_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_reload"   --->   Operation 14 'read' 'layer2_output_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_reload"   --->   Operation 15 'read' 'layer2_output_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 1, i4 %i_2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 %layer2_output_reload_read, i16 %max_val"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i4 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln23 = icmp_eq  i4 %i, i4 10" [nn.cpp:23->nn.cpp:82]   --->   Operation 20 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.body.i.split, void %VITIS_LOOP_29_2.i.exitStub" [nn.cpp:23->nn.cpp:82]   --->   Operation 21 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [nn.cpp:25->nn.cpp:82]   --->   Operation 22 'load' 'max_val_load_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [nn.cpp:24->nn.cpp:82]   --->   Operation 23 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [nn.cpp:19->nn.cpp:82]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [nn.cpp:23->nn.cpp:82]   --->   Operation 25 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.86ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 0, i16 %layer2_output_1_reload_read, i16 %layer2_output_2_reload_read, i16 %layer2_output_3_reload_read, i16 %layer2_output_4_reload_read, i16 %layer2_output_5_reload_read, i16 %layer2_output_6_reload_read, i16 %layer2_output_7_reload_read, i16 %layer2_output_8_reload_read, i16 %layer2_output_9_reload_read, i4 %i" [nn.cpp:25->nn.cpp:82]   --->   Operation 26 'mux' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 1.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.14ns)   --->   "%icmp_ln25 = icmp_sgt  i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 27 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln23)> <Delay = 2.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%max_val_1 = select i1 %icmp_ln25, i16 %tmp, i16 %max_val_load_1" [nn.cpp:25->nn.cpp:82]   --->   Operation 28 'select' 'max_val_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln23 = add i4 %i, i4 1" [nn.cpp:23->nn.cpp:82]   --->   Operation 29 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %i_2" [nn.cpp:23->nn.cpp:82]   --->   Operation 30 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln23 = store i16 %max_val_1, i16 %max_val" [nn.cpp:23->nn.cpp:82]   --->   Operation 31 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [nn.cpp:23->nn.cpp:82]   --->   Operation 32 'br' 'br_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 33 'load' 'max_val_load' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_out, i16 %max_val_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.918ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0.000 ns)
	'load' operation ('i', nn.cpp:23->nn.cpp:82) on local variable 'i' [28]  (0.000 ns)
	'mux' operation ('tmp', nn.cpp:25->nn.cpp:82) [36]  (1.869 ns)
	'icmp' operation ('icmp_ln25', nn.cpp:25->nn.cpp:82) [37]  (2.146 ns)
	'select' operation ('max_val', nn.cpp:25->nn.cpp:82) [38]  (1.293 ns)
	'store' operation ('store_ln23', nn.cpp:23->nn.cpp:82) of variable 'max_val', nn.cpp:25->nn.cpp:82 on local variable 'max_val' [41]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
