.NAME=74LS604
.PINS=28
CLK
a/b
A1
B1
A2
B2
A3
B3
A4
B4
Y4
Y3
Y2
GND
Y1
Y5
Y6
Y7
Y8
B8
A8
B7
A7
B6
A6
B5
A5
VCC
This device contains two 8-bit latches with A or B selected outputs.
Data is stored from both bus A and B when CLK goes high.

TRUTH TABLE
+--------+--------+-----+-----++--------+
| BUS A  | BUS B  | A/B | CLK || Y      |
=========================================
| A DATA | B DATA |  L  |  /  || B DATA |
+--------+--------+-----+-----++--------+
| A DATA | B DATA |  H  |  /  || A DATA |
+--------+--------+-----+-----++--------+
|    X   |    X   |  X  |  L  ||    Z   |
+--------+--------+-----+-----++--------+
|    X   |    X   |  L  |  H  || B DATA*|
+--------+--------+-----+-----++--------+
|    X   |    X   |  H  |  H  || A DATA*|
+--------+--------+-----+-----++--------+
* Denotes stored value of A or B data

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPLH     | A/B      | Y        | 15-25 ns               |
+----------+          +----------+------------------------+
| tPHL     | A=H,B=L  | Y        | 23-35 ns               |
+----------+----------+----------+------------------------+
| tPLH     | A/B      | Y        | 31-45 ns               |
+----------+          +----------+------------------------+
| tPHL     | A=L,B=H  | Y        | 19-30 ns               |
+----------+----------+----------+------------------------+
| tPZH     | CLK      | Y        | 19-30 ns               |
+----------+----------+----------+------------------------+
| tPZL     | CLK      | Y        | 28-40 ns               |
+----------+----------+----------+------------------------+
| tPHZ     | CLK      | Y        | 20-30 ns               |
+----------+----------+----------+------------------------+
| tPLZ     | CLK      | Y        | 15-25 ns               |
+----------+----------+----------+------------------------+
