
*** Running vivado
    with args -log parte2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source parte2.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source parte2.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/estudiante/practica3.2/practica3.2.srcs/utils_1/imports/synth_1/parte2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/estudiante/practica3.2/practica3.2.srcs/utils_1/imports/synth_1/parte2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top parte2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47083
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1636.613 ; gain = 372.770 ; free physical = 22975 ; free virtual = 60444
Synthesis current peak Physical Memory [PSS] (MB): peak = 1061.781; parent = 849.389; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2617.082; parent = 1636.617; children = 980.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'parte2' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:34]
INFO: [Synth 8-3491] module 'ROM_A' declared at '/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_A.vhd:20' bound to instance 'RomA' of component 'ROM_A' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:83]
INFO: [Synth 8-638] synthesizing module 'ROM_A' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_A.vhd:31]
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_A' (0#1) [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_A.vhd:31]
INFO: [Synth 8-3491] module 'ROM_B' declared at '/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_B.vhd:12' bound to instance 'RomB' of component 'ROM_B' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:87]
INFO: [Synth 8-638] synthesizing module 'ROM_B' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_B.vhd:23]
	Parameter M bound to: 3 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_B' (0#1) [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ROM_B.vhd:23]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ALU.vhd:12' bound to instance 'ALU1' of component 'ALU' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ALU.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ALU.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/ALU.vhd:21]
INFO: [Synth 8-226] default block is never used [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'parte2' (0#1) [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element ralu_reg was removed.  [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:142]
WARNING: [Synth 8-7129] Port EN1 in module parte2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1702.582 ; gain = 438.738 ; free physical = 23090 ; free virtual = 60559
Synthesis current peak Physical Memory [PSS] (MB): peak = 1061.781; parent = 849.389; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2683.051; parent = 1702.586; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.395 ; gain = 456.551 ; free physical = 23056 ; free virtual = 60525
Synthesis current peak Physical Memory [PSS] (MB): peak = 1061.781; parent = 849.389; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2700.863; parent = 1720.398; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1728.398 ; gain = 464.555 ; free physical = 23056 ; free virtual = 60525
Synthesis current peak Physical Memory [PSS] (MB): peak = 1061.781; parent = 849.389; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2708.867; parent = 1728.402; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1737.305 ; gain = 473.461 ; free physical = 23034 ; free virtual = 60503
Synthesis current peak Physical Memory [PSS] (MB): peak = 1061.781; parent = 849.389; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2717.773; parent = 1737.309; children = 980.465
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port EN1 in module parte2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1858.617 ; gain = 594.773 ; free physical = 22759 ; free virtual = 60231
Synthesis current peak Physical Memory [PSS] (MB): peak = 1289.417; parent = 1077.688; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2839.086; parent = 1858.621; children = 980.465
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22755 ; free virtual = 60228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1290.765; parent = 1079.058; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\ra_reg[3]__0 ) from module (parte2) as it is equivalent to (\ra_reg[3] ) and driving same net [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:92]
INFO: [Synth 8-4765] Removing register instance (\ra_reg[2]__0 ) from module (parte2) as it is equivalent to (\ra_reg[2] ) and driving same net [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:92]
INFO: [Synth 8-4765] Removing register instance (\ra_reg[1]__0 ) from module (parte2) as it is equivalent to (\ra_reg[1] ) and driving same net [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:92]
INFO: [Synth 8-4765] Removing register instance (\ra_reg[0]__0 ) from module (parte2) as it is equivalent to (\ra_reg[0] ) and driving same net [/home/estudiante/practica3.2/practica3.2.srcs/sources_1/new/parte2.vhd:92]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22750 ; free virtual = 60223
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.733; parent = 1080.026; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.937; parent = 1080.229; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1291.937; parent = 1080.229; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1292.015; parent = 1080.308; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1292.030; parent = 1080.323; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1292.030; parent = 1080.323; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1292.062; parent = 1080.354; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |     3|
|6     |LUT4   |    13|
|7     |LUT5   |    10|
|8     |LUT6   |    15|
|9     |FDCE   |     8|
|10    |FDRE   |    34|
|11    |IBUF   |    22|
|12    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   126|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22772 ; free virtual = 60244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1292.093; parent = 1080.386; children = 212.393
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2845.023; parent = 1864.559; children = 980.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.555 ; gain = 600.711 ; free physical = 22781 ; free virtual = 60253
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1864.562 ; gain = 600.711 ; free physical = 22779 ; free virtual = 60251
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1877.430 ; gain = 0.000 ; free physical = 22848 ; free virtual = 60321
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.109 ; gain = 0.000 ; free physical = 22771 ; free virtual = 60243
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd05ddf4
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1999.109 ; gain = 735.266 ; free physical = 22981 ; free virtual = 60453
INFO: [Common 17-1381] The checkpoint '/home/estudiante/practica3.2/practica3.2.runs/synth_1/parte2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file parte2_utilization_synth.rpt -pb parte2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 17:43:41 2023...
