#Please do not modify this file by hand
XmpVersion: 14.7
VerMgmt: 
IntStyle: default
Flow: ise
ModuleSearchPath: /stash/files/dev/embedded/parallella/parallella-fpga-tutorials/edk_user_repository
MHS File: system.mhs
Architecture: zynq
Device: xc7z020
Package: clg400
SpeedGrade: -1
UserCmd1: 
UserCmd1Type: 0
UserCmd2: 
UserCmd2Type: 0
GenSimTB: 0
SdkExportBmmBit: 1
SdkExportDir: SDK/SDK_Export
InsertNoPads: 1
WarnForEAArch: 1
HdlLang: verilog
SimModel: BEHAVIORAL
ExternalMemSim: 0
UcfFile: data/system.ucf
EnableParTimingError: 1
ShowLicenseDialog: 1
BInfo: 
LockAddr: axi4lite_example_0,C_BASEADDR
Processor: processing_system7_0
ElfImp: 
ElfSim: 
