
*** Running vivado
    with args -log register_bank.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_bank.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source register_bank.tcl -notrace
Command: synth_design -top register_bank -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17644 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 383.031 ; gain = 97.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_bank' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (1#1) [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (2#1) [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register0' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:66]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Reg' (3#1) [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:41]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register1' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:74]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register2' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:82]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register3' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:90]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register4' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:98]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register5' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register6' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/imports/new/Reg.vhd:34' bound to instance 'Register7' of component 'Reg' [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'register_bank' (4#1) [C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.srcs/sources_1/new/register_bank.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 438.516 ; gain = 152.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 438.516 ; gain = 152.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 438.516 ; gain = 152.570
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 438.516 ; gain = 152.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Register0/Q_reg[0]' (FD) to 'Register0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register0/Q_reg[1]' (FD) to 'Register0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register0/Q_reg[2]' (FD) to 'Register0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register0/Q_reg[3]) is unused and will be removed from module register_bank.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     7|
|3     |FDRE |    28|
|4     |IBUF |     8|
|5     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |    76|
|2     |  Register1          |Reg              |     4|
|3     |  Register2          |Reg_0            |     4|
|4     |  Register3          |Reg_1            |     4|
|5     |  Register4          |Reg_2            |     4|
|6     |  Register5          |Reg_3            |     4|
|7     |  Register6          |Reg_4            |     4|
|8     |  Register7          |Reg_5            |     4|
|9     |  Decoder            |Decoder_3_to_8   |     7|
|10    |    Decoder_2_to_4_0 |Decoder_2_to_4   |     3|
|11    |    Decoder_2_to_4_1 |Decoder_2_to_4_6 |     4|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 566.602 ; gain = 280.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 673.340 ; gain = 399.277
INFO: [Common 17-1381] The checkpoint 'C:/Users/accha/Desktop/reg bank/Nanoprocessor_Design/Nanoprocesser_Design.runs/synth_1/register_bank.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file register_bank_utilization_synth.rpt -pb register_bank_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 673.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  4 14:29:44 2023...
