Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 24 01:16:06 2019
| Host         : xolli-N552VW running 64-bit Linux Mint 19 Tara
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.758        0.000                      0                   76        0.209        0.000                      0                   76       14.759        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 15.259}     30.518          32.768          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                25.758        0.000                      0                   76        0.209        0.000                      0                   76       14.759        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       25.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.387%)  route 3.443ns (80.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.801     9.493    clear
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[24]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    35.251    counter_debounce_reg[24]
  -------------------------------------------------------------------
                         required time                         35.251    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.387%)  route 3.443ns (80.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.801     9.493    clear
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[25]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    35.251    counter_debounce_reg[25]
  -------------------------------------------------------------------
                         required time                         35.251    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.387%)  route 3.443ns (80.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.801     9.493    clear
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[26]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    35.251    counter_debounce_reg[26]
  -------------------------------------------------------------------
                         required time                         35.251    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.758ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.387%)  route 3.443ns (80.613%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.801     9.493    clear
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  counter_debounce_reg[27]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    35.251    counter_debounce_reg[27]
  -------------------------------------------------------------------
                         required time                         35.251    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 25.758    

Slack (MET) :             25.819ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.473%)  route 3.482ns (78.527%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 f  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           1.142     8.759    PWM_DFF3/counter_debounce_reg[27]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.883 r  PWM_DFF3/Q_i_2/O
                         net (fo=5, routed)           0.325     9.208    PWM_DFF2/DUTY_CYCLE_reg[3]_1
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.332 r  PWM_DFF2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.324     9.656    PWM_DFF2_n_4
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[0]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    35.475    DUTY_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         35.475    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 25.819    

Slack (MET) :             25.819ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.473%)  route 3.482ns (78.527%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 f  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           1.142     8.759    PWM_DFF3/counter_debounce_reg[27]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.883 r  PWM_DFF3/Q_i_2/O
                         net (fo=5, routed)           0.325     9.208    PWM_DFF2/DUTY_CYCLE_reg[3]_1
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.332 r  PWM_DFF2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.324     9.656    PWM_DFF2_n_4
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    35.475    DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         35.475    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 25.819    

Slack (MET) :             25.819ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.473%)  route 3.482ns (78.527%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 f  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           1.142     8.759    PWM_DFF3/counter_debounce_reg[27]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.883 r  PWM_DFF3/Q_i_2/O
                         net (fo=5, routed)           0.325     9.208    PWM_DFF2/DUTY_CYCLE_reg[3]_1
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.332 r  PWM_DFF2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.324     9.656    PWM_DFF2_n_4
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[2]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    35.475    DUTY_CYCLE_reg[2]
  -------------------------------------------------------------------
                         required time                         35.475    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 25.819    

Slack (MET) :             25.819ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.952ns (21.473%)  route 3.482ns (78.527%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 35.442 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 f  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 f  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 f  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           1.142     8.759    PWM_DFF3/counter_debounce_reg[27]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.124     8.883 r  PWM_DFF3/Q_i_2/O
                         net (fo=5, routed)           0.325     9.208    PWM_DFF2/DUTY_CYCLE_reg[3]_1
    SLICE_X2Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.332 r  PWM_DFF2/DUTY_CYCLE[3]_i_1/O
                         net (fo=4, routed)           0.324     9.656    PWM_DFF2_n_4
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.519    35.442    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[3]/C
                         clock pessimism              0.273    35.715    
                         clock uncertainty           -0.035    35.680    
    SLICE_X1Y43          FDRE (Setup_fdre_C_CE)      -0.205    35.475    DUTY_CYCLE_reg[3]
  -------------------------------------------------------------------
                         required time                         35.475    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                 25.819    

Slack (MET) :             25.903ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.076%)  route 3.296ns (79.924%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 35.441 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.655     9.347    clear
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    35.441    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[10]/C
                         clock pessimism              0.273    35.714    
                         clock uncertainty           -0.035    35.679    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    35.250    counter_debounce_reg[10]
  -------------------------------------------------------------------
                         required time                         35.250    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 25.903    

Slack (MET) :             25.903ns  (required time - arrival time)
  Source:                 counter_debounce_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.518ns  (clk rise@30.518ns - clk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.076%)  route 3.296ns (79.924%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 35.441 - 30.518 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.638     5.222    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.456     5.678 r  counter_debounce_reg[23]/Q
                         net (fo=2, routed)           1.257     6.936    PWM_DFF3/out[23]
    SLICE_X1Y45          LUT4 (Prop_lut4_I0_O)        0.124     7.060 r  PWM_DFF3/counter_debounce[0]_i_9/O
                         net (fo=1, routed)           0.433     7.493    PWM_DFF3/counter_debounce[0]_i_9_n_0
    SLICE_X1Y45          LUT5 (Prop_lut5_I3_O)        0.124     7.617 r  PWM_DFF3/counter_debounce[0]_i_5/O
                         net (fo=3, routed)           0.951     8.568    PWM_DFF3_n_3
    SLICE_X1Y42          LUT4 (Prop_lut4_I2_O)        0.124     8.692 r  counter_debounce[0]_i_1/O
                         net (fo=28, routed)          0.655     9.347    clear
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       30.518    30.518 r  
    N14                                               0.000    30.518 r  clk (IN)
                         net (fo=0)                   0.000    30.518    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    31.964 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.832    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.923 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.518    35.441    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[11]/C
                         clock pessimism              0.273    35.714    
                         clock uncertainty           -0.035    35.679    
    SLICE_X0Y42          FDRE (Setup_fdre_C_R)       -0.429    35.250    counter_debounce_reg[11]
  -------------------------------------------------------------------
                         required time                         35.250    
                         arrival time                          -9.347    
  -------------------------------------------------------------------
                         slack                                 25.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 PWM_DFF1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            PWM_DFF2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    PWM_DFF1/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  PWM_DFF1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  PWM_DFF1/Q_reg/Q
                         net (fo=3, routed)           0.104     1.807    PWM_DFF1/tmp1
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.852 r  PWM_DFF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.852    PWM_DFF2/Q_reg_0
    SLICE_X3Y43          FDRE                                         r  PWM_DFF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    PWM_DFF2/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  PWM_DFF2/Q_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.643    PWM_DFF2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DUTY_CYCLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.094%)  route 0.116ns (33.906%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.667 r  DUTY_CYCLE_reg[2]/Q
                         net (fo=6, routed)           0.116     1.783    PWM_DFF2/Q[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I1_O)        0.098     1.881 r  PWM_DFF2/DUTY_CYCLE[3]_i_2/O
                         net (fo=1, routed)           0.000     1.881    PWM_DFF2_n_1
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[3]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092     1.631    DUTY_CYCLE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PWM_DFF3/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            PWM_DFF4/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.669%)  route 0.147ns (41.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    PWM_DFF3/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  PWM_DFF3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.703 r  PWM_DFF3/Q_reg/Q
                         net (fo=2, routed)           0.147     1.850    PWM_DFF3/tmp3
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.045     1.895 r  PWM_DFF3/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.895    PWM_DFF4/Q_reg_1
    SLICE_X3Y43          FDRE                                         r  PWM_DFF4/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    PWM_DFF4/clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  PWM_DFF4/Q_reg/C
                         clock pessimism             -0.504     1.552    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     1.644    PWM_DFF4/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DUTY_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.192ns (51.865%)  route 0.178ns (48.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  DUTY_CYCLE_reg[1]/Q
                         net (fo=6, routed)           0.178     1.858    PWM_DFF2/Q[1]
    SLICE_X1Y43          LUT5 (Prop_lut5_I3_O)        0.051     1.909 r  PWM_DFF2/DUTY_CYCLE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    PWM_DFF2_n_2
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.107     1.646    DUTY_CYCLE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 DUTY_CYCLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.072%)  route 0.178ns (48.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  DUTY_CYCLE_reg[1]/Q
                         net (fo=6, routed)           0.178     1.858    PWM_DFF2/Q[1]
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  PWM_DFF2/DUTY_CYCLE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    PWM_DFF2_n_3
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.092     1.631    DUTY_CYCLE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 DUTY_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            DUTY_CYCLE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.680 f  DUTY_CYCLE_reg[0]/Q
                         net (fo=6, routed)           0.179     1.859    DUTY_CYCLE_reg__0[0]
    SLICE_X1Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  DUTY_CYCLE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    DUTY_CYCLE[0]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  DUTY_CYCLE_reg[0]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X1Y43          FDRE (Hold_fdre_C_D)         0.091     1.630    DUTY_CYCLE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_debounce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  counter_debounce_reg[10]/Q
                         net (fo=2, routed)           0.133     1.812    counter_debounce_reg[10]
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  counter_debounce_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    counter_debounce_reg[8]_i_1_n_5
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     2.055    clk_IBUF_BUFG
    SLICE_X0Y42          FDRE                                         r  counter_debounce_reg[10]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.105     1.643    counter_debounce_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_debounce_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  counter_debounce_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  counter_debounce_reg[18]/Q
                         net (fo=2, routed)           0.133     1.813    counter_debounce_reg[18]
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.924 r  counter_debounce_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    counter_debounce_reg[16]_i_1_n_5
    SLICE_X0Y44          FDRE                                         r  counter_debounce_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  counter_debounce_reg[18]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.105     1.644    counter_debounce_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 counter_debounce_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.595     1.539    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  counter_debounce_reg[22]/Q
                         net (fo=2, routed)           0.133     1.813    counter_debounce_reg[22]
    SLICE_X0Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.924 r  counter_debounce_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    counter_debounce_reg[20]_i_1_n_5
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.866     2.056    clk_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  counter_debounce_reg[22]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.105     1.644    counter_debounce_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter_debounce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Destination:            counter_debounce_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@15.259ns period=30.518ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.594     1.538    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  counter_debounce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  counter_debounce_reg[2]/Q
                         net (fo=2, routed)           0.134     1.812    counter_debounce_reg[2]
    SLICE_X0Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.923 r  counter_debounce_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.923    counter_debounce_reg[0]_i_2_n_5
    SLICE_X0Y40          FDRE                                         r  counter_debounce_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.865     2.055    clk_IBUF_BUFG
    SLICE_X0Y40          FDRE                                         r  counter_debounce_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.105     1.643    counter_debounce_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 15.259 }
Period(ns):         30.518
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         30.518      28.363     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X1Y43    DUTY_CYCLE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X1Y43    DUTY_CYCLE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X1Y43    DUTY_CYCLE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X1Y43    DUTY_CYCLE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X2Y43    PWM_DFF1/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X3Y43    PWM_DFF2/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X2Y43    PWM_DFF3/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X3Y43    PWM_DFF4/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         30.518      29.518     SLICE_X2Y44    counter_PWM_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y40    counter_debounce_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y42    counter_debounce_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y42    counter_debounce_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y40    counter_debounce_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y40    counter_debounce_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y40    counter_debounce_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y41    counter_debounce_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y41    counter_debounce_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y41    counter_debounce_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X0Y41    counter_debounce_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X1Y43    DUTY_CYCLE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X1Y43    DUTY_CYCLE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X1Y43    DUTY_CYCLE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X1Y43    DUTY_CYCLE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X2Y43    PWM_DFF1/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X3Y43    PWM_DFF2/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X2Y43    PWM_DFF3/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X3Y43    PWM_DFF4/Q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X2Y44    counter_PWM_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         15.259      14.759     SLICE_X2Y44    counter_PWM_reg[1]/C



