{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608262630589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608262630598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 18 11:37:10 2020 " "Processing started: Fri Dec 18 11:37:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608262630598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608262630598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_top -c uart_tx_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off uart_tx_top -c uart_tx_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608262630598 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_8_1200mv_85c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_8_1200mv_85c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631434 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_8_1200mv_0c_slow.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_8_1200mv_0c_slow.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_min_1200mv_0c_fast.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_min_1200mv_0c_fast.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top.vo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top.vo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_8_1200mv_85c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_8_1200mv_85c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631682 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_8_1200mv_0c_v_slow.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_8_1200mv_0c_v_slow.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_min_1200mv_0c_v_fast.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_min_1200mv_0c_v_fast.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631781 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "uart_tx_top_v.sdo E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/ simulation " "Generated file uart_tx_top_v.sdo in folder \"E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class8(uart_tx)/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608262631828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608262631988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 18 11:37:11 2020 " "Processing ended: Fri Dec 18 11:37:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608262631988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608262631988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608262631988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608262631988 ""}
