-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mat_lap_data337_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    mat_lap_data337_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap_data337_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_lap_data337_empty_n : IN STD_LOGIC;
    mat_lap_data337_read : OUT STD_LOGIC;
    mat_dil_b_data338_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    mat_dil_b_data338_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    mat_dil_b_data338_full_n : IN STD_LOGIC;
    mat_dil_b_data338_write : OUT STD_LOGIC;
    add_ln1834 : IN STD_LOGIC_VECTOR (13 downto 0);
    p_read : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
    buf_V_16_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_16_ce0 : OUT STD_LOGIC;
    buf_V_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_16_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_16_ce1 : OUT STD_LOGIC;
    buf_V_16_we1 : OUT STD_LOGIC;
    buf_V_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_ce1 : OUT STD_LOGIC;
    buf_V_we1 : OUT STD_LOGIC;
    buf_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    buf_V_15_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_15_ce0 : OUT STD_LOGIC;
    buf_V_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_15_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    buf_V_15_ce1 : OUT STD_LOGIC;
    buf_V_15_we1 : OUT STD_LOGIC;
    buf_V_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0);
    empty_62 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty_63 : IN STD_LOGIC_VECTOR (12 downto 0);
    empty : IN STD_LOGIC_VECTOR (12 downto 0);
    p_cast : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp_i_i131_i : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of reversi_accel_xfdilate_1024_1024_1_0_1_2_2_0_1025_3_3_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1073_reg_700 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_59_reg_704 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i131_i_read_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op69_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal icmp_ln1077_reg_723 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_723_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1073_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal mat_lap_data337_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal mat_dil_b_data338_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_cast_read_reg_655 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_read_1_reg_674 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_2_reg_679 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read_3_reg_684 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_V_7_reg_694 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1073_reg_700_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_700_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_700_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_700_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_reg_700_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_59_fu_369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_59_reg_704_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1073_59_reg_704_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_V_16_addr_reg_708 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_addr_reg_713 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_V_15_addr_reg_718 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1077_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_723_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_723_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_723_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1077_reg_723_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal buf_cop_V_fu_391_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_18_fu_402_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_cop_V_19_fu_413_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_32_reg_742 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_243_fu_465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_243_reg_749 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_31_reg_755 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_245_fu_506_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_245_reg_760 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_51_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_51_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_248_fu_568_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_248_reg_770 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter6_stage0 : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299_ap_ready : STD_LOGIC;
    signal src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_ready : STD_LOGIC;
    signal ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_20_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_20_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_20_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_20_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_20_reg_271 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter5_buf_cop_V_35_0_reg_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_i97_i_fu_380_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_V_fu_96 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_8_fu_363_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_7 : STD_LOGIC_VECTOR (12 downto 0);
    signal src_buf_temp_med_apply_V_154_fu_100 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_fu_104 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_127_fu_108 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_128_fu_112 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_129_fu_116 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_130_fu_120 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1073_8_fu_353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1073_fu_349_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal max_V_fu_430_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_242_fu_443_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_48_fu_451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_fu_457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_49_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_244_fu_493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_50_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_V_246_fu_536_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_52_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_4_fu_547_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_V_247_fu_555_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1081_53_fu_562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1081_54_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln56_6_fu_589_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_339 : BOOLEAN;
    signal ap_condition_650 : BOOLEAN;
    signal ap_condition_654 : BOOLEAN;
    signal ap_condition_657 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component reversi_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_mux_313_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component reversi_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_260,
        ap_return => src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_return);

    src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter4_buf_cop_V_20_reg_271,
        ap_return => src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299_ap_return);

    src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305 : component reversi_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_ready,
        p_read1 => ap_phi_reg_pp0_iter5_buf_cop_V_35_0_reg_282,
        ap_return => src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_return);

    mux_313_8_1_1_U360 : component reversi_accel_mux_313_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_15_q0,
        din2 => buf_V_16_q0,
        din3 => empty_62,
        dout => buf_cop_V_fu_391_p5);

    mux_313_8_1_1_U361 : component reversi_accel_mux_313_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_15_q0,
        din2 => buf_V_16_q0,
        din3 => empty_63,
        dout => buf_cop_V_18_fu_402_p5);

    mux_313_8_1_1_U362 : component reversi_accel_mux_313_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 13,
        dout_WIDTH => 8)
    port map (
        din0 => buf_V_q0,
        din1 => buf_V_15_q0,
        din2 => buf_V_16_q0,
        din3 => empty,
        dout => buf_cop_V_19_fu_413_p5);

    flow_control_loop_pipe_sequential_init_U : component reversi_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter6_stage0)) then 
                    ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_339)) then
                if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_1) and (icmp_ln1073_59_fu_369_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_260 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_260 <= ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_260;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_20_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_339)) then
                if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_1) and (icmp_ln1073_59_fu_369_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_20_reg_271 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_20_reg_271 <= ap_phi_reg_pp0_iter0_buf_cop_V_20_reg_271;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_buf_cop_V_35_0_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_339)) then
                if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_1) and (icmp_ln1073_59_fu_369_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_35_0_reg_282 <= ap_const_lv8_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_buf_cop_V_35_0_reg_282 <= ap_phi_reg_pp0_iter0_buf_cop_V_35_0_reg_282;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1073_59_reg_704_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_700_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_260 <= buf_cop_V_fu_391_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_0_reg_260 <= ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_260;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_20_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1073_59_reg_704_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_700_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_20_reg_271 <= buf_cop_V_19_fu_413_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_20_reg_271 <= ap_phi_reg_pp0_iter3_buf_cop_V_20_reg_271;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_buf_cop_V_35_0_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                if (((icmp_ln1073_59_reg_704_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln1073_reg_700_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_35_0_reg_282 <= buf_cop_V_18_fu_402_p5;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_buf_cop_V_35_0_reg_282 <= ap_phi_reg_pp0_iter3_buf_cop_V_35_0_reg_282;
                end if;
            end if; 
        end if;
    end process;

    col_V_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_V_fu_96 <= col_V_8_fu_363_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_96 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    ret_127_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_127_fu_108 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter5_reg = ap_const_lv1_1))) then 
                    ret_127_fu_108 <= ret_130_fu_120;
                end if;
            end if; 
        end if;
    end process;

    ret_128_fu_112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_128_fu_112 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter3_reg = ap_const_lv1_1))) then 
                    ret_128_fu_112 <= src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_129_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_129_fu_116 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter4_reg = ap_const_lv1_1))) then 
                    ret_129_fu_116 <= src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_return;
                end if;
            end if; 
        end if;
    end process;

    ret_130_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_130_fu_120 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter5_reg = ap_const_lv1_1))) then 
                    ret_130_fu_120 <= src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter5_reg;
                end if;
            end if; 
        end if;
    end process;

    ret_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ret_fu_104 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter4_reg = ap_const_lv1_1))) then 
                    ret_fu_104 <= ret_129_fu_116;
                end if;
            end if; 
        end if;
    end process;

    src_buf_temp_med_apply_V_154_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    src_buf_temp_med_apply_V_154_fu_100 <= ap_const_lv8_0;
                elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter3_reg = ap_const_lv1_1))) then 
                    src_buf_temp_med_apply_V_154_fu_100 <= ret_128_fu_112;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_7_reg_694 <= ap_sig_allocacmp_col_V_7;
                icmp_ln1073_59_reg_704_pp0_iter1_reg <= icmp_ln1073_59_reg_704;
                icmp_ln1073_reg_700 <= icmp_ln1073_fu_357_p2;
                icmp_ln1073_reg_700_pp0_iter1_reg <= icmp_ln1073_reg_700;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln1073_59_reg_704_pp0_iter2_reg <= icmp_ln1073_59_reg_704_pp0_iter1_reg;
                icmp_ln1073_reg_700_pp0_iter2_reg <= icmp_ln1073_reg_700_pp0_iter1_reg;
                icmp_ln1073_reg_700_pp0_iter3_reg <= icmp_ln1073_reg_700_pp0_iter2_reg;
                icmp_ln1073_reg_700_pp0_iter4_reg <= icmp_ln1073_reg_700_pp0_iter3_reg;
                icmp_ln1073_reg_700_pp0_iter5_reg <= icmp_ln1073_reg_700_pp0_iter4_reg;
                icmp_ln1077_reg_723_pp0_iter2_reg <= icmp_ln1077_reg_723;
                icmp_ln1077_reg_723_pp0_iter3_reg <= icmp_ln1077_reg_723_pp0_iter2_reg;
                icmp_ln1077_reg_723_pp0_iter4_reg <= icmp_ln1077_reg_723_pp0_iter3_reg;
                icmp_ln1077_reg_723_pp0_iter5_reg <= icmp_ln1077_reg_723_pp0_iter4_reg;
                icmp_ln1077_reg_723_pp0_iter6_reg <= icmp_ln1077_reg_723_pp0_iter5_reg;
                src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter5_reg <= src_buf_temp_copy_extract_V_0_32_reg_742;
                src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter6_reg <= src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_260 <= ap_phi_reg_pp0_iter1_buf_cop_V_0_reg_260;
                ap_phi_reg_pp0_iter2_buf_cop_V_20_reg_271 <= ap_phi_reg_pp0_iter1_buf_cop_V_20_reg_271;
                ap_phi_reg_pp0_iter2_buf_cop_V_35_0_reg_282 <= ap_phi_reg_pp0_iter1_buf_cop_V_35_0_reg_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_buf_cop_V_0_reg_260 <= ap_phi_reg_pp0_iter2_buf_cop_V_0_reg_260;
                ap_phi_reg_pp0_iter3_buf_cop_V_20_reg_271 <= ap_phi_reg_pp0_iter2_buf_cop_V_20_reg_271;
                ap_phi_reg_pp0_iter3_buf_cop_V_35_0_reg_282 <= ap_phi_reg_pp0_iter2_buf_cop_V_35_0_reg_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_buf_cop_V_35_0_reg_282 <= ap_phi_reg_pp0_iter4_buf_cop_V_35_0_reg_282;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                buf_V_15_addr_reg_718 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);
                buf_V_16_addr_reg_708 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);
                buf_V_addr_reg_713 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1073_59_reg_704 <= icmp_ln1073_59_fu_369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1077_reg_723 <= icmp_ln1077_fu_386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_700_pp0_iter4_reg = ap_const_lv1_1))) then
                icmp_ln1081_51_reg_765 <= icmp_ln1081_51_fu_514_p2;
                max_V_245_reg_760 <= max_V_245_fu_506_p3;
                src_buf_temp_copy_extract_V_0_31_reg_755 <= src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_700_pp0_iter3_reg = ap_const_lv1_1))) then
                max_V_243_reg_749 <= max_V_243_fu_465_p3;
                src_buf_temp_copy_extract_V_0_32_reg_742 <= src_buf_temp_copy_extract_V_0_32_xfExtractPixels_1_1_0_s_fu_299_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1073_reg_700_pp0_iter5_reg = ap_const_lv1_1))) then
                max_V_248_reg_770 <= max_V_248_fu_568_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_data337_empty_n, ap_predicate_op69_read_state2, mat_dil_b_data338_full_n, icmp_ln1077_reg_723_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_data338_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (mat_lap_data337_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_data337_empty_n, ap_predicate_op69_read_state2, mat_dil_b_data338_full_n, icmp_ln1077_reg_723_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_data338_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (mat_lap_data337_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, mat_lap_data337_empty_n, ap_predicate_op69_read_state2, mat_dil_b_data338_full_n, icmp_ln1077_reg_723_pp0_iter6_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_data338_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (mat_lap_data337_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(mat_lap_data337_empty_n, ap_predicate_op69_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op69_read_state2 = ap_const_boolean_1) and (mat_lap_data337_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(mat_dil_b_data338_full_n, icmp_ln1077_reg_723_pp0_iter6_reg)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (mat_dil_b_data338_full_n = ap_const_logic_0));
    end process;


    ap_condition_339_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_339 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_650_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, ap_block_pp0_stage0, p_cast_read_reg_655)
    begin
                ap_condition_650 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_654_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, ap_block_pp0_stage0, p_cast_read_reg_655)
    begin
                ap_condition_654 <= (not((p_cast_read_reg_655 = ap_const_lv2_0)) and not((p_cast_read_reg_655 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_657_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, ap_block_pp0_stage0, p_cast_read_reg_655)
    begin
                ap_condition_657 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1073_fu_357_p2)
    begin
        if (((icmp_ln1073_fu_357_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter6_stage0_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_subdone, icmp_ln1073_reg_700_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (icmp_ln1073_reg_700_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter6_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_buf_cop_V_0_reg_260 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_20_reg_271 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_buf_cop_V_35_0_reg_282 <= "XXXXXXXX";

    ap_predicate_op69_read_state2_assign_proc : process(icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i)
    begin
                ap_predicate_op69_read_state2 <= ((cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_96, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_V_7 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_7 <= col_V_fu_96;
        end if; 
    end process;

    buf_V_15_address0 <= buf_V_15_addr_reg_718;
    buf_V_15_address1 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);

    buf_V_15_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_15_ce0 <= ap_const_logic_1;
        else 
            buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_15_ce1 <= ap_const_logic_1;
        else 
            buf_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_d1_assign_proc : process(mat_lap_data337_dout, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_condition_650)
    begin
        if ((ap_const_boolean_1 = ap_condition_650)) then
            if ((cmp_i_i131_i = ap_const_lv1_1)) then 
                buf_V_15_d1 <= mat_lap_data337_dout;
            elsif ((cmp_i_i131_i_read_reg_651 = ap_const_lv1_0)) then 
                buf_V_15_d1 <= ap_const_lv8_0;
            else 
                buf_V_15_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_15_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_15_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_15_we1 <= ap_const_logic_1;
        else 
            buf_V_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_16_address0 <= buf_V_16_addr_reg_708;
    buf_V_16_address1 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);

    buf_V_16_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_16_ce0 <= ap_const_logic_1;
        else 
            buf_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_16_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if (((not((p_cast_read_reg_655 = ap_const_lv2_0)) and not((p_cast_read_reg_655 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((p_cast_read_reg_655 = ap_const_lv2_0)) and not((p_cast_read_reg_655 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_16_ce1 <= ap_const_logic_1;
        else 
            buf_V_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_16_d1_assign_proc : process(mat_lap_data337_dout, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_condition_654)
    begin
        if ((ap_const_boolean_1 = ap_condition_654)) then
            if ((cmp_i_i131_i = ap_const_lv1_1)) then 
                buf_V_16_d1 <= mat_lap_data337_dout;
            elsif ((cmp_i_i131_i_read_reg_651 = ap_const_lv1_0)) then 
                buf_V_16_d1 <= ap_const_lv8_0;
            else 
                buf_V_16_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_16_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_16_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if (((not((p_cast_read_reg_655 = ap_const_lv2_0)) and not((p_cast_read_reg_655 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((p_cast_read_reg_655 = ap_const_lv2_0)) and not((p_cast_read_reg_655 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_16_we1 <= ap_const_logic_1;
        else 
            buf_V_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buf_V_address0 <= buf_V_addr_reg_713;
    buf_V_address1 <= conv_i97_i_fu_380_p1(10 - 1 downto 0);

    buf_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_ce1 <= ap_const_logic_1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d1_assign_proc : process(mat_lap_data337_dout, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_condition_657)
    begin
        if ((ap_const_boolean_1 = ap_condition_657)) then
            if ((cmp_i_i131_i = ap_const_lv1_1)) then 
                buf_V_d1 <= mat_lap_data337_dout;
            elsif ((cmp_i_i131_i_read_reg_651 = ap_const_lv1_0)) then 
                buf_V_d1 <= ap_const_lv8_0;
            else 
                buf_V_d1 <= "XXXXXXXX";
            end if;
        else 
            buf_V_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1073_reg_700, icmp_ln1073_59_reg_704, cmp_i_i131_i_read_reg_651, cmp_i_i131_i, ap_block_pp0_stage0_11001, p_cast_read_reg_655)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i = ap_const_lv1_1) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i131_i_read_reg_651 = ap_const_lv1_0) and (icmp_ln1073_59_reg_704 = ap_const_lv1_1) and (icmp_ln1073_reg_700 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (p_cast_read_reg_655 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_we1 <= ap_const_logic_1;
        else 
            buf_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i131_i_read_reg_651 <= cmp_i_i131_i;
    col_V_8_fu_363_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_7) + unsigned(ap_const_lv13_1));
    conv_i97_i_fu_380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_7_reg_694),64));
    icmp_ln1073_59_fu_369_p2 <= "1" when (unsigned(zext_ln1073_fu_349_p1) < unsigned(img_width)) else "0";
    icmp_ln1073_fu_357_p2 <= "1" when (unsigned(zext_ln1073_8_fu_353_p1) < unsigned(add_ln1834)) else "0";
    icmp_ln1077_fu_386_p2 <= "1" when (col_V_7_reg_694 = ap_const_lv13_0) else "0";
    icmp_ln1081_48_fu_451_p2 <= "1" when (unsigned(max_V_242_fu_443_p3) < unsigned(src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_return)) else "0";
    icmp_ln1081_49_fu_488_p2 <= "1" when (unsigned(max_V_243_reg_749) < unsigned(ret_fu_104)) else "0";
    icmp_ln1081_50_fu_500_p2 <= "1" when (unsigned(max_V_244_fu_493_p3) < unsigned(ret_129_fu_116)) else "0";
    icmp_ln1081_51_fu_514_p2 <= "1" when (unsigned(max_V_245_fu_506_p3) < unsigned(src_buf_temp_copy_extract_V_0_31_xfExtractPixels_1_1_0_s_fu_305_ap_return)) else "0";
    icmp_ln1081_52_fu_541_p2 <= "1" when (unsigned(max_V_246_fu_536_p3) < unsigned(ret_127_fu_108)) else "0";
    icmp_ln1081_53_fu_562_p2 <= "1" when (unsigned(max_V_247_fu_555_p3) < unsigned(ret_130_fu_120)) else "0";
    icmp_ln1081_54_fu_585_p2 <= "1" when (unsigned(max_V_248_reg_770) < unsigned(src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter6_reg)) else "0";
    icmp_ln1081_fu_437_p2 <= "1" when (unsigned(max_V_fu_430_p3) < unsigned(ret_128_fu_112)) else "0";

    mat_dil_b_data338_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, mat_dil_b_data338_full_n, icmp_ln1077_reg_723_pp0_iter6_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            mat_dil_b_data338_blk_n <= mat_dil_b_data338_full_n;
        else 
            mat_dil_b_data338_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mat_dil_b_data338_din <= 
        select_ln56_6_fu_589_p3 when (p_read8(0) = '1') else 
        max_V_248_reg_770;

    mat_dil_b_data338_write_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln1077_reg_723_pp0_iter6_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1077_reg_723_pp0_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            mat_dil_b_data338_write <= ap_const_logic_1;
        else 
            mat_dil_b_data338_write <= ap_const_logic_0;
        end if; 
    end process;


    mat_lap_data337_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, mat_lap_data337_empty_n, ap_predicate_op69_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op69_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mat_lap_data337_blk_n <= mat_lap_data337_empty_n;
        else 
            mat_lap_data337_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    mat_lap_data337_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op69_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op69_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mat_lap_data337_read <= ap_const_logic_1;
        else 
            mat_lap_data337_read <= ap_const_logic_0;
        end if; 
    end process;

    max_V_242_fu_443_p3 <= 
        ret_128_fu_112 when (icmp_ln1081_fu_437_p2(0) = '1') else 
        max_V_fu_430_p3;
    max_V_243_fu_465_p3 <= 
        select_ln56_fu_457_p3 when (p_read2(0) = '1') else 
        max_V_242_fu_443_p3;
    max_V_244_fu_493_p3 <= 
        ret_fu_104 when (icmp_ln1081_49_fu_488_p2(0) = '1') else 
        max_V_243_reg_749;
    max_V_245_fu_506_p3 <= 
        ret_129_fu_116 when (icmp_ln1081_50_fu_500_p2(0) = '1') else 
        max_V_244_fu_493_p3;
    max_V_246_fu_536_p3 <= 
        src_buf_temp_copy_extract_V_0_31_reg_755 when (icmp_ln1081_51_reg_765(0) = '1') else 
        max_V_245_reg_760;
    max_V_247_fu_555_p3 <= 
        select_ln56_4_fu_547_p3 when (p_read6(0) = '1') else 
        max_V_246_fu_536_p3;
    max_V_248_fu_568_p3 <= 
        ret_130_fu_120 when (icmp_ln1081_53_fu_562_p2(0) = '1') else 
        max_V_247_fu_555_p3;
    max_V_fu_430_p3 <= 
        src_buf_temp_med_apply_V_154_fu_100 when (p_read(0) = '1') else 
        ap_const_lv8_0;
    p_cast_read_reg_655 <= p_cast;
    p_read_1_reg_674 <= p_read8;
    p_read_2_reg_679 <= p_read6;
    p_read_3_reg_684 <= p_read2;
    select_ln56_4_fu_547_p3 <= 
        ret_127_fu_108 when (icmp_ln1081_52_fu_541_p2(0) = '1') else 
        max_V_246_fu_536_p3;
    select_ln56_6_fu_589_p3 <= 
        src_buf_temp_copy_extract_V_0_32_reg_742_pp0_iter6_reg when (icmp_ln1081_54_fu_585_p2(0) = '1') else 
        max_V_248_reg_770;
    select_ln56_fu_457_p3 <= 
        src_buf_temp_copy_extract_V_0_xfExtractPixels_1_1_0_s_fu_293_ap_return when (icmp_ln1081_48_fu_451_p2(0) = '1') else 
        max_V_242_fu_443_p3;
    zext_ln1073_8_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_7),14));
    zext_ln1073_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_7),16));
end behav;
