Warning (10268): Verilog HDL information at vga.sv(18): always construct contains both blocking and non-blocking assignments File: C:/Users/User/Desktop/vga lab/vga.sv Line: 18
