<profile>

<section name = "Vitis HLS Report for 'applyConvolution_Pipeline_VITIS_LOOP_42_6'" level="0">
<item name = "Date">Fri May 24 13:18:18 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Convolutie</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00 ns, 6.178 ns, 2.16 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_42_6">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 793, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 310, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_3_2_32_1_1_U25">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln317_fu_253_p2">+, 0, 0, 14, 9, 8</column>
<column name="add_ln42_fu_183_p2">+, 0, 0, 38, 31, 1</column>
<column name="result_2_fu_290_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln18_fu_267_p2">-, 0, 0, 15, 7, 8</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln42_fu_177_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln43_fu_201_p2">icmp, 0, 0, 38, 31, 2</column>
<column name="icmp_ln45_fu_311_p2">icmp, 0, 0, 31, 24, 1</column>
<column name="lshr_ln18_fu_367_p2">lshr, 0, 0, 242, 79, 79</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_fu_334_p2">or, 0, 0, 2, 1, 1</column>
<column name="result_fu_295_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln18_fu_277_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln45_1_fu_327_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln45_fu_339_p3">select, 0, 0, 8, 1, 8</column>
<column name="val_1_fu_399_p3">select, 0, 0, 32, 1, 32</column>
<column name="shl_ln18_fu_373_p2">shl, 0, 0, 242, 79, 79</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter4_storereflowmerge_reg_155">14, 3, 8, 24</column>
<column name="ap_sig_allocacmp_ch_1">9, 2, 31, 62</column>
<column name="ch_fu_102">9, 2, 31, 62</column>
<column name="input_r_blk_n_R">9, 2, 1, 2</column>
<column name="output_r_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_storereflowmerge_reg_155">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter2_storereflowmerge_reg_155">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter3_storereflowmerge_reg_155">8, 0, 8, 0</column>
<column name="ap_phi_reg_pp0_iter4_storereflowmerge_reg_155">8, 0, 8, 0</column>
<column name="ch_fu_102">31, 0, 31, 0</column>
<column name="icmp_ln42_reg_413">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_427">1, 0, 1, 0</column>
<column name="icmp_ln45_reg_462">1, 0, 1, 0</column>
<column name="input_r_addr_read_reg_451">8, 0, 8, 0</column>
<column name="result_reg_456">32, 0, 32, 0</column>
<column name="select_ln18_reg_446">9, 0, 9, 0</column>
<column name="tmp_reg_441">1, 0, 1, 0</column>
<column name="trunc_ln342_reg_436">23, 0, 23, 0</column>
<column name="val_1_reg_473">32, 0, 32, 0</column>
<column name="xs_sign_reg_431">1, 0, 1, 0</column>
<column name="xs_sign_reg_431_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln42_reg_413">64, 32, 1, 0</column>
<column name="icmp_ln43_reg_427">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, applyConvolution_Pipeline_VITIS_LOOP_42_6, return value</column>
<column name="m_axi_input_r_AWVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWADDR">out, 64, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLEN">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_AWUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WDATA">out, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WSTRB">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WLAST">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_WUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARVALID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREADY">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARADDR">out, 64, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARID">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLEN">out, 32, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARSIZE">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARBURST">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARLOCK">out, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARCACHE">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARPROT">out, 3, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARQOS">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARREGION">out, 4, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_ARUSER">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RDATA">in, 8, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RLAST">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RFIFONUM">in, 11, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RUSER">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_RRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BVALID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BREADY">out, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BRESP">in, 2, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BID">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_input_r_BUSER">in, 1, m_axi, input_r, pointer</column>
<column name="m_axi_output_r_AWVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_AWUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WDATA">out, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WSTRB">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WLAST">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_WUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARVALID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREADY">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARADDR">out, 64, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARID">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLEN">out, 32, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARSIZE">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARBURST">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARLOCK">out, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARCACHE">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARPROT">out, 3, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARQOS">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARREGION">out, 4, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_ARUSER">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RDATA">in, 8, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RLAST">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RFIFONUM">in, 11, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RUSER">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_RRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BVALID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BREADY">out, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BRESP">in, 2, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BID">in, 1, m_axi, output_r, pointer</column>
<column name="m_axi_output_r_BUSER">in, 1, m_axi, output_r, pointer</column>
<column name="channels">in, 32, ap_none, channels, scalar</column>
<column name="sum_0_5">in, 32, ap_none, sum_0_5, scalar</column>
<column name="sum_1_5">in, 32, ap_none, sum_1_5, scalar</column>
<column name="sum_2_5">in, 32, ap_none, sum_2_5, scalar</column>
<column name="output_r_offset">in, 64, ap_none, output_r_offset, scalar</column>
<column name="add_ln26_1">in, 64, ap_none, add_ln26_1, scalar</column>
</table>
</item>
</section>
</profile>
