<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.05.05.14:19:57"
 outputDirectory="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="50000000" />
   <property name="clockRateKnown" value="false" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sys_clock:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1683253197,AUTO_UNIQUE_ID=(altera_avalon_clock_source:18.1:CLOCK_RATE=50,CLOCK_UNIT=1000000)"
   instancePathKey="sys_clock"
   kind="sys_clock"
   version="1.0"
   name="sys_clock">
  <parameter name="AUTO_GENERATION_ID" value="1683253197" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/sopc_builder_ip/verification/altera_avalon_clock_source/altera_avalon_clock_source_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sys_clock">queue size: 0 starting:sys_clock "sys_clock"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sys_clock"><![CDATA["<b>sys_clock</b>" reuses <b>altera_avalon_clock_source</b> "<b>submodules/altera_avalon_clock_source</b>"]]></message>
   <message level="Debug" culprit="sys_clock">queue size: 0 starting:altera_avalon_clock_source "submodules/altera_avalon_clock_source"</message>
   <message level="Info" culprit="clock_source_0"><![CDATA["<b>sys_clock</b>" instantiated <b>altera_avalon_clock_source</b> "<b>clock_source_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_clock_source:18.1:CLOCK_RATE=50,CLOCK_UNIT=1000000"
   instancePathKey="sys_clock:.:clock_source_0"
   kind="altera_avalon_clock_source"
   version="18.1"
   name="altera_avalon_clock_source">
  <generatedFiles>
   <file
       path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/epik990/Documents/v2/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/sopc_builder_ip/verification/altera_avalon_clock_source/altera_avalon_clock_source_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_clock" as="clock_source_0" />
  <messages>
   <message level="Debug" culprit="sys_clock">queue size: 0 starting:altera_avalon_clock_source "submodules/altera_avalon_clock_source"</message>
   <message level="Info" culprit="clock_source_0"><![CDATA["<b>sys_clock</b>" instantiated <b>altera_avalon_clock_source</b> "<b>clock_source_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
