Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 11 21:51:10 2019
| Host         : Walter_2in1 running 64-bit major release  (build 9200)
| Command      : report_timing -file ./Reports/synth_timing_gray.rpt
| Design       : divider
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 D/left_right/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            D/left_shift/Q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by system_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             system_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (system_clk rise@4.000ns - system_clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 1.594ns (43.198%)  route 2.096ns (56.802%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 5.853 - 4.000 ) 
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.855     0.855 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.500    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.581 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.584     2.165    D/left_right/clk_IBUF_BUFG
                         FDRE                                         r  D/left_right/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.544 f  D/left_right/Q_reg[1]/Q
                         net (fo=7, unplaced)         0.634     3.178    D/subtract/Q[1]
                         LUT4 (Prop_lut4_I1_O)        0.251     3.429 r  D/subtract/dvsr_less_than_dvnd0_carry_i_4/O
                         net (fo=1, unplaced)         0.000     3.429    D/subtract_n_3
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.886 r  D/dvsr_less_than_dvnd0_carry/CO[3]
                         net (fo=1, unplaced)         0.008     3.894    D/dvsr_less_than_dvnd0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.992 r  D/dvsr_less_than_dvnd0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.992    D/dvsr_less_than_dvnd0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.090 r  D/dvsr_less_than_dvnd0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.090    D/dvsr_less_than_dvnd0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.188 r  D/dvsr_less_than_dvnd0_carry__2/CO[3]
                         net (fo=6, unplaced)         0.802     4.990    C/FSM_gray_state_reg[2]_4[0]
                         LUT4 (Prop_lut4_I0_O)        0.108     5.098 r  C/Q[31]_i_5__0/O
                         net (fo=31, unplaced)        0.652     5.750    D/left_shift/sub
                         LUT5 (Prop_lut5_I1_O)        0.105     5.855 r  D/left_shift/Q[26]_i_1__0/O
                         net (fo=1, unplaced)         0.000     5.855    D/left_shift/p_2_in[26]
                         FDRE                                         r  D/left_shift/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_clk rise edge)
                                                      4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                         IBUF (Prop_ibuf_I_O)         0.724     4.724 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.337    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077     5.414 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, unplaced)       0.439     5.853    D/left_shift/clk_IBUF_BUFG
                         FDRE                                         r  D/left_shift/Q_reg[26]/C
                         clock pessimism              0.167     6.020    
                         clock uncertainty           -0.035     5.985    
                         FDRE (Setup_fdre_C_D)        0.029     6.014    D/left_shift/Q_reg[26]
  -------------------------------------------------------------------
                         required time                          6.014    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  0.159    




