# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.io.OpinVector rd1 -7200 15000 @N 1001 5 1.0E-9 0
hades.models.rtlib.register.RegRE EXMEMwb 26400 9000 @N 1001 2 XX_B 1.0E-8
hades.models.rtlib.io.OpinVector aluOut1 4800 15000 @N 1001 32 1.0E-9 1
hades.models.rtlib.register.RegRE EXMEMaluOut 2400 9000 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
hades.models.io.Opin zero1 13200 15000 @N 1001 5.0E-9
hades.models.io.Ipin WE -13800 12000 @N 1001  U
hades.models.rtlib.io.OpinVector wb1 29400 15000 @N 1001 2 1.0E-9 0
hades.models.io.Ipin R -18600 13200 @N 1001  U
hades.models.rtlib.register.RegRE EXMEMrd -9600 9000 @N 1001 5 XXXXX_B 1.0E-8
hades.models.io.Ipin CLK -16200 12600 @N 1001 null U
hades.models.rtlib.io.IpinVector rt -1800 5400 @N 1001 32 00000000000000000000000000000001_B 1.0E-9 0
hades.models.rtlib.io.IpinVector wb 28200 5400 @N 1001 2 01_B 1.0E-9 0
hades.models.io.Ipin zero 7800 5400 @N 1001  U
hades.models.rtlib.io.OpinVector rt1 -1200 15000 @N 1001 32 1.0E-9 0
hades.models.io.Opin MemRead 25800 18000 @N 1001 1.0E-9
hades.models.rtlib.register.RegRE EXMEMm 20400 9000 @N 1001 2 XX_B 1.0E-9
hades.models.flipflops.Dffre i2 8400 6000 @N 1001 5.0E-9 4.0E-9 3.0E-9
hades.models.rtlib.io.IpinVector m 22200 5400 @N 1001 2 11_B 1.0E-9 0
hades.models.rtlib.io.IpinVector rd -7800 5400 @N 1001 5 00001_B 1.0E-9 0
hades.models.rtlib.io.ExpanderVertical i0 21600 16800 @N 1001 2 1.0E-9
hades.models.io.Opin MemWrite 25800 16800 @N 1001 5.0E-9
hades.models.rtlib.io.IpinVector aluOut 4200 5400 @N 1001 32 00000000000000000000000000000001_B 1.0E-9 0
hades.models.rtlib.register.RegRE EXMEMrt -3600 9000 @N 1001 32 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_B 1.0E-8
[end components]
[signals]
hades.signals.SignalStdLogic1164 n1_0_0_0_0_0_0 6 CLK Y EXMEMaluOut CLK EXMEMrt CLK EXMEMwb CLK EXMEMrd CLK EXMEMm CLK 20 2 -16200 12600 -10800 12600 2 13200 12600 19200 12600 2 7200 12600 13200 12600 2 1200 12600 7200 12600 2 -4800 12600 1200 12600 2 1200 12600 1200 10200 2 1200 10200 2400 10200 2 -10800 12600 -4800 12600 2 -4800 12600 -4800 10200 2 -4800 10200 -3600 10200 2 19200 12600 25200 12600 2 25200 12600 25200 10200 2 25200 10200 26400 10200 2 19200 12600 19200 10200 2 7200 12600 7200 10200 2 -10800 12600 -10800 10200 2 -10800 10200 -9600 10200 2 7200 10200 7200 9000 2 7200 9000 8400 9000 2 19200 10200 20400 10200 5 7200 12600 -10800 12600 -4800 12600 1200 12600 19200 12600 
hades.signals.SignalStdLogicVector n9 2 2 EXMEMwb Q wb1 A 2 2 29400 15000 28200 15000 2 28200 15000 28200 11400 0 
hades.signals.SignalStdLogicVector n8 2 2 wb Y EXMEMwb D 1 2 28200 5400 28200 9000 0 
hades.signals.SignalStdLogicVector n7 2 2 EXMEMm Q i0 A 1 2 22200 11400 22200 16800 0 
hades.signals.SignalStdLogic1164 n1_0_0_1_1_0_0_0 7 WE Y EXMEMaluOut ENA EXMEMrt ENA EXMEMwb ENA EXMEMrd ENA i2 E EXMEMm ENA 21 2 -13800 12000 -11400 12000 2 13200 12000 18600 12000 2 12600 12000 13200 12000 2 6600 12000 12600 12000 2 600 12000 6600 12000 2 -5400 12000 600 12000 2 600 12000 600 9600 2 600 9600 2400 9600 2 -11400 12000 -5400 12000 2 -5400 12000 -5400 9600 2 -5400 9600 -3600 9600 2 18600 12000 24600 12000 2 24600 12000 24600 9600 2 24600 9600 26400 9600 2 18600 12000 18600 9600 2 6600 12000 6600 9600 2 -11400 12000 -11400 9600 2 -11400 9600 -9600 9600 2 6600 9600 6600 6600 2 6600 6600 8400 6600 2 18600 9600 20400 9600 5 -5400 12000 600 12000 18600 12000 6600 12000 -11400 12000 
hades.signals.SignalStdLogic1164 n6 2 i0 Y1 MemWrite A 1 2 25800 16800 22800 17400 0 
hades.signals.SignalStdLogic1164 n4 2 zero Y i2 D 2 2 7800 5400 7800 7800 2 7800 7800 8400 7800 0 
hades.signals.SignalStdLogicVector n3 32 2 EXMEMaluOut Q aluOut1 A 2 2 4800 15000 4200 15000 2 4200 15000 4200 11400 0 
hades.signals.SignalStdLogicVector n2 32 2 EXMEMrt Q rt1 A 2 2 -1800 11400 -1800 15000 2 -1800 15000 -1200 15000 0 
hades.signals.SignalStdLogic1164 n1 2 i0 Y0 MemRead A 1 2 25800 18000 22800 18000 0 
hades.signals.SignalStdLogicVector n15 2 2 m Y EXMEMm D 1 2 22200 9000 22200 5400 0 
hades.signals.SignalStdLogicVector n0 5 2 rd Y EXMEMrd D 1 2 -7800 5400 -7800 9000 0 
hades.signals.SignalStdLogic1164 n13 2 i2 Q zero1 A 3 2 12000 7800 11400 9600 2 11400 9600 11400 15000 2 11400 15000 13200 15000 0 
hades.signals.SignalStdLogicVector n12 32 2 aluOut Y EXMEMaluOut D 1 2 4200 9000 4200 5400 0 
hades.signals.SignalStdLogicVector n11 32 2 rt Y EXMEMrt D 1 2 -1800 9000 -1800 5400 0 
hades.signals.SignalStdLogicVector n10 5 2 EXMEMrd Q rd1 A 2 2 -7800 11400 -7800 15000 2 -7800 15000 -7200 15000 0 
hades.signals.SignalStdLogic1164 n1_0_0_1_0_0_1 6 R Y EXMEMaluOut NR EXMEMrt NR EXMEMwb NR EXMEMrd NR EXMEMm NR 20 2 -18600 13200 -10200 13200 2 13800 13200 19800 13200 2 7800 13200 13800 13200 2 1800 13200 7800 13200 2 -4200 13200 1800 13200 2 1800 13200 1800 10800 2 1800 10800 2400 10800 2 -10200 13200 -4200 13200 2 -4200 13200 -4200 10800 2 -4200 10800 -3600 10800 2 19800 13200 25800 13200 2 25800 13200 25800 10800 2 25800 10800 26400 10800 2 19800 13200 19800 10800 2 7800 13200 7800 10800 2 -10200 13200 -10200 10800 2 -10200 10800 -9600 10800 2 7800 10800 7800 10200 2 7800 10200 8400 10200 2 19800 10800 20400 10800 5 19800 13200 -10200 13200 7800 13200 1800 13200 -4200 13200 
[end signals]
[end]
