stepsize 50
ana Vdd Gnd s reset phi1 phi2 in0 in1 in2 in3 in4 in5 in6 in7 in8 in9 in10 in11 in12 in13 in14 in15 out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 out11 out12 out13 out14 out15
w  Vdd Gnd s reset phi1 phi2 in0 in1 in2 in3 in4 in5 in6 in7 in8 in9 in10 in11 in12 in13 in14 in15 out0 out1 out2 out3 out4 out5 out6 out7 out8 out9 out10 out11 out12 out13 out14 out15
clock phi1	1 0 0 0
clock phi2	0 0 1 0
h Vdd
l Gnd
l reset
h s
c
l in0 
l in1 
l in2 
l in3 
l in4 
l in5 
l in6 
h in7
l in8 
l in9
l in10
l in11
l in12
l in13
l in14
h in15  
c
