module output_data(clock, reg_source, address, od_write, data_output);
  input [31:0] reg_source;
  input [31:0] address;
  input clock, od_write;
  output [31:0] data_output;
  
  reg [31:0] out_base [31:0];
  
  always @ (posedge clock) begin
    if(od_write == 1)
      out_base[address] = reg_source;
  end

  assign data_output = out_base[address];
endmodule