#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002835280 .scope module, "tb_divby3or5" "tb_divby3or5" 2 9;
 .timescale -8 -10;
P_00000000028396f0 .param/l "stopTime" 0 2 14, +C4<00000000000000000000000011001000>;
v0000000002894fc0_0 .var "t_BCD", 3 0;
v0000000002896320_0 .net "t_D", 0 0, L_0000000002841e60;  1 drivers
S_0000000002835400 .scope module, "uut" "divby3or5" 2 17, 3 7 0, S_0000000002835280;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_0000000002841e60 .functor OR 1, L_0000000002895100, L_0000000002895ce0, C4<0>, C4<0>;
v00000000028959c0_0 .net "BCD", 3 0, v0000000002894fc0_0;  1 drivers
v0000000002896780_0 .net "D", 0 0, L_0000000002841e60;  alias, 1 drivers
v0000000002896c80_0 .net "divd3", 0 0, L_0000000002895100;  1 drivers
v0000000002895a60_0 .net "divd5", 0 0, L_0000000002895ce0;  1 drivers
S_00000000011ddc80 .scope module, "check3" "divby3" 3 16, 4 7 0, S_0000000002835400;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_00000000011d6fc0 .functor AND 1, L_00000000028956a0, L_0000000002895740, C4<1>, C4<1>;
v000000000283ef60_0 .net "BCD", 3 0, v0000000002894fc0_0;  alias, 1 drivers
v000000000283e420_0 .net "D", 0 0, L_0000000002895100;  alias, 1 drivers
L_0000000002896ee8 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000283e600_0 .net/2u *"_s0", 3 0, L_0000000002896ee8;  1 drivers
v000000000283f280_0 .net *"_s10", 31 0, L_0000000002895600;  1 drivers
L_0000000002896fc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000283f000_0 .net/2u *"_s12", 31 0, L_0000000002896fc0;  1 drivers
v000000000283ec40_0 .net *"_s14", 0 0, L_0000000002895740;  1 drivers
v000000000283ece0_0 .net *"_s16", 0 0, L_00000000011d6fc0;  1 drivers
L_0000000002897008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000283f0a0_0 .net/2u *"_s18", 0 0, L_0000000002897008;  1 drivers
v000000000283f140_0 .net *"_s2", 0 0, L_00000000028956a0;  1 drivers
L_0000000002897050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000283e740_0 .net/2u *"_s20", 0 0, L_0000000002897050;  1 drivers
v000000000283e7e0_0 .net *"_s4", 31 0, L_00000000028968c0;  1 drivers
L_0000000002896f30 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000283ed80_0 .net *"_s7", 27 0, L_0000000002896f30;  1 drivers
L_0000000002896f78 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000283e6a0_0 .net/2u *"_s8", 31 0, L_0000000002896f78;  1 drivers
L_00000000028956a0 .cmp/gt 4, L_0000000002896ee8, v0000000002894fc0_0;
L_00000000028968c0 .concat [ 4 28 0 0], v0000000002894fc0_0, L_0000000002896f30;
L_0000000002895600 .arith/mod 32, L_00000000028968c0, L_0000000002896f78;
L_0000000002895740 .cmp/eq 32, L_0000000002895600, L_0000000002896fc0;
L_0000000002895100 .functor MUXZ 1, L_0000000002897050, L_0000000002897008, L_00000000011d6fc0, C4<>;
S_0000000002894d50 .scope module, "check5" "divby5" 3 17, 5 7 0, S_0000000002835400;
 .timescale -8 -10;
    .port_info 0 /OUTPUT 1 "D"
    .port_info 1 /INPUT 4 "BCD"
L_0000000002841df0 .functor AND 1, L_0000000002894f20, L_0000000002895c40, C4<1>, C4<1>;
v000000000283e880_0 .net "BCD", 3 0, v0000000002894fc0_0;  alias, 1 drivers
v000000000283e920_0 .net "D", 0 0, L_0000000002895ce0;  alias, 1 drivers
L_0000000002897098 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v000000000283ee20_0 .net/2u *"_s0", 3 0, L_0000000002897098;  1 drivers
v000000000283f320_0 .net *"_s10", 31 0, L_00000000028951a0;  1 drivers
L_0000000002897170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000283ea60_0 .net/2u *"_s12", 31 0, L_0000000002897170;  1 drivers
v000000000283eb00_0 .net *"_s14", 0 0, L_0000000002895c40;  1 drivers
v0000000002895380_0 .net *"_s16", 0 0, L_0000000002841df0;  1 drivers
L_00000000028971b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002895b00_0 .net/2u *"_s18", 0 0, L_00000000028971b8;  1 drivers
v0000000002895ba0_0 .net *"_s2", 0 0, L_0000000002894f20;  1 drivers
L_0000000002897200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002895560_0 .net/2u *"_s20", 0 0, L_0000000002897200;  1 drivers
v0000000002895240_0 .net *"_s4", 31 0, L_00000000028957e0;  1 drivers
L_00000000028970e0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002895d80_0 .net *"_s7", 27 0, L_00000000028970e0;  1 drivers
L_0000000002897128 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v00000000028965a0_0 .net/2u *"_s8", 31 0, L_0000000002897128;  1 drivers
L_0000000002894f20 .cmp/gt 4, L_0000000002897098, v0000000002894fc0_0;
L_00000000028957e0 .concat [ 4 28 0 0], v0000000002894fc0_0, L_00000000028970e0;
L_00000000028951a0 .arith/mod 32, L_00000000028957e0, L_0000000002897128;
L_0000000002895c40 .cmp/eq 32, L_00000000028951a0, L_0000000002897170;
L_0000000002895ce0 .functor MUXZ 1, L_0000000002897200, L_00000000028971b8, L_0000000002841df0, C4<>;
    .scope S_0000000002835280;
T_0 ;
    %vpi_call 2 22 "$monitor", "%b | %b", v0000000002894fc0_0, v0000000002896320_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000002835280;
T_1 ;
    %vpi_call 2 25 "$display", " BCD | D\012--------" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000000002835280;
T_2 ;
    %delay 20000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002835280;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002894fc0_0, 0, 4;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0000000002894fc0_0;
    %addi 1, 0, 4;
    %store/vec4 v0000000002894fc0_0, 0, 4;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_divby3or5.v";
    "divby3or5.v";
    "divby3.v";
    "divby5.v";
