Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto dc79ed6f8f1045f4be2b20c3fb1a42e6 --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_5 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'instr_fetch_addr' [/home/gigabyte/workspace/Tproc_local/Tproc/sim/tb_top.v:85]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 15 for port 'wr_addr' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:221]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'wr_mem_line' [/home/gigabyte/workspace/Tproc_local/Tproc/src/scratchpad_feature_mem.v:114]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'rd_addr' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:354]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'wr_addr' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 7 for port 'addra' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:371]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'addrb' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:372]
WARNING: [VRFC 10-3091] actual bit length 200 differs from formal bit length 256 for port 'weight_buffer_out' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:374]
WARNING: [VRFC 10-3091] actual bit length 320 differs from formal bit length 1600 for port 'feature_mem_read_data_0' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:413]
WARNING: [VRFC 10-3091] actual bit length 320 differs from formal bit length 1600 for port 'feature_mem_read_data_1' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:414]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 16 for port 'scaler_data' [/home/gigabyte/workspace/Tproc_local/Tproc/src/top.v:417]
WARNING: [VRFC 10-3091] actual bit length 1600 differs from formal bit length 320 for port 'dia_0' [/home/gigabyte/workspace/Tproc_local/Tproc/src/configurable_adder_path.v:49]
WARNING: [VRFC 10-3091] actual bit length 1600 differs from formal bit length 320 for port 'dia_1' [/home/gigabyte/workspace/Tproc_local/Tproc/src/configurable_adder_path.v:50]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'B_INPUT' [/home/gigabyte/workspace/Tproc_local/Tproc/src/arithmetic_unit_general.v:192]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'O_OUTPUT' [/home/gigabyte/workspace/Tproc_local/Tproc/src/arithmetic_unit_general.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_fetch
Compiling module xil_defaultlib.true_dpram_sclk(RAM_DEPTH=16)
Compiling module xil_defaultlib.syn_fifo_default
Compiling module xil_defaultlib.top_fsm
Compiling module xil_defaultlib.instruction_decode
Compiling module xil_defaultlib.i_feature_fetch
Compiling module xil_defaultlib.feature_load
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.asymmetric_fifo
Compiling module xil_defaultlib.scratchpad_mem_default
Compiling module xil_defaultlib.scratchpad_feature_mem_default
Compiling module xil_defaultlib.i_weight_fetch
Compiling module xil_defaultlib.sel_decoder
Compiling module xil_defaultlib.dp_ram(ADDR_WIDTH=4)
Compiling module xil_defaultlib.weight_buffer_array(ADDR_WIDTH=4...
Compiling module xil_defaultlib.virtical_reg
Compiling module xil_defaultlib.TnKK_select_array_default
Compiling module xil_defaultlib.register_x1(FEATURE_WIDTH=1)
Compiling module xil_defaultlib.adderx4
Compiling module xil_defaultlib.adder_2Nin_Nout_default
Compiling module xil_defaultlib.register_x1
Compiling module xil_defaultlib.adder_2Nin_Nout(CHANNEL_NUM=8)
Compiling module xil_defaultlib.adder_2Nin_Nout(CHANNEL_NUM=4)
Compiling module xil_defaultlib.adder_4in_1out
Compiling module xil_defaultlib.adder_tree_single_kernel_default
Compiling module xil_defaultlib.adder_tree_Tn_kernel_default
Compiling module xil_defaultlib.adder_tree_tn_default
Compiling module xil_defaultlib.scaler_multiply_unit
Compiling module xil_defaultlib.configurable_data_path
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
