13:11:36 INFO  : Registering command handlers for SDK TCF services
13:11:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\temp_xsdb_launch_script.tcl
13:11:40 INFO  : XSCT server has started successfully.
13:11:40 INFO  : Successfully done setting XSCT server connection channel  
13:11:43 INFO  : Successfully done setting SDK workspace  
13:11:43 INFO  : Processing command line option -hwspec C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper.hdf.
14:39:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
14:39:31 INFO  : 'jtag frequency' command is executed.
14:39:31 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
14:39:33 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
14:39:33 INFO  : Context for 'APU' is selected.
14:39:33 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
14:39:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:33 INFO  : Context for 'APU' is selected.
14:39:33 INFO  : 'stop' command is executed.
14:39:34 INFO  : 'ps7_init' command is executed.
14:39:34 INFO  : 'ps7_post_config' command is executed.
14:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:34 INFO  : Memory regions updated for context APU
14:39:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:34 INFO  : 'con' command is executed.
14:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

14:39:34 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
14:41:44 INFO  : Disconnected from the channel tcfchan#1.
14:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
14:41:45 INFO  : 'jtag frequency' command is executed.
14:41:45 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:41:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
14:41:47 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
14:41:48 INFO  : Context for 'APU' is selected.
14:41:49 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
14:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:49 INFO  : Context for 'APU' is selected.
14:41:49 INFO  : 'stop' command is executed.
14:41:49 INFO  : 'ps7_init' command is executed.
14:41:49 INFO  : 'ps7_post_config' command is executed.
14:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:50 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:50 INFO  : Memory regions updated for context APU
14:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:50 INFO  : 'con' command is executed.
14:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

14:41:50 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
14:47:04 INFO  : Disconnected from the channel tcfchan#2.
14:47:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
14:47:06 INFO  : 'jtag frequency' command is executed.
14:47:06 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
14:47:08 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
14:47:08 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
14:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : 'stop' command is executed.
14:47:10 INFO  : 'ps7_init' command is executed.
14:47:10 INFO  : 'ps7_post_config' command is executed.
14:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:10 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:11 INFO  : Memory regions updated for context APU
14:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:11 INFO  : 'con' command is executed.
14:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

14:47:11 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
14:51:03 INFO  : Disconnected from the channel tcfchan#3.
14:51:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
14:51:04 INFO  : 'jtag frequency' command is executed.
14:51:04 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:51:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
14:51:06 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
14:51:06 INFO  : Context for 'APU' is selected.
14:51:08 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
14:51:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:08 INFO  : Context for 'APU' is selected.
14:51:08 INFO  : 'stop' command is executed.
14:51:08 INFO  : 'ps7_init' command is executed.
14:51:08 INFO  : 'ps7_post_config' command is executed.
14:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:51:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:09 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:51:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:09 INFO  : Memory regions updated for context APU
14:51:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:51:09 INFO  : 'con' command is executed.
14:51:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

14:51:09 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
14:52:23 INFO  : Disconnected from the channel tcfchan#4.
14:52:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
14:52:25 INFO  : 'jtag frequency' command is executed.
14:52:25 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
14:52:27 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
14:52:27 INFO  : Context for 'APU' is selected.
14:52:28 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
14:52:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:52:28 INFO  : Context for 'APU' is selected.
14:52:29 INFO  : 'stop' command is executed.
14:52:29 INFO  : 'ps7_init' command is executed.
14:52:29 INFO  : 'ps7_post_config' command is executed.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:29 INFO  : 'configparams force-mem-access 0' command is executed.
14:52:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

14:52:29 INFO  : Memory regions updated for context APU
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : 'con' command is executed.
14:52:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

14:52:29 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:00:10 INFO  : Disconnected from the channel tcfchan#5.
15:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:00:11 INFO  : 'jtag frequency' command is executed.
15:00:11 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:00:14 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:00:14 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:15 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : 'stop' command is executed.
15:00:15 INFO  : 'ps7_init' command is executed.
15:00:15 INFO  : 'ps7_post_config' command is executed.
15:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:16 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:16 INFO  : Memory regions updated for context APU
15:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:16 INFO  : 'con' command is executed.
15:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:00:16 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:01:27 INFO  : Disconnected from the channel tcfchan#6.
15:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:01:28 INFO  : 'jtag frequency' command is executed.
15:01:28 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:01:31 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:01:31 INFO  : Context for 'APU' is selected.
15:01:32 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:32 INFO  : Context for 'APU' is selected.
15:01:32 INFO  : 'stop' command is executed.
15:01:33 INFO  : 'ps7_init' command is executed.
15:01:33 INFO  : 'ps7_post_config' command is executed.
15:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:33 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:33 INFO  : Memory regions updated for context APU
15:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:33 INFO  : 'con' command is executed.
15:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:01:33 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:04:28 INFO  : Disconnected from the channel tcfchan#7.
15:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:04:29 INFO  : 'jtag frequency' command is executed.
15:04:29 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:04:32 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:04:32 INFO  : Context for 'APU' is selected.
15:04:33 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:04:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:34 INFO  : Context for 'APU' is selected.
15:04:34 INFO  : 'stop' command is executed.
15:04:34 INFO  : 'ps7_init' command is executed.
15:04:34 INFO  : 'ps7_post_config' command is executed.
15:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:34 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:34 INFO  : Memory regions updated for context APU
15:04:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:34 INFO  : 'con' command is executed.
15:04:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:04:34 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:06:18 INFO  : Disconnected from the channel tcfchan#8.
15:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:06:19 INFO  : 'jtag frequency' command is executed.
15:06:19 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:06:21 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:06:21 INFO  : Context for 'APU' is selected.
15:06:23 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:06:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:23 INFO  : Context for 'APU' is selected.
15:06:23 INFO  : 'stop' command is executed.
15:06:23 INFO  : 'ps7_init' command is executed.
15:06:23 INFO  : 'ps7_post_config' command is executed.
15:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:24 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:24 INFO  : Memory regions updated for context APU
15:06:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:24 INFO  : 'con' command is executed.
15:06:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:06:24 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:07:58 INFO  : Disconnected from the channel tcfchan#9.
15:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:07:59 INFO  : 'jtag frequency' command is executed.
15:07:59 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:07:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:08:01 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:08:01 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:08:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:03 INFO  : Context for 'APU' is selected.
15:08:03 INFO  : 'stop' command is executed.
15:08:03 INFO  : 'ps7_init' command is executed.
15:08:03 INFO  : 'ps7_post_config' command is executed.
15:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:03 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:04 INFO  : Memory regions updated for context APU
15:08:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:04 INFO  : 'con' command is executed.
15:08:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:08:04 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:10:24 INFO  : Disconnected from the channel tcfchan#10.
15:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:10:25 INFO  : 'jtag frequency' command is executed.
15:10:25 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:10:27 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:10:27 INFO  : Context for 'APU' is selected.
15:10:29 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:10:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:29 INFO  : Context for 'APU' is selected.
15:10:29 INFO  : 'stop' command is executed.
15:10:29 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:10:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:11:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:11:08 INFO  : 'jtag frequency' command is executed.
15:11:08 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:11:12 ERROR : fpga configuration failed. DONE PIN is not HIGH
15:11:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
15:11:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

15:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:11:46 INFO  : 'jtag frequency' command is executed.
15:11:46 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:11:49 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:11:49 INFO  : Context for 'APU' is selected.
15:11:49 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:49 INFO  : Context for 'APU' is selected.
15:11:49 INFO  : 'stop' command is executed.
15:11:49 INFO  : 'ps7_init' command is executed.
15:11:49 INFO  : 'ps7_post_config' command is executed.
15:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:49 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:49 INFO  : Memory regions updated for context APU
15:11:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:49 INFO  : 'con' command is executed.
15:11:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:11:49 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:13:30 INFO  : Disconnected from the channel tcfchan#11.
15:13:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:13:31 INFO  : 'jtag frequency' command is executed.
15:13:31 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:13:34 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:13:34 INFO  : Context for 'APU' is selected.
15:13:35 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:35 INFO  : Context for 'APU' is selected.
15:13:35 INFO  : 'stop' command is executed.
15:13:36 INFO  : 'ps7_init' command is executed.
15:13:36 INFO  : 'ps7_post_config' command is executed.
15:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:36 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:36 INFO  : Memory regions updated for context APU
15:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:36 INFO  : 'con' command is executed.
15:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:13:36 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:14:22 INFO  : Disconnected from the channel tcfchan#12.
15:14:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:23 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:14:23 INFO  : 'jtag frequency' command is executed.
15:14:23 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:14:25 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:14:25 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:14:27 INFO  : 'configparams force-mem-access 1' command is executed.
15:14:27 INFO  : Context for 'APU' is selected.
15:14:27 INFO  : 'stop' command is executed.
15:14:27 INFO  : 'ps7_init' command is executed.
15:14:27 INFO  : 'ps7_post_config' command is executed.
15:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:14:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:14:28 INFO  : Memory regions updated for context APU
15:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : 'con' command is executed.
15:14:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:14:28 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:15:12 INFO  : Disconnected from the channel tcfchan#13.
15:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:15:13 INFO  : 'jtag frequency' command is executed.
15:15:13 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:15:16 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:15:16 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:15:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:17 INFO  : Context for 'APU' is selected.
15:15:17 INFO  : 'stop' command is executed.
15:15:18 INFO  : 'ps7_init' command is executed.
15:15:18 INFO  : 'ps7_post_config' command is executed.
15:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:18 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:18 INFO  : Memory regions updated for context APU
15:15:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:18 INFO  : 'con' command is executed.
15:15:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:15:18 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:16:41 INFO  : Disconnected from the channel tcfchan#14.
15:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:16:42 INFO  : 'jtag frequency' command is executed.
15:16:42 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:16:44 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:16:44 INFO  : Context for 'APU' is selected.
15:16:46 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:16:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:46 INFO  : Context for 'APU' is selected.
15:16:46 INFO  : 'stop' command is executed.
15:16:46 INFO  : 'ps7_init' command is executed.
15:16:46 INFO  : 'ps7_post_config' command is executed.
15:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:46 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:46 INFO  : Memory regions updated for context APU
15:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:46 INFO  : 'con' command is executed.
15:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:16:46 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:17:41 INFO  : Disconnected from the channel tcfchan#15.
15:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:17:42 INFO  : 'jtag frequency' command is executed.
15:17:42 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:17:44 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:17:45 INFO  : Context for 'APU' is selected.
15:17:46 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:17:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:46 INFO  : Context for 'APU' is selected.
15:17:46 INFO  : 'stop' command is executed.
15:17:46 INFO  : 'ps7_init' command is executed.
15:17:46 INFO  : 'ps7_post_config' command is executed.
15:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:47 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:47 INFO  : Memory regions updated for context APU
15:17:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:47 INFO  : 'con' command is executed.
15:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:17:47 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:19:45 INFO  : Disconnected from the channel tcfchan#16.
15:19:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:19:46 INFO  : 'jtag frequency' command is executed.
15:19:46 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:19:48 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:19:48 INFO  : Context for 'APU' is selected.
15:19:50 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:19:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:50 INFO  : Context for 'APU' is selected.
15:19:50 INFO  : 'stop' command is executed.
15:19:50 INFO  : 'ps7_init' command is executed.
15:19:50 INFO  : 'ps7_post_config' command is executed.
15:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:51 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:51 INFO  : Memory regions updated for context APU
15:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:51 INFO  : 'con' command is executed.
15:19:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:19:51 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:20:56 INFO  : Disconnected from the channel tcfchan#17.
15:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:20:57 INFO  : 'jtag frequency' command is executed.
15:20:57 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:21:00 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:21:00 INFO  : Context for 'APU' is selected.
15:21:01 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:01 INFO  : Context for 'APU' is selected.
15:21:01 INFO  : 'stop' command is executed.
15:21:02 INFO  : 'ps7_init' command is executed.
15:21:02 INFO  : 'ps7_post_config' command is executed.
15:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:02 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:02 INFO  : Memory regions updated for context APU
15:21:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:02 INFO  : 'con' command is executed.
15:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:21:02 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:22:48 INFO  : Disconnected from the channel tcfchan#18.
15:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:22:49 INFO  : 'jtag frequency' command is executed.
15:22:49 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:22:51 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:22:51 INFO  : Context for 'APU' is selected.
15:22:53 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:22:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:53 INFO  : Context for 'APU' is selected.
15:22:53 INFO  : 'stop' command is executed.
15:22:53 INFO  : 'ps7_init' command is executed.
15:22:53 INFO  : 'ps7_post_config' command is executed.
15:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:53 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:53 INFO  : Memory regions updated for context APU
15:22:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:53 INFO  : 'con' command is executed.
15:22:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:22:53 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:24:23 INFO  : Disconnected from the channel tcfchan#19.
15:24:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:24:24 INFO  : 'jtag frequency' command is executed.
15:24:24 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:24:26 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:24:27 INFO  : Context for 'APU' is selected.
15:24:28 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:24:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:28 INFO  : Context for 'APU' is selected.
15:24:28 INFO  : 'stop' command is executed.
15:24:28 INFO  : 'ps7_init' command is executed.
15:24:28 INFO  : 'ps7_post_config' command is executed.
15:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:29 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:29 INFO  : Memory regions updated for context APU
15:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:29 INFO  : 'con' command is executed.
15:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:24:29 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
15:24:39 INFO  : Disconnected from the channel tcfchan#20.
15:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
15:24:41 INFO  : 'jtag frequency' command is executed.
15:24:41 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
15:24:43 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
15:24:43 INFO  : Context for 'APU' is selected.
15:24:45 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
15:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:45 INFO  : Context for 'APU' is selected.
15:24:45 INFO  : 'stop' command is executed.
15:24:45 INFO  : 'ps7_init' command is executed.
15:24:45 INFO  : 'ps7_post_config' command is executed.
15:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:45 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:45 INFO  : Memory regions updated for context APU
15:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:46 INFO  : 'con' command is executed.
15:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

15:24:46 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:14:21 INFO  : Disconnected from the channel tcfchan#21.
18:14:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:14:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:14:22 INFO  : 'jtag frequency' command is executed.
18:14:22 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:14:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:14:25 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:14:25 INFO  : Context for 'APU' is selected.
18:14:28 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:14:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:14:28 INFO  : Context for 'APU' is selected.
18:14:28 INFO  : 'stop' command is executed.
18:14:29 INFO  : 'ps7_init' command is executed.
18:14:29 INFO  : 'ps7_post_config' command is executed.
18:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:29 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:14:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:14:29 INFO  : Memory regions updated for context APU
18:14:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:14:29 INFO  : 'con' command is executed.
18:14:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:14:29 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:15:02 INFO  : Disconnected from the channel tcfchan#22.
18:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:15:03 INFO  : 'jtag frequency' command is executed.
18:15:03 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:15:06 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:15:06 INFO  : Context for 'APU' is selected.
18:15:08 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:15:08 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:08 INFO  : Context for 'APU' is selected.
18:15:08 INFO  : 'stop' command is executed.
18:15:09 INFO  : 'ps7_init' command is executed.
18:15:09 INFO  : 'ps7_post_config' command is executed.
18:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:09 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:09 INFO  : Memory regions updated for context APU
18:15:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:09 INFO  : 'con' command is executed.
18:15:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:15:09 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:33:58 INFO  : Disconnected from the channel tcfchan#23.
18:33:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:33:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:33:59 INFO  : 'jtag frequency' command is executed.
18:33:59 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:33:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:34:01 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:34:02 INFO  : Context for 'APU' is selected.
18:34:03 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:34:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:03 INFO  : Context for 'APU' is selected.
18:34:03 INFO  : 'stop' command is executed.
18:34:04 INFO  : 'ps7_init' command is executed.
18:34:04 INFO  : 'ps7_post_config' command is executed.
18:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:05 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:05 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:05 INFO  : Memory regions updated for context APU
18:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:05 INFO  : 'con' command is executed.
18:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:34:05 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:35:37 INFO  : Disconnected from the channel tcfchan#24.
18:35:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:35:38 INFO  : 'jtag frequency' command is executed.
18:35:38 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:35:40 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:35:40 INFO  : Context for 'APU' is selected.
18:35:43 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:35:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:43 INFO  : Context for 'APU' is selected.
18:35:43 INFO  : 'stop' command is executed.
18:35:43 INFO  : 'ps7_init' command is executed.
18:35:43 INFO  : 'ps7_post_config' command is executed.
18:35:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:44 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:44 INFO  : Memory regions updated for context APU
18:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:44 INFO  : 'con' command is executed.
18:35:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:35:44 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:36:56 INFO  : Disconnected from the channel tcfchan#25.
18:36:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:36:57 INFO  : 'jtag frequency' command is executed.
18:36:57 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:36:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:36:59 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:36:59 INFO  : Context for 'APU' is selected.
18:37:02 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:37:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:37:02 INFO  : Context for 'APU' is selected.
18:37:02 INFO  : 'stop' command is executed.
18:37:02 INFO  : 'ps7_init' command is executed.
18:37:02 INFO  : 'ps7_post_config' command is executed.
18:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:37:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:03 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:37:03 INFO  : 'configparams force-mem-access 0' command is executed.
18:37:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:37:03 INFO  : Memory regions updated for context APU
18:37:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:37:03 INFO  : 'con' command is executed.
18:37:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:37:03 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:40:10 INFO  : Disconnected from the channel tcfchan#26.
18:40:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:40:11 INFO  : 'jtag frequency' command is executed.
18:40:11 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:40:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:40:13 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:40:13 INFO  : Context for 'APU' is selected.
18:40:15 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:15 INFO  : Context for 'APU' is selected.
18:40:15 INFO  : 'stop' command is executed.
18:40:16 INFO  : 'ps7_init' command is executed.
18:40:16 INFO  : 'ps7_post_config' command is executed.
18:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:16 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:16 INFO  : Memory regions updated for context APU
18:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:40:16 INFO  : 'con' command is executed.
18:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:40:16 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:41:12 INFO  : Disconnected from the channel tcfchan#27.
18:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:41:13 INFO  : 'jtag frequency' command is executed.
18:41:13 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:41:16 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:41:16 INFO  : Context for 'APU' is selected.
18:41:18 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:18 INFO  : Context for 'APU' is selected.
18:41:18 INFO  : 'stop' command is executed.
18:41:18 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
18:41:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
----------------End of Script----------------

18:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:41:46 INFO  : 'jtag frequency' command is executed.
18:41:46 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:41:48 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:41:48 INFO  : Context for 'APU' is selected.
18:41:48 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:48 INFO  : Context for 'APU' is selected.
18:41:48 INFO  : 'stop' command is executed.
18:41:49 INFO  : 'ps7_init' command is executed.
18:41:49 INFO  : 'ps7_post_config' command is executed.
18:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:50 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:50 INFO  : Memory regions updated for context APU
18:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:50 INFO  : 'con' command is executed.
18:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:41:50 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:42:18 INFO  : Disconnected from the channel tcfchan#28.
18:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:42:19 INFO  : 'jtag frequency' command is executed.
18:42:19 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:42:22 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:42:22 INFO  : Context for 'APU' is selected.
18:42:24 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:42:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:24 INFO  : Context for 'APU' is selected.
18:42:24 INFO  : 'stop' command is executed.
18:42:25 INFO  : 'ps7_init' command is executed.
18:42:25 INFO  : 'ps7_post_config' command is executed.
18:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:25 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:25 INFO  : Memory regions updated for context APU
18:42:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:25 INFO  : 'con' command is executed.
18:42:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:42:25 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:46:48 INFO  : Disconnected from the channel tcfchan#29.
18:46:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:46:49 INFO  : 'jtag frequency' command is executed.
18:46:49 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:46:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:46:52 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:46:52 INFO  : Context for 'APU' is selected.
18:46:54 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:46:54 INFO  : Context for 'APU' is selected.
18:46:54 INFO  : 'stop' command is executed.
18:46:55 INFO  : 'ps7_init' command is executed.
18:46:55 INFO  : 'ps7_post_config' command is executed.
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:55 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:46:55 INFO  : Memory regions updated for context APU
18:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:46:55 INFO  : 'con' command is executed.
18:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:46:55 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:48:20 INFO  : Disconnected from the channel tcfchan#30.
18:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:48:22 INFO  : 'jtag frequency' command is executed.
18:48:22 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:48:24 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:48:24 INFO  : Context for 'APU' is selected.
18:48:26 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:26 INFO  : Context for 'APU' is selected.
18:48:26 INFO  : 'stop' command is executed.
18:48:27 INFO  : 'ps7_init' command is executed.
18:48:27 INFO  : 'ps7_post_config' command is executed.
18:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:27 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:27 INFO  : Memory regions updated for context APU
18:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:27 INFO  : 'con' command is executed.
18:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:48:27 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:50:00 INFO  : Disconnected from the channel tcfchan#31.
18:50:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:50:01 INFO  : 'jtag frequency' command is executed.
18:50:01 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:50:03 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:50:03 INFO  : Context for 'APU' is selected.
18:50:05 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:50:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:50:05 INFO  : Context for 'APU' is selected.
18:50:05 INFO  : 'stop' command is executed.
18:50:06 INFO  : 'ps7_init' command is executed.
18:50:06 INFO  : 'ps7_post_config' command is executed.
18:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:50:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:06 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:50:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:50:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:50:07 INFO  : Memory regions updated for context APU
18:50:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:50:07 INFO  : 'con' command is executed.
18:50:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:50:07 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:51:09 INFO  : Disconnected from the channel tcfchan#32.
18:51:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:51:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:51:10 INFO  : 'jtag frequency' command is executed.
18:51:10 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:51:13 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:51:13 INFO  : Context for 'APU' is selected.
18:51:15 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:51:15 INFO  : Context for 'APU' is selected.
18:51:15 INFO  : 'stop' command is executed.
18:51:16 INFO  : 'ps7_init' command is executed.
18:51:16 INFO  : 'ps7_post_config' command is executed.
18:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:16 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:51:16 INFO  : Memory regions updated for context APU
18:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:16 INFO  : 'con' command is executed.
18:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:51:16 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:52:36 INFO  : Disconnected from the channel tcfchan#33.
18:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:52:38 INFO  : 'jtag frequency' command is executed.
18:52:38 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:52:40 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:52:40 INFO  : Context for 'APU' is selected.
18:52:43 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:43 INFO  : Context for 'APU' is selected.
18:52:43 INFO  : 'stop' command is executed.
18:52:43 INFO  : 'ps7_init' command is executed.
18:52:43 INFO  : 'ps7_post_config' command is executed.
18:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:44 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:44 INFO  : Memory regions updated for context APU
18:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:44 INFO  : 'con' command is executed.
18:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:52:44 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
18:53:42 INFO  : Disconnected from the channel tcfchan#34.
18:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
18:53:43 INFO  : 'jtag frequency' command is executed.
18:53:43 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
18:53:46 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
18:53:46 INFO  : Context for 'APU' is selected.
18:53:48 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
18:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:48 INFO  : Context for 'APU' is selected.
18:53:48 INFO  : 'stop' command is executed.
18:53:49 INFO  : 'ps7_init' command is executed.
18:53:49 INFO  : 'ps7_post_config' command is executed.
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:49 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:49 INFO  : Memory regions updated for context APU
18:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:49 INFO  : 'con' command is executed.
18:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

18:53:49 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:01:17 INFO  : Disconnected from the channel tcfchan#35.
19:01:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:19 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:01:19 INFO  : 'jtag frequency' command is executed.
19:01:19 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:01:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:01:21 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:01:21 INFO  : Context for 'APU' is selected.
19:01:23 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:23 INFO  : Context for 'APU' is selected.
19:01:23 INFO  : 'stop' command is executed.
19:01:23 INFO  : 'ps7_init' command is executed.
19:01:23 INFO  : 'ps7_post_config' command is executed.
19:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:24 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:24 INFO  : Memory regions updated for context APU
19:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:24 INFO  : 'con' command is executed.
19:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:01:24 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:02:52 INFO  : Disconnected from the channel tcfchan#36.
19:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:02:53 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:02:53 INFO  : 'jtag frequency' command is executed.
19:02:53 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:02:56 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:02:56 INFO  : Context for 'APU' is selected.
19:02:58 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:02:58 INFO  : Context for 'APU' is selected.
19:02:58 INFO  : 'stop' command is executed.
19:02:59 INFO  : 'ps7_init' command is executed.
19:02:59 INFO  : 'ps7_post_config' command is executed.
19:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:59 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:02:59 INFO  : Memory regions updated for context APU
19:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:02:59 INFO  : 'con' command is executed.
19:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:02:59 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:03:33 INFO  : Disconnected from the channel tcfchan#37.
19:03:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:03:34 INFO  : 'jtag frequency' command is executed.
19:03:34 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:03:37 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:03:37 INFO  : Context for 'APU' is selected.
19:03:39 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:39 INFO  : Context for 'APU' is selected.
19:03:39 INFO  : 'stop' command is executed.
19:03:39 INFO  : 'ps7_init' command is executed.
19:03:39 INFO  : 'ps7_post_config' command is executed.
19:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:40 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:40 INFO  : Memory regions updated for context APU
19:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:40 INFO  : 'con' command is executed.
19:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:03:40 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:04:26 INFO  : Disconnected from the channel tcfchan#38.
19:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:04:27 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:04:27 INFO  : 'jtag frequency' command is executed.
19:04:27 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:04:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:04:30 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:04:30 INFO  : Context for 'APU' is selected.
19:04:32 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:04:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:04:32 INFO  : Context for 'APU' is selected.
19:04:32 INFO  : 'stop' command is executed.
19:04:33 INFO  : 'ps7_init' command is executed.
19:04:33 INFO  : 'ps7_post_config' command is executed.
19:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:33 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:04:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:04:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:04:33 INFO  : Memory regions updated for context APU
19:04:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:04:33 INFO  : 'con' command is executed.
19:04:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:04:33 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:05:43 INFO  : Disconnected from the channel tcfchan#39.
19:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:05:44 INFO  : 'jtag frequency' command is executed.
19:05:44 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:05:47 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:05:47 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:50 INFO  : Context for 'APU' is selected.
19:05:50 INFO  : 'stop' command is executed.
19:05:51 INFO  : 'ps7_init' command is executed.
19:05:51 INFO  : 'ps7_post_config' command is executed.
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:51 INFO  : Memory regions updated for context APU
19:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:51 INFO  : 'con' command is executed.
19:05:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:05:51 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:50:42 INFO  : Disconnected from the channel tcfchan#40.
19:50:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:50:43 INFO  : 'jtag frequency' command is executed.
19:50:43 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:50:45 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:50:45 INFO  : Context for 'APU' is selected.
19:50:47 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:47 INFO  : Context for 'APU' is selected.
19:50:47 INFO  : 'stop' command is executed.
19:50:47 INFO  : 'ps7_init' command is executed.
19:50:47 INFO  : 'ps7_post_config' command is executed.
19:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:47 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:47 INFO  : Memory regions updated for context APU
19:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:47 INFO  : 'con' command is executed.
19:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:50:47 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:54:10 INFO  : Disconnected from the channel tcfchan#41.
19:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:54:11 INFO  : 'jtag frequency' command is executed.
19:54:11 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:54:13 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:54:13 INFO  : Context for 'APU' is selected.
19:54:15 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:15 INFO  : Context for 'APU' is selected.
19:54:15 INFO  : 'stop' command is executed.
19:54:15 INFO  : 'ps7_init' command is executed.
19:54:15 INFO  : 'ps7_post_config' command is executed.
19:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:16 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:16 INFO  : Memory regions updated for context APU
19:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:16 INFO  : 'con' command is executed.
19:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:54:16 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
19:59:47 INFO  : Disconnected from the channel tcfchan#42.
19:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:48 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:59:48 INFO  : 'jtag frequency' command is executed.
19:59:48 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:59:51 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
19:59:51 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
19:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:52 INFO  : Context for 'APU' is selected.
19:59:52 INFO  : 'stop' command is executed.
19:59:52 INFO  : 'ps7_init' command is executed.
19:59:52 INFO  : 'ps7_post_config' command is executed.
19:59:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:53 INFO  : Memory regions updated for context APU
19:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:53 INFO  : 'con' command is executed.
19:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:59:53 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:05:09 INFO  : Disconnected from the channel tcfchan#43.
20:05:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:05:10 INFO  : 'jtag frequency' command is executed.
20:05:10 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:05:12 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:05:12 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:14 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : 'stop' command is executed.
20:05:14 INFO  : 'ps7_init' command is executed.
20:05:14 INFO  : 'ps7_post_config' command is executed.
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:14 INFO  : Memory regions updated for context APU
20:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:14 INFO  : 'con' command is executed.
20:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:05:14 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:07:42 INFO  : Disconnected from the channel tcfchan#44.
20:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:07:43 INFO  : 'jtag frequency' command is executed.
20:07:43 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:07:46 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:07:46 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:07:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:47 INFO  : Context for 'APU' is selected.
20:07:47 INFO  : 'stop' command is executed.
20:07:48 INFO  : 'ps7_init' command is executed.
20:07:48 INFO  : 'ps7_post_config' command is executed.
20:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:48 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:48 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:48 INFO  : Memory regions updated for context APU
20:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:48 INFO  : 'con' command is executed.
20:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:07:48 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:09:40 INFO  : Disconnected from the channel tcfchan#45.
20:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:09:41 INFO  : 'jtag frequency' command is executed.
20:09:41 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:09:43 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:09:43 INFO  : Context for 'APU' is selected.
20:09:45 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:09:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:45 INFO  : Context for 'APU' is selected.
20:09:45 INFO  : 'stop' command is executed.
20:09:45 INFO  : 'ps7_init' command is executed.
20:09:45 INFO  : 'ps7_post_config' command is executed.
20:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:45 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:45 INFO  : Memory regions updated for context APU
20:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:46 INFO  : 'con' command is executed.
20:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:09:46 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:14:39 INFO  : Disconnected from the channel tcfchan#46.
20:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:14:40 INFO  : 'jtag frequency' command is executed.
20:14:40 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:14:43 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:14:43 INFO  : Context for 'APU' is selected.
20:14:44 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
20:14:44 INFO  : Context for 'APU' is selected.
20:14:44 INFO  : 'stop' command is executed.
20:14:45 INFO  : 'ps7_init' command is executed.
20:14:45 INFO  : 'ps7_post_config' command is executed.
20:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:45 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:45 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:45 INFO  : Memory regions updated for context APU
20:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:45 INFO  : 'con' command is executed.
20:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:14:45 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:15:13 INFO  : Disconnected from the channel tcfchan#47.
20:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:15:14 INFO  : 'jtag frequency' command is executed.
20:15:14 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:15:17 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:15:17 INFO  : Context for 'APU' is selected.
20:15:18 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:18 INFO  : Context for 'APU' is selected.
20:15:18 INFO  : 'stop' command is executed.
20:15:18 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
20:15:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
----------------End of Script----------------

20:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:15:46 INFO  : 'jtag frequency' command is executed.
20:15:46 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:15:48 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:15:48 INFO  : Context for 'APU' is selected.
20:15:48 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:48 INFO  : Context for 'APU' is selected.
20:15:48 INFO  : 'stop' command is executed.
20:15:48 INFO  : 'ps7_init' command is executed.
20:15:48 INFO  : 'ps7_post_config' command is executed.
20:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:49 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:49 INFO  : Memory regions updated for context APU
20:15:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:49 INFO  : 'con' command is executed.
20:15:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:15:49 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:16:25 INFO  : Disconnected from the channel tcfchan#48.
20:16:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:16:26 INFO  : 'jtag frequency' command is executed.
20:16:26 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:16:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:16:28 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:16:28 INFO  : Context for 'APU' is selected.
20:16:30 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:16:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:16:30 INFO  : Context for 'APU' is selected.
20:16:30 INFO  : 'stop' command is executed.
20:16:30 INFO  : 'ps7_init' command is executed.
20:16:30 INFO  : 'ps7_post_config' command is executed.
20:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:30 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:30 INFO  : Memory regions updated for context APU
20:16:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:30 INFO  : 'con' command is executed.
20:16:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:16:30 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:18:27 INFO  : Disconnected from the channel tcfchan#49.
20:18:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:18:28 INFO  : 'jtag frequency' command is executed.
20:18:28 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:18:31 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:18:31 INFO  : Context for 'APU' is selected.
20:18:32 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:18:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:32 INFO  : Context for 'APU' is selected.
20:18:32 INFO  : 'stop' command is executed.
20:18:33 INFO  : 'ps7_init' command is executed.
20:18:33 INFO  : 'ps7_post_config' command is executed.
20:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:33 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:33 INFO  : Memory regions updated for context APU
20:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:33 INFO  : 'con' command is executed.
20:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:18:33 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:30:05 INFO  : Disconnected from the channel tcfchan#50.
20:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:30:06 INFO  : 'jtag frequency' command is executed.
20:30:06 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:30:09 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:30:09 INFO  : Context for 'APU' is selected.
20:30:11 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:30:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:11 INFO  : Context for 'APU' is selected.
20:30:11 INFO  : 'stop' command is executed.
20:30:11 INFO  : 'ps7_init' command is executed.
20:30:11 INFO  : 'ps7_post_config' command is executed.
20:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:11 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:11 INFO  : Memory regions updated for context APU
20:30:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:11 INFO  : 'con' command is executed.
20:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:30:11 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:30:33 INFO  : Disconnected from the channel tcfchan#51.
20:30:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:30:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:30:35 INFO  : 'jtag frequency' command is executed.
20:30:35 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:30:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:30:37 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:30:37 INFO  : Context for 'APU' is selected.
20:30:39 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:30:39 INFO  : 'configparams force-mem-access 1' command is executed.
20:30:39 INFO  : Context for 'APU' is selected.
20:30:39 INFO  : 'stop' command is executed.
20:30:40 INFO  : 'ps7_init' command is executed.
20:30:40 INFO  : 'ps7_post_config' command is executed.
20:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:40 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:30:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:30:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:30:40 INFO  : Memory regions updated for context APU
20:30:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:30:40 INFO  : 'con' command is executed.
20:30:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:30:40 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:32:28 INFO  : Disconnected from the channel tcfchan#52.
20:32:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:32:29 INFO  : 'jtag frequency' command is executed.
20:32:29 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:32:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:32:31 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:32:31 INFO  : Context for 'APU' is selected.
20:32:33 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:32:33 INFO  : 'configparams force-mem-access 1' command is executed.
20:32:33 INFO  : Context for 'APU' is selected.
20:32:33 INFO  : 'stop' command is executed.
20:32:34 INFO  : 'ps7_init' command is executed.
20:32:34 INFO  : 'ps7_post_config' command is executed.
20:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:34 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:32:34 INFO  : 'configparams force-mem-access 0' command is executed.
20:32:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:32:34 INFO  : Memory regions updated for context APU
20:32:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:32:34 INFO  : 'con' command is executed.
20:32:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:32:34 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:33:26 INFO  : Disconnected from the channel tcfchan#53.
20:33:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:33:28 INFO  : 'jtag frequency' command is executed.
20:33:28 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:33:30 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:33:30 INFO  : Context for 'APU' is selected.
20:33:32 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:33:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:32 INFO  : Context for 'APU' is selected.
20:33:32 INFO  : 'stop' command is executed.
20:33:32 INFO  : 'ps7_init' command is executed.
20:33:32 INFO  : 'ps7_post_config' command is executed.
20:33:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:33 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:33 INFO  : Memory regions updated for context APU
20:33:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:33 INFO  : 'con' command is executed.
20:33:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:33:33 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:34:02 INFO  : Disconnected from the channel tcfchan#54.
20:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:34:04 INFO  : 'jtag frequency' command is executed.
20:34:04 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:34:06 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:34:06 INFO  : Context for 'APU' is selected.
20:34:08 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:34:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:08 INFO  : Context for 'APU' is selected.
20:34:08 INFO  : 'stop' command is executed.
20:34:08 INFO  : 'ps7_init' command is executed.
20:34:08 INFO  : 'ps7_post_config' command is executed.
20:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:08 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:09 INFO  : Memory regions updated for context APU
20:34:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:09 INFO  : 'con' command is executed.
20:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:34:09 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:34:37 INFO  : Disconnected from the channel tcfchan#55.
20:34:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:34:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:34:39 INFO  : 'jtag frequency' command is executed.
20:34:39 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:34:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:34:41 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:34:41 INFO  : Context for 'APU' is selected.
20:34:43 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:34:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:43 INFO  : Context for 'APU' is selected.
20:34:43 INFO  : 'stop' command is executed.
20:34:44 INFO  : 'ps7_init' command is executed.
20:34:44 INFO  : 'ps7_post_config' command is executed.
20:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:44 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:44 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:44 INFO  : Memory regions updated for context APU
20:34:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:44 INFO  : 'con' command is executed.
20:34:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:34:44 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:35:34 INFO  : Disconnected from the channel tcfchan#56.
20:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:35:35 INFO  : 'jtag frequency' command is executed.
20:35:35 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:35:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:35:38 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:35:38 INFO  : Context for 'APU' is selected.
20:35:40 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:35:40 INFO  : 'configparams force-mem-access 1' command is executed.
20:35:40 INFO  : Context for 'APU' is selected.
20:35:40 INFO  : 'stop' command is executed.
20:35:40 INFO  : 'ps7_init' command is executed.
20:35:40 INFO  : 'ps7_post_config' command is executed.
20:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:40 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
20:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:35:40 INFO  : Memory regions updated for context APU
20:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:35:41 INFO  : 'con' command is executed.
20:35:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:35:41 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:37:03 INFO  : Disconnected from the channel tcfchan#57.
20:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:37:04 INFO  : 'jtag frequency' command is executed.
20:37:04 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:37:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:37:07 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:37:07 INFO  : Context for 'APU' is selected.
20:37:09 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:37:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:09 INFO  : Context for 'APU' is selected.
20:37:09 INFO  : 'stop' command is executed.
20:37:09 INFO  : 'ps7_init' command is executed.
20:37:09 INFO  : 'ps7_post_config' command is executed.
20:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:10 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:10 INFO  : Memory regions updated for context APU
20:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:10 INFO  : 'con' command is executed.
20:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:37:10 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:38:17 INFO  : Disconnected from the channel tcfchan#58.
20:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:38:18 INFO  : 'jtag frequency' command is executed.
20:38:18 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:38:20 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:38:20 INFO  : Context for 'APU' is selected.
20:38:22 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:38:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:22 INFO  : Context for 'APU' is selected.
20:38:22 INFO  : 'stop' command is executed.
20:38:23 INFO  : 'ps7_init' command is executed.
20:38:23 INFO  : 'ps7_post_config' command is executed.
20:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:23 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:23 INFO  : Memory regions updated for context APU
20:38:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:23 INFO  : 'con' command is executed.
20:38:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:38:23 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:40:28 INFO  : Disconnected from the channel tcfchan#59.
20:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:40:30 INFO  : 'jtag frequency' command is executed.
20:40:30 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:40:32 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:40:32 INFO  : Context for 'APU' is selected.
20:40:34 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
20:40:34 INFO  : Context for 'APU' is selected.
20:40:34 INFO  : 'stop' command is executed.
20:40:34 INFO  : 'ps7_init' command is executed.
20:40:34 INFO  : 'ps7_post_config' command is executed.
20:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:35 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
20:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:40:35 INFO  : Memory regions updated for context APU
20:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:40:35 INFO  : 'con' command is executed.
20:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:40:35 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:43:00 INFO  : Disconnected from the channel tcfchan#60.
20:43:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
20:43:01 INFO  : 'jtag frequency' command is executed.
20:43:01 INFO  : Sourcing of 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:43:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
20:43:04 INFO  : FPGA configured successfully with bitstream "C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit"
20:43:04 INFO  : Context for 'APU' is selected.
20:43:06 INFO  : Hardware design information is loaded from 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf'.
20:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:06 INFO  : Context for 'APU' is selected.
20:43:06 INFO  : 'stop' command is executed.
20:43:06 INFO  : 'ps7_init' command is executed.
20:43:06 INFO  : 'ps7_post_config' command is executed.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:07 INFO  : The application 'C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/Lab_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/Lab_2_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/Users/pacel/Desktop/Work/Pitt/semesters/Spring_2023/ECE_1195/Lab_2/Lab_2.sdk/ALU/Debug/ALU.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:07 INFO  : Memory regions updated for context APU
20:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:43:07 INFO  : 'con' command is executed.
20:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

20:43:07 INFO  : Launch script is exported to file 'C:\Users\pacel\Desktop\Work\Pitt\semesters\Spring_2023\ECE_1195\Lab_2\Lab_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_alu.elf_on_local.tcl'
20:47:10 INFO  : Disconnected from the channel tcfchan#61.
