# TCL File Generated by Component Editor 14.0
# Thu Dec 04 19:23:43 CET 2014
# DO NOT MODIFY


# 
# motor_control_unit "Motor Control Unit" v1.0
# Michael Riedel & Marc Kossmann 2014.12.04.19:23:43
# Motor Control Unit
# 

# 
# request TCL package from ACDS 14.0
# 
package require -exact qsys 14.0


# 
# module motor_control_unit
# 
set_module_property DESCRIPTION "Motor Control Unit"
set_module_property NAME motor_control_unit
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "User Components"
set_module_property AUTHOR "Michael Riedel & Marc Kossmann"
set_module_property DISPLAY_NAME "Motor Control Unit"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL motor_control_unit
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file motor_control_unit.vhd VHDL PATH IP/motor_control_unit/motor_control_unit.vhd TOP_LEVEL_FILE
add_fileset_file signal_generator.vhd VHDL PATH IP/signal_generator/signal_generator.vhd

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL motor_control_unit
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file motor_control_unit.vhd VHDL PATH IP/motor_control_unit/motor_control_unit.vhd
add_fileset_file signal_generator.vhd VHDL PATH IP/signal_generator/signal_generator.vhd


# 
# parameters
# 
add_parameter divider INTEGER 125000
set_parameter_property divider DEFAULT_VALUE 125000
set_parameter_property divider DISPLAY_NAME divider
set_parameter_property divider TYPE INTEGER
set_parameter_property divider UNITS None
set_parameter_property divider ALLOWED_RANGES -2147483648:2147483647
set_parameter_property divider HDL_PARAMETER true


# 
# display items
# 


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset_n reset_n Input 1


# 
# connection point conduit
# 
add_interface conduit conduit end
set_interface_property conduit associatedClock clock
set_interface_property conduit associatedReset reset
set_interface_property conduit ENABLED true
set_interface_property conduit EXPORT_OF ""
set_interface_property conduit PORT_NAME_MAP ""
set_interface_property conduit CMSIS_SVD_VARIABLES ""
set_interface_property conduit SVD_ADDRESS_GROUP ""

add_interface_port conduit run run Input 1
add_interface_port conduit direction direction Input 1
add_interface_port conduit mode mode Input 4
add_interface_port conduit speed speed Input 3
add_interface_port conduit motor_pwm readdata Output 4
add_interface_port conduit motor_en motor_en Output 2
add_interface_port conduit steps steps Output 32
add_interface_port conduit ir ir Output 1


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clock clk Input 1

