Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.39 secs
 
--> Reading design: Ultrasonico.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Ultrasonico.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Ultrasonico"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Ultrasonico
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Sistemas\Ultrasonico\Ultrasonico.vhd" into library work
Parsing entity <Ultrasonico>.
Parsing architecture <Behavioral> of entity <ultrasonico>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Ultrasonico> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Sistemas\Ultrasonico\Ultrasonico.vhd" Line 137. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Ultrasonico>.
    Related source file is "C:\Sistemas\Ultrasonico\Ultrasonico.vhd".
    Found 1-bit register for signal <Clk>.
    Found 15-bit register for signal <Tiempo[14]_dff_11_OUT>.
    Found 15-bit register for signal <FreqCounter>.
    Found 21-bit register for signal <count>.
    Found 2-bit register for signal <pr_state>.
    Found 15-bit register for signal <Tiempo>.
    Found 1-bit register for signal <Sensor>.
    Found 1-bit register for signal <Sound>.
    Found finite state machine <FSM_0> for signal <pr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 21                                             |
    | Clock              | Clk1 (rising_edge)                             |
    | Power Up State     | mp                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit adder for signal <FreqCounter[14]_GND_5_o_add_1_OUT> created at line 73.
    Found 21-bit adder for signal <count[20]_GND_5_o_add_4_OUT> created at line 85.
    Found 15-bit adder for signal <Tiempo[14]_GND_5_o_add_10_OUT> created at line 96.
    Found 21-bit comparator equal for signal <time[20]_count[20]_equal_6_o> created at line 86
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_18_o> created at line 105
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_30_o> created at line 169
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_31_o> created at line 170
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_32_o> created at line 171
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_33_o> created at line 172
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_34_o> created at line 173
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_35_o> created at line 174
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_36_o> created at line 175
    Found 15-bit comparator greater for signal <Tiempo[14]_GND_5_o_LessThan_37_o> created at line 176
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Ultrasonico> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 2
 21-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 3
 15-bit register                                       : 3
 21-bit register                                       : 1
# Comparators                                          : 10
 15-bit comparator greater                             : 9
 21-bit comparator equal                               : 1
# Multiplexers                                         : 13
 15-bit 2-to-1 multiplexer                             : 3
 21-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Ultrasonico>.
The following registers are absorbed into counter <FreqCounter>: 1 register on signal <FreqCounter>.
Unit <Ultrasonico> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 15-bit adder                                          : 1
 21-bit adder                                          : 1
# Counters                                             : 1
 15-bit up counter                                     : 1
# Registers                                            : 54
 Flip-Flops                                            : 54
# Comparators                                          : 10
 15-bit comparator greater                             : 9
 21-bit comparator equal                               : 1
# Multiplexers                                         : 12
 15-bit 2-to-1 multiplexer                             : 2
 21-bit 2-to-1 multiplexer                             : 3
 8-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <pr_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 mp    | 0001
 ts1   | 0010
 rp    | 0100
 ts2   | 1000
-------------------

Optimizing unit <Ultrasonico> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Ultrasonico, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Ultrasonico.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 242
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 47
#      LUT2                        : 1
#      LUT3                        : 6
#      LUT4                        : 40
#      LUT5                        : 5
#      LUT6                        : 32
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 73
#      FD                          : 42
#      FDC                         : 31
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  18224     0%  
 Number of Slice LUTs:                  134  out of   9112     1%  
    Number used as Logic:               134  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    144
   Number with an unused Flip Flop:      71  out of    144    49%  
   Number with an unused LUT:            10  out of    144     6%  
   Number of fully used LUT-FF pairs:    63  out of    144    43%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  12  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk1                               | BUFGP                  | 58    |
Clk                                | NONE(_i000027_0)       | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.646ns (Maximum Frequency: 215.248MHz)
   Minimum input arrival time before clock: 2.656ns
   Maximum output required time after clock: 9.458ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk1'
  Clock period: 4.646ns (frequency: 215.248MHz)
  Total number of paths / destination ports: 6763 / 43
-------------------------------------------------------------------------
Delay:               4.646ns (Levels of Logic = 23)
  Source:            count_0 (FF)
  Destination:       count_0 (FF)
  Source Clock:      Clk1 rising
  Destination Clock: Clk1 rising

  Data Path: count_0 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  count_0 (count_0)
     INV:I->O              1   0.206   0.000  Madd_count[20]_GND_5_o_add_4_OUT_lut<0>_INV_0 (Madd_count[20]_GND_5_o_add_4_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<0> (Madd_count[20]_GND_5_o_add_4_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<1> (Madd_count[20]_GND_5_o_add_4_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<2> (Madd_count[20]_GND_5_o_add_4_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<3> (Madd_count[20]_GND_5_o_add_4_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<4> (Madd_count[20]_GND_5_o_add_4_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<5> (Madd_count[20]_GND_5_o_add_4_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<6> (Madd_count[20]_GND_5_o_add_4_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<7> (Madd_count[20]_GND_5_o_add_4_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<8> (Madd_count[20]_GND_5_o_add_4_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<9> (Madd_count[20]_GND_5_o_add_4_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<10> (Madd_count[20]_GND_5_o_add_4_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<11> (Madd_count[20]_GND_5_o_add_4_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<12> (Madd_count[20]_GND_5_o_add_4_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<13> (Madd_count[20]_GND_5_o_add_4_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<14> (Madd_count[20]_GND_5_o_add_4_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<15> (Madd_count[20]_GND_5_o_add_4_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<16> (Madd_count[20]_GND_5_o_add_4_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_count[20]_GND_5_o_add_4_OUT_cy<17> (Madd_count[20]_GND_5_o_add_4_OUT_cy<17>)
     XORCY:CI->O           2   0.180   0.864  Madd_count[20]_GND_5_o_add_4_OUT_xor<18> (count[20]_GND_5_o_add_4_OUT<18>)
     LUT4:I0->O            1   0.203   0.000  Mcompar_time[20]_count[20]_equal_6_o_lut<5> (Mcompar_time[20]_count[20]_equal_6_o_lut<5>)
     MUXCY:S->O           25   0.172   1.193  Mcompar_time[20]_count[20]_equal_6_o_cy<5> (time[20]_count[20]_equal_6_o)
     LUT3:I2->O            1   0.205   0.000  pr_state_FSM_FFd4-In1 (pr_state_FSM_FFd4-In)
     FD:D                      0.102          pr_state_FSM_FFd4
    ----------------------------------------
    Total                      4.646ns (2.010ns logic, 2.636ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.656ns (Levels of Logic = 1)
  Source:            Rst (PAD)
  Destination:       Clk (FF)
  Destination Clock: Clk1 rising

  Data Path: Rst to Clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.004  Rst_IBUF (Rst_IBUF)
     FDC:CLR                   0.430          Clk
    ----------------------------------------
    Total                      2.656ns (1.652ns logic, 1.004ns route)
                                       (62.2% logic, 37.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk1'
  Total number of paths / destination ports: 203 / 9
-------------------------------------------------------------------------
Offset:              9.458ns (Levels of Logic = 6)
  Source:            Tiempo_13 (FF)
  Destination:       Led<5> (PAD)
  Source Clock:      Clk1 rising

  Data Path: Tiempo_13 to Led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  Tiempo_13 (Tiempo_13)
     LUT6:I0->O            7   0.203   0.774  Tiempo[14]_GND_5_o_LessThan_18_o2211 (Tiempo[14]_GND_5_o_LessThan_18_o221)
     LUT4:I3->O            3   0.205   0.995  Tiempo[14]_GND_5_o_LessThan_18_o231 (Tiempo[14]_GND_5_o_LessThan_18_o23)
     LUT5:I0->O            5   0.203   1.079  Tiempo[14]_GND_5_o_LessThan_30_o21 (Tiempo[14]_GND_5_o_LessThan_30_o)
     LUT6:I0->O            2   0.203   0.981  Mmux_Led71 (Led_4_OBUF)
     LUT6:I0->O            1   0.203   0.579  Mmux_Led5 (Led_5_OBUF)
     OBUF:I->O                 2.571          Led_5_OBUF (Led<5>)
    ----------------------------------------
    Total                      9.458ns (4.035ns logic, 5.423ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk1           |    2.949|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    1.128|         |         |         |
Clk1           |    4.646|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.26 secs
 
--> 

Total memory usage is 269284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

