module and_gate (

input reg in1,
input wire in2,
output reg out

);

assign out = in1 & in2;

end module