<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: STAP_RTL_LIB.stap_data_reg</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_STAP_RTL_LIB.stap_data_reg'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_STAP_RTL_LIB.stap_data_reg')">STAP_RTL_LIB.stap_data_reg</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.96</td>
<td class="s8 cl rt"><a href="mod25.html#Line" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod25.html#Toggle" > 92.34</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod25.html#Branch" > 77.78</a></td>
<td class="s10 cl rt"><a href="mod25.html#Assert" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_data_reg.sv" >/nfs/iind/disks/dteg_disk007/users/ka2/dteg-stap/target/stap/TGPLP/aceroot/source/rtl/stap/stap_data_reg.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_56"  onclick="showContent('inst_tag_56')">top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_57"  onclick="showContent('inst_tag_57')">top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_58"  onclick="showContent('inst_tag_58')">top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_59"  onclick="showContent('inst_tag_59')">top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_60"  onclick="showContent('inst_tag_60')">top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_61"  onclick="showContent('inst_tag_61')">top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_62"  onclick="showContent('inst_tag_62')">top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_63"  onclick="showContent('inst_tag_63')">top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Assert" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod25.html#inst_tag_64"  onclick="showContent('inst_tag_64')">top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Assert" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_56'>
<hr>
<a name="inst_tag_56"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_56" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_56_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_57'>
<hr>
<a name="inst_tag_57"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_57" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_57_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_58'>
<hr>
<a name="inst_tag_58"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_58" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_58_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59'>
<hr>
<a name="inst_tag_59"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_59" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_59_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_60'>
<hr>
<a name="inst_tag_60"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_60" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_60_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_61'>
<hr>
<a name="inst_tag_61"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_61" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_61_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_62'>
<hr>
<a name="inst_tag_62"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_62" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_62_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_63'>
<hr>
<a name="inst_tag_63"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_63" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_63_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_64'>
<hr>
<a name="inst_tag_64"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_64" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Toggle" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Branch" >100.00</a></td>
<td class="s10 cl rt"><a href="mod25.html#inst_tag_64_Assert" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td><a href="mod41.html#inst_tag_92" >i_stap_drreg<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_STAP_RTL_LIB.stap_data_reg'>
<a name="Line"></a>
Line Coverage for Module : <a name="1064439584"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=4,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=8,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=3,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=2,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=3,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=32,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_56_Line" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_57_Line" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_58_Line" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_60_Line" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_61_Line" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_62_Line" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_63_Line" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_64_Line" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>103</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>156</td><td>6</td><td>5</td><td>83.33</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "red">0/1     ==>                 shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;</font>
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "red">0/1     ==>           tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;</font>
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="1120227782"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=1,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_59_Line" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>125</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>156</td><td>6</td><td>5</td><td>83.33</td></tr>
</table>
<pre class="code"><br clear=all>
124                              begin
125        1/1                      if (!reset_b)
126                                 begin
127        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129        1/1                      else if (sync_reset)
130                                 begin
131        <font color = "red">0/1     ==>                 shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;</font>
132                                 end
133        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135        1/1                         shift_register &lt;= tdr_data_in;
136                                 end
137        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139        1/1                         shift_register &lt;= ftap_tdi;
140                                 end
                        MISSING_ELSE
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "red">0/1     ==>           tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;</font>
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1840795219"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=8,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_57_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">66</td>
<td class="rt">64</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">50</td>
<td class="rt">48</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">25</td>
<td class="rt">24</td>
<td class="rt">96.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1120227782"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=1,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_59_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">7</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">24</td>
<td class="rt">18</td>
<td class="rt">75.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">7</td>
<td class="rt">58.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s5">
<td>Signal Bits</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">1</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="464784681"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=4,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_56_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">42</td>
<td class="rt">40</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">21</td>
<td class="rt">20</td>
<td class="rt">95.24 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">21</td>
<td class="rt">20</td>
<td class="rt">95.24 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">34</td>
<td class="rt">32</td>
<td class="rt">94.12 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">16</td>
<td class="rt">94.12 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">16</td>
<td class="rt">94.12 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1937537570"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=3,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 + DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=3,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_58_Toggle" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_62_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">34</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="529909017"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=2,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS=0 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_60_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_61_Toggle" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">30</td>
<td class="rt">28</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">26</td>
<td class="rt">24</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">13</td>
<td class="rt">12</td>
<td class="rt">92.31 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">13</td>
<td class="rt">12</td>
<td class="rt">92.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1725923725"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg  ( parameter DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER=32,DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_63_Toggle" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod25.html#inst_tag_64_Toggle" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">11</td>
<td class="rt">91.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">210</td>
<td class="rt">208</td>
<td class="rt">99.05 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">105</td>
<td class="rt">104</td>
<td class="rt">99.05 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">105</td>
<td class="rt">104</td>
<td class="rt">99.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">146</td>
<td class="rt">144</td>
<td class="rt">98.63 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">73</td>
<td class="rt">72</td>
<td class="rt">98.63 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">73</td>
<td class="rt">72</td>
<td class="rt">98.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="499380067"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "red">         ==></font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "red">               ==></font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a name="499380067"></a>
<a href="mod25.html" >\STAP_RTL_LIB.stap_data_reg </a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1236353196" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1021813567" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1191885606" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1236353196"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="569683775"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">370287</td>
<td class="s9 cl rt">5100</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_56'>
<a name="inst_tag_56_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_56" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_56_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_56" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[2]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_56_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_56" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_56_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_56" >top.stap_top_inst.i_stap_drreg.generate_tapnw_sec_sel_tdr.generate_tapnw_sec_sel_tdr_1.i_stap_data_reg_tapc_sec_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1503705108" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1225886775" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1161131058" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1503705108"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1759394809"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_57'>
<a name="inst_tag_57_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_57" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_57_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_57" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">48</td>
<td class="rt">48</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_57_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_57" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_57_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_57" >top.stap_top_inst.i_stap_drreg.generate_tapc_sel_tdr.i_stap_data_reg_tapc_select<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1459448538" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1138813329" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#798589868" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1459448538"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="189151763"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_58'>
<a name="inst_tag_58_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_58" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_58_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_58" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_58_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_58" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_58_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_58" >top.stap_top_inst.i_stap_drreg.generate_wtap_nw_tdr.i_stap_data_reg_tapc_wtap_sel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#541967824" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#516292923" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1821681674" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="541967824"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="108969603"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59'>
<a name="inst_tag_59_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_59" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>125</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
124                              begin
125        1/1                      if (!reset_b)
126                                 begin
127        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129        1/1                      else if (sync_reset)
130                                 begin
131        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135        1/1                         shift_register &lt;= tdr_data_in;
136                                 end
137        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139        1/1                         shift_register &lt;= ftap_tdi;
140                                 end
                        MISSING_ELSE
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_59_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_59" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_59" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_59" >top.stap_top_inst.i_stap_drreg.generate_tapc_remove_tdr.i_stap_data_reg_tapc_remove<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1090637388" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#2009308673" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1759966714" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1090637388"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1591174719"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_60'>
<a name="inst_tag_60_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_60" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_60_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_60" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">9</td>
<td class="rt">9</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">20</td>
<td class="rt">20</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_60_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_60" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_60_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_60" >top.stap_top_inst.i_stap_drreg.generate_tapc_tdrrsten_tdr.i_stap_data_reg_tapc_tdrrsten<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#257876512" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#1821888341" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#878858022" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="257876512"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1745794925"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_61'>
<a name="inst_tag_61_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_61" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_61_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_61" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">24</td>
<td class="rt">24</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">12</td>
<td class="rt">12</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_61_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_61" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_61_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_61" >top.stap_top_inst.i_stap_drreg.generate_tapc_itdrrstsel_tdr.i_stap_data_reg_tapc_itdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#419580780" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#152895671" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1251830194" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="419580780"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="2051123591"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_62'>
<a name="inst_tag_62_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_62" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_62_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_62" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">34</td>
<td class="rt">34</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">17</td>
<td class="rt">17</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">28</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_62_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_62" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_62_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_62" >top.stap_top_inst.i_stap_drreg.generate_tapc_rtdrrstsel_tdr.i_stap_data_reg_tapc_rtdrrstsel<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1114833178" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#848148069" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#1947082592" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1114833178"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1355871193"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">494</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_63'>
<a name="inst_tag_63_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_63" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_63_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_63" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">208</td>
<td class="rt">208</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">104</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">104</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">144</td>
<td class="rt">144</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_63_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_63" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_63_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_63" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[19].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1633320102" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#63385327" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#403608788" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1633320102"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1013046893"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">821</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_64'>
<a name="inst_tag_64_Line"></a>
<b>Line Coverage for Instance : <a href="mod25.html#inst_tag_64" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>12</td><td>12</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>156</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
102                              begin
103        1/1                      if (!reset_b)
104                                 begin
105        1/1                         shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
106                                 end
107        1/1                      else if (sync_reset)
108                                 begin
109        <font color = "grey">excluded     </font>               shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
110                                 end
111        1/1                      else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
112                                 begin
113        1/1                         shift_register &lt;= tdr_data_in;
114                                 end
115        1/1                      else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
116                                 begin
117        1/1                         shift_register &lt;= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
118                                 end
                        MISSING_ELSE
119                              end
120                           end
121                           else
122                           begin:generate_tdr_shift_capture
123                              always_ff @(posedge ftap_tck or negedge reset_b)
124                              begin
125                                 if (!reset_b)
126                                 begin
127                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
128                                 end
129                                 else if (sync_reset)
130                                 begin
131                                    shift_register &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
132                                 end
133                                 else if (stap_fsm_capture_dr &amp; stap_irdecoder_drselect)
134                                 begin
135                                    shift_register &lt;= tdr_data_in;
136                                 end
137                                 else if (stap_fsm_shift_dr &amp; stap_irdecoder_drselect)
138                                 begin
139                                    shift_register &lt;= ftap_tdi;
140                                 end
141                              end
142                           end
143                        endgenerate
144                     
145                        // *********************************************************************
146                        // Bit0 is assigned to data_reg_tdo and this is going to the TDOmux FUB.
147                        // *********************************************************************
148                        assign data_reg_tdo = shift_register[0];
149                     
150                        // *********************************************************************
151                        // parallel register implementation - the value will be updated to parallel
152                        // reg during update_DR state and negedge of tck
153                        // *********************************************************************
154                        always_ff @(negedge ftap_tck or negedge reset_b)
155                        begin
156        1/1                if (!reset_b)
157                           begin
158        1/1                   tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
159                           end
160        1/1                else if (sync_reset)
161                           begin
162        <font color = "grey">excluded     </font>         tdr_data_out &lt;= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
163                           end
164        1/1                else if (stap_fsm_update_dr &amp; stap_irdecoder_drselect)
165                           begin
166        1/1                   tdr_data_out &lt;= shift_register;
167                           end
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_64_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod25.html#inst_tag_64" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">11</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Total Bits</td>
<td class="rt">208</td>
<td class="rt">208</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">104</td>
<td class="rt">104</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Total Bits 1->0</td>
<td class="rt">104</td>
<td class="rt">104</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">144</td>
<td class="rt">144</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">72</td>
<td class="rt">72</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Signals</td>
<td class="rt">1</td>
<td class="rt">1</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Signal Bits</td>
<td class="rt">64</td>
<td class="rt">64</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">32</td>
<td class="rt">32</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>sync_reset</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ftap_tdi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>reset_b</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_irdecoder_drselect</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_capture_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_shift_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>stap_fsm_update_dr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>tdr_data_in[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>data_reg_tdo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdr_data_out[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>shift_register[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_64_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod25.html#inst_tag_64" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">156</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
156              if (!reset_b)
                 <font color = "green">-1-</font>  
157              begin
158                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">         ==></font>
159              end
160              else if (sync_reset)
                      <font color = "red">-2-</font>  
161              begin
162                 tdr_data_out <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">         ==> (Excluded)</font>
163              end
164              else if (stap_fsm_update_dr & stap_irdecoder_drselect)
                      <font color = "green">-3-</font>  
165              begin
166                 tdr_data_out <= shift_register;
           <font color = "green">         ==></font>
167              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103                    if (!reset_b)
                       <font color = "green">-1-</font>  
104                    begin
105                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "green">               ==></font>
106                    end
107                    else if (sync_reset)
                            <font color = "red">-2-</font>  
108                    begin
109                       shift_register <= DATA_REG_STAP_RESET_VALUES_OF_TEST_DATA_REGISTERS;
           <font color = "grey">               ==> (Excluded)</font>
110                    end
111                    else if (stap_fsm_capture_dr & stap_irdecoder_drselect)
                            <font color = "green">-3-</font>  
112                    begin
113                       shift_register <= tdr_data_in;
           <font color = "green">               ==></font>
114                    end
115                    else if (stap_fsm_shift_dr & stap_irdecoder_drselect)
                            <font color = "green">-4-</font>               
116                    begin
117                       shift_register <= {ftap_tdi, shift_register[(DATA_REG_STAP_SIZE_OF_EACH_TEST_DATA_REGISTER - 1):1]};
           <font color = "green">               ==></font>
118                    end
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_64_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod25.html#inst_tag_64" >top.stap_top_inst.i_stap_drreg.generate_itdr.generate_itdr_1[20].i_stap_data_reg<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#1562882896" >Assertions</a></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr><tr>
<td class="wht cl"><a href="#133822533" >Cover properties</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><a href="#474045994" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">1</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">1</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="1562882896"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1083484099"></a>
chk_stap_dr_stable_during_trst</td>
<td class="s9 cl rt">41143</td>
<td class="s9 cl rt">821</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_56">
    <li>
      <a href="#inst_tag_56_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_56_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_56_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_56_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_57">
    <li>
      <a href="#inst_tag_57_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_57_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_57_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_57_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_58">
    <li>
      <a href="#inst_tag_58_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_58_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_58_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_58_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_59">
    <li>
      <a href="#inst_tag_59_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_59_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_60">
    <li>
      <a href="#inst_tag_60_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_60_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_60_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_60_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_61">
    <li>
      <a href="#inst_tag_61_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_61_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_61_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_61_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_62">
    <li>
      <a href="#inst_tag_62_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_62_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_62_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_62_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_63">
    <li>
      <a href="#inst_tag_63_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_63_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_63_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_63_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_64">
    <li>
      <a href="#inst_tag_64_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_64_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_64_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_64_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_STAP_RTL_LIB.stap_data_reg">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
