{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504103156539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504103156541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 08:25:56 2017 " "Processing started: Wed Aug 30 08:25:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504103156541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103156541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCore -c MultiCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103156542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504103160794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504103160795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/interconexion.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/interconexion.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion " "Found entity 1: interconexion" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "interconexion/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_irq_mapper " "Found entity 1: interconexion_irq_mapper" {  } { { "interconexion/synthesis/submodules/interconexion_irq_mapper.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0 " "Found entity 1: interconexion_mm_interconnect_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_mux " "Found entity 1: interconexion_mm_interconnect_0_rsp_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175111 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_rsp_demux_001 " "Found entity 1: interconexion_mm_interconnect_0_rsp_demux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux_001 " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux_001" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_mux " "Found entity 1: interconexion_mm_interconnect_0_cmd_mux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_cmd_demux " "Found entity 1: interconexion_mm_interconnect_0_cmd_demux" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175120 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175120 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175120 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175120 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175126 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "interconexion/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175135 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_006_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_006_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175139 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_006 " "Found entity 2: interconexion_mm_interconnect_0_router_006" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_005_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_005_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175140 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_005 " "Found entity 2: interconexion_mm_interconnect_0_router_005" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175140 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_004_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_004_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175142 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_004 " "Found entity 2: interconexion_mm_interconnect_0_router_004" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_002_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_002_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175144 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router_002 " "Found entity 2: interconexion_mm_interconnect_0_router_002" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel interconexion_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel interconexion_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at interconexion_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1504103175145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_mm_interconnect_0_router_default_decode " "Found entity 1: interconexion_mm_interconnect_0_router_default_decode" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175146 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_mm_interconnect_0_router " "Found entity 2: interconexion_mm_interconnect_0_router" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "interconexion/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file interconexion/synthesis/submodules/interconexion_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_sdram_input_efifo_module " "Found entity 1: interconexion_sdram_input_efifo_module" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175158 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_sdram " "Found entity 2: interconexion_sdram" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios " "Found entity 1: interconexion_nios" {  } { { "interconexion/synthesis/submodules/interconexion_nios.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_test_bench " "Found entity 1: interconexion_nios_cpu_test_bench" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_register_bank_a_module " "Found entity 1: interconexion_nios_cpu_register_bank_a_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_nios_cpu_register_bank_b_module " "Found entity 2: interconexion_nios_cpu_register_bank_b_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_nios_cpu_nios2_oci_debug " "Found entity 3: interconexion_nios_cpu_nios2_oci_debug" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_nios_cpu_nios2_oci_break " "Found entity 4: interconexion_nios_cpu_nios2_oci_break" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_nios_cpu_nios2_oci_xbrk " "Found entity 5: interconexion_nios_cpu_nios2_oci_xbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "6 interconexion_nios_cpu_nios2_oci_dbrk " "Found entity 6: interconexion_nios_cpu_nios2_oci_dbrk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "7 interconexion_nios_cpu_nios2_oci_itrace " "Found entity 7: interconexion_nios_cpu_nios2_oci_itrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "8 interconexion_nios_cpu_nios2_oci_td_mode " "Found entity 8: interconexion_nios_cpu_nios2_oci_td_mode" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "9 interconexion_nios_cpu_nios2_oci_dtrace " "Found entity 9: interconexion_nios_cpu_nios2_oci_dtrace" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "10 interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "11 interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "12 interconexion_nios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: interconexion_nios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "13 interconexion_nios_cpu_nios2_oci_fifo " "Found entity 13: interconexion_nios_cpu_nios2_oci_fifo" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "14 interconexion_nios_cpu_nios2_oci_pib " "Found entity 14: interconexion_nios_cpu_nios2_oci_pib" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "15 interconexion_nios_cpu_nios2_oci_im " "Found entity 15: interconexion_nios_cpu_nios2_oci_im" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "16 interconexion_nios_cpu_nios2_performance_monitors " "Found entity 16: interconexion_nios_cpu_nios2_performance_monitors" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "17 interconexion_nios_cpu_nios2_avalon_reg " "Found entity 17: interconexion_nios_cpu_nios2_avalon_reg" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "18 interconexion_nios_cpu_ociram_sp_ram_module " "Found entity 18: interconexion_nios_cpu_ociram_sp_ram_module" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "19 interconexion_nios_cpu_nios2_ocimem " "Found entity 19: interconexion_nios_cpu_nios2_ocimem" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "20 interconexion_nios_cpu_nios2_oci " "Found entity 20: interconexion_nios_cpu_nios2_oci" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""} { "Info" "ISGN_ENTITY_NAME" "21 interconexion_nios_cpu " "Found entity 21: interconexion_nios_cpu" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_sysclk " "Found entity 1: interconexion_nios_cpu_debug_slave_sysclk" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_wrapper " "Found entity 1: interconexion_nios_cpu_debug_slave_wrapper" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_nios_cpu_debug_slave_tck " "Found entity 1: interconexion_nios_cpu_debug_slave_tck" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_jtag_uart_0_sim_scfifo_w " "Found entity 1: interconexion_jtag_uart_0_sim_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175179 ""} { "Info" "ISGN_ENTITY_NAME" "2 interconexion_jtag_uart_0_scfifo_w " "Found entity 2: interconexion_jtag_uart_0_scfifo_w" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175179 ""} { "Info" "ISGN_ENTITY_NAME" "3 interconexion_jtag_uart_0_sim_scfifo_r " "Found entity 3: interconexion_jtag_uart_0_sim_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175179 ""} { "Info" "ISGN_ENTITY_NAME" "4 interconexion_jtag_uart_0_scfifo_r " "Found entity 4: interconexion_jtag_uart_0_scfifo_r" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175179 ""} { "Info" "ISGN_ENTITY_NAME" "5 interconexion_jtag_uart_0 " "Found entity 5: interconexion_jtag_uart_0" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps " "Found entity 1: interconexion_hps" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io " "Found entity 1: interconexion_hps_hps_io" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_hps_io_border " "Found entity 1: interconexion_hps_hps_io_border" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interconexion_hps_fpga_interfaces " "Found entity 1: interconexion_hps_fpga_interfaces" {  } { { "interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103175261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(318) " "Verilog HDL or VHDL warning at interconexion_sdram.v(318): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504103175313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(328) " "Verilog HDL or VHDL warning at interconexion_sdram.v(328): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504103175313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(338) " "Verilog HDL or VHDL warning at interconexion_sdram.v(338): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504103175313 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "interconexion_sdram.v(682) " "Verilog HDL or VHDL warning at interconexion_sdram.v(682): conditional expression evaluates to a constant" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1504103175315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interconexion " "Elaborating entity \"interconexion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504103175425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps interconexion_hps:hps " "Elaborating entity \"interconexion_hps\" for hierarchy \"interconexion_hps:hps\"" {  } { { "interconexion/synthesis/interconexion.v" "hps" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_fpga_interfaces interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"interconexion_hps_fpga_interfaces\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "fpga_interfaces" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_hps_io interconexion_hps:hps\|interconexion_hps_hps_io:hps_io " "Elaborating entity \"interconexion_hps_hps_io\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps.v" "hps_io" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_hps_hps_io_border interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border " "Elaborating entity \"interconexion_hps_hps_io_border\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io.v" "border" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_hps_hps_io_border.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175858 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103175859 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504103175860 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175866 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103175868 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103175911 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1504103175915 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103175916 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1504103175924 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504103175925 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103176056 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103176056 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176108 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1504103176115 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103176680 ""}  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103176680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103176736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103176736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103176777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177134 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1504103177135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177177 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177177 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177178 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177178 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177178 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103177178 "|interconexion|interconexion_hps:hps|interconexion_hps_hps_io:hps_io|interconexion_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"interconexion_hps:hps\|interconexion_hps_hps_io:hps_io\|interconexion_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "interconexion/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0 interconexion_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"interconexion_jtag_uart_0\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\"" {  } { { "interconexion/synthesis/interconexion.v" "jtag_uart_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0_scfifo_w interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w " "Elaborating entity \"interconexion_jtag_uart_0_scfifo_w\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "the_interconexion_jtag_uart_0_scfifo_w" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103177824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "wfifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103178543 ""}  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103178543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103178839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103178839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_w:the_interconexion_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_jtag_uart_0_scfifo_r interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_r:the_interconexion_jtag_uart_0_scfifo_r " "Elaborating entity \"interconexion_jtag_uart_0_scfifo_r\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|interconexion_jtag_uart_0_scfifo_r:the_interconexion_jtag_uart_0_scfifo_r\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "the_interconexion_jtag_uart_0_scfifo_r" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103178849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "interconexion_jtag_uart_0_alt_jtag_atlantic" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103179263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103179289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103179289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103179289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103179289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103179289 ""}  } { { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103179289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180052 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"interconexion_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:interconexion_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios interconexion_nios:nios " "Elaborating entity \"interconexion_nios\" for hierarchy \"interconexion_nios:nios\"" {  } { { "interconexion/synthesis/interconexion.v" "nios" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu interconexion_nios:nios\|interconexion_nios_cpu:cpu " "Elaborating entity \"interconexion_nios_cpu\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios.v" "cpu" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_test_bench interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_test_bench:the_interconexion_nios_cpu_test_bench " "Elaborating entity \"interconexion_nios_cpu_test_bench\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_test_bench:the_interconexion_nios_cpu_test_bench\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_test_bench" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_register_bank_a_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a " "Elaborating entity \"interconexion_nios_cpu_register_bank_a_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_register_bank_a" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altsyncram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180390 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103180390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103180444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103180444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_a_module:interconexion_nios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_register_bank_b_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_b_module:interconexion_nios_cpu_register_bank_b " "Elaborating entity \"interconexion_nios_cpu_register_bank_b_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_register_bank_b_module:interconexion_nios_cpu_register_bank_b\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_register_bank_b" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci " "Elaborating entity \"interconexion_nios_cpu_nios2_oci\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_debug interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_debug\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_debug" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altera_std_synchronizer" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_debug:the_interconexion_nios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180540 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103180540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_break interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_break:the_interconexion_nios_cpu_nios2_oci_break " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_break\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_break:the_interconexion_nios_cpu_nios2_oci_break\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_break" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_xbrk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_xbrk:the_interconexion_nios_cpu_nios2_oci_xbrk " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_xbrk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_xbrk:the_interconexion_nios_cpu_nios2_oci_xbrk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_xbrk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_dbrk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dbrk:the_interconexion_nios_cpu_nios2_oci_dbrk " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_dbrk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dbrk:the_interconexion_nios_cpu_nios2_oci_dbrk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_dbrk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_itrace interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_itrace:the_interconexion_nios_cpu_nios2_oci_itrace " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_itrace\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_itrace:the_interconexion_nios_cpu_nios2_oci_itrace\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_itrace" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_dtrace interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_dtrace\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_dtrace" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_td_mode interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\|interconexion_nios_cpu_nios2_oci_td_mode:interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_td_mode\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_dtrace:the_interconexion_nios_cpu_nios2_oci_dtrace\|interconexion_nios_cpu_nios2_oci_td_mode:interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt:the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt:the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc:the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc:the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_fifo_cnt_inc interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_cnt_inc:the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_fifo:the_interconexion_nios_cpu_nios2_oci_fifo\|interconexion_nios_cpu_nios2_oci_fifo_cnt_inc:the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_pib interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_pib:the_interconexion_nios_cpu_nios2_oci_pib " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_pib\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_pib:the_interconexion_nios_cpu_nios2_oci_pib\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_pib" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_oci_im interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_im:the_interconexion_nios_cpu_nios2_oci_im " "Elaborating entity \"interconexion_nios_cpu_nios2_oci_im\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_oci_im:the_interconexion_nios_cpu_nios2_oci_im\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_oci_im" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_avalon_reg interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_avalon_reg:the_interconexion_nios_cpu_nios2_avalon_reg " "Elaborating entity \"interconexion_nios_cpu_nios2_avalon_reg\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_avalon_reg:the_interconexion_nios_cpu_nios2_avalon_reg\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_avalon_reg" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_nios2_ocimem interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem " "Elaborating entity \"interconexion_nios_cpu_nios2_ocimem\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_nios2_ocimem" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_ociram_sp_ram_module interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram " "Elaborating entity \"interconexion_nios_cpu_ociram_sp_ram_module\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "interconexion_nios_cpu_ociram_sp_ram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_altsyncram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103180868 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103180868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103180919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103180919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_nios2_ocimem:the_interconexion_nios_cpu_nios2_ocimem\|interconexion_nios_cpu_ociram_sp_ram_module:interconexion_nios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_wrapper interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper " "Elaborating entity \"interconexion_nios_cpu_debug_slave_wrapper\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu.v" "the_interconexion_nios_cpu_debug_slave_wrapper" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_tck interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_tck:the_interconexion_nios_cpu_debug_slave_tck " "Elaborating entity \"interconexion_nios_cpu_debug_slave_tck\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_tck:the_interconexion_nios_cpu_debug_slave_tck\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "the_interconexion_nios_cpu_debug_slave_tck" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103180954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_nios_cpu_debug_slave_sysclk interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_sysclk:the_interconexion_nios_cpu_debug_slave_sysclk " "Elaborating entity \"interconexion_nios_cpu_debug_slave_sysclk\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|interconexion_nios_cpu_debug_slave_sysclk:the_interconexion_nios_cpu_debug_slave_sysclk\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "the_interconexion_nios_cpu_debug_slave_sysclk" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "interconexion_nios_cpu_debug_slave_phy" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Instantiated megafunction \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103181156 ""}  } { { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103181156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_nios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"interconexion_nios:nios\|interconexion_nios_cpu:cpu\|interconexion_nios_cpu_nios2_oci:the_interconexion_nios_cpu_nios2_oci\|interconexion_nios_cpu_debug_slave_wrapper:the_interconexion_nios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:interconexion_nios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/sebastian95/intelFPGA_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_sdram interconexion_sdram:sdram " "Elaborating entity \"interconexion_sdram\" for hierarchy \"interconexion_sdram:sdram\"" {  } { { "interconexion/synthesis/interconexion.v" "sdram" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_sdram_input_efifo_module interconexion_sdram:sdram\|interconexion_sdram_input_efifo_module:the_interconexion_sdram_input_efifo_module " "Elaborating entity \"interconexion_sdram_input_efifo_module\" for hierarchy \"interconexion_sdram:sdram\|interconexion_sdram_input_efifo_module:the_interconexion_sdram_input_efifo_module\"" {  } { { "interconexion/synthesis/submodules/interconexion_sdram.v" "the_interconexion_sdram_input_efifo_module" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0 interconexion_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"interconexion_mm_interconnect_0\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\"" {  } { { "interconexion/synthesis/interconexion.v" "mm_interconnect_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_data_master_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_data_master_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103181997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent_rsp_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rdata_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "nios_debug_mem_slave_agent_rdata_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router " "Elaborating entity \"interconexion_mm_interconnect_0_router\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\|interconexion_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router:router\|interconexion_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_002 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"interconexion_mm_interconnect_0_router_002\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_002" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_002_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\|interconexion_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_002_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_002:router_002\|interconexion_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_004 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"interconexion_mm_interconnect_0_router_004\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_004" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_004_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\|interconexion_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_004_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_004:router_004\|interconexion_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_005 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"interconexion_mm_interconnect_0_router_005\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_005" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_005_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\|interconexion_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_005_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_005:router_005\|interconexion_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_005.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_006 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"interconexion_mm_interconnect_0_router_006\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "router_006" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_router_006_default_decode interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\|interconexion_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"interconexion_mm_interconnect_0_router_006_default_decode\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_router_006:router_006\|interconexion_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_limiter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 4 to match size of target (1)" {  } { { "interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1504103182583 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_demux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_demux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_demux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_mux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_mux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_mux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_cmd_mux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_cmd_mux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_cmd_mux_001.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_rsp_demux_001 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"interconexion_mm_interconnect_0_rsp_demux_001\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_rsp_mux interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"interconexion_mm_interconnect_0_rsp_mux\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "rsp_mux" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_cmd_width_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182876 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504103182896 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1504103182896 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "hps_h2f_axi_master_wr_rsp_width_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103182932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103182946 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103182948 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1504103182948 "|interconexion|interconexion_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_avalon_st_adapter interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"interconexion_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0.v" 2527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0 interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"interconexion_mm_interconnect_0:mm_interconnect_0\|interconexion_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|interconexion_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/interconexion_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interconexion_irq_mapper interconexion_irq_mapper:irq_mapper " "Elaborating entity \"interconexion_irq_mapper\" for hierarchy \"interconexion_irq_mapper:irq_mapper\"" {  } { { "interconexion/synthesis/interconexion.v" "irq_mapper" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "interconexion/synthesis/interconexion.v" "rst_controller" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "interconexion/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "interconexion/synthesis/interconexion.v" "rst_controller_001" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103183044 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504103188197 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.08.30.08:26:34 Progress: Loading sld1bdf8663/alt_sld_fab_wrapper_hw.tcl " "2017.08.30.08:26:34 Progress: Loading sld1bdf8663/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103194720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103198140 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103198485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103200729 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1504103201543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1bdf8663/alt_sld_fab.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103201817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103201817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103201925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103201925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103201927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103201927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103202006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103202006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103202112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103202112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103202112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/ip/sld1bdf8663/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103202195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103202195 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1504103208126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1504103208126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1504103208126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103208186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"interconexion_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1504103208186 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1504103208186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504103208237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103208237 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1504103209394 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs~synth " "Node \"memory_mem_dqs~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n~synth " "Node \"memory_mem_dqs_n~synth\"" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504103212650 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1504103212650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "interconexion/synthesis/interconexion.v" "" { Text "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/interconexion/synthesis/interconexion.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1504103212651 "|interconexion|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1504103212651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103213177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "623 " "623 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1504103216616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "interconexion_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"interconexion_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103216986 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103217638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.map.smsg " "Generated suppressed messages file /home/sebastian95/Documents/GitHub/Image-Filter-in-Heterogenuos-Processor/ProyectoQuartus/output_files/MultiCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103218347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "31 0 0 0 0 " "Adding 31 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504103467035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504103467035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4131 " "Implemented 4131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504103468182 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504103468182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1504103468182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3608 " "Implemented 3608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504103468182 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1504103468182 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1504103468182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504103468182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1263 " "Peak virtual memory: 1263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504103468254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 08:31:08 2017 " "Processing ended: Wed Aug 30 08:31:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504103468254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:12 " "Elapsed time: 00:05:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504103468254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:48 " "Total CPU time (on all processors): 00:05:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504103468254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504103468254 ""}
