ISim log file
Running: /media/shared/share/ISE/P7/mips/mips_txt_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /media/shared/share/ISE/P7/mips/mips_txt_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/media/shared/share/ISE/P7/v/CPU.v" Line 49.  For instance module_CPU/module_Reg_F/, width 1 of formal port EPC is not equal to width 32 of actual signal EPC.
WARNING: File "/media/shared/share/ISE/P7/v/mips.v" Line 68.  For instance uut/module_TC1/, width 30 of formal port Addr is not equal to width 32 of actual signal TC1_Addr.
WARNING: File "/media/shared/share/ISE/P7/v/mips.v" Line 68.  For instance uut/module_TC2/, width 30 of formal port Addr is not equal to width 32 of actual signal TC2_Addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File code.txt referenced on /media/shared/share/ISE/P7/mips/mips_tb.v at line 75 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/media/shared/share/ISE/P7/v/CPU.v" Line 49.  For instance module_CPU/module_Reg_F/, width 1 of formal port EPC is not equal to width 32 of actual signal EPC.
WARNING: File "/media/shared/share/ISE/P7/v/mips.v" Line 68.  For instance uut/module_TC1/, width 30 of formal port Addr is not equal to width 32 of actual signal TC1_Addr.
WARNING: File "/media/shared/share/ISE/P7/v/mips.v" Line 68.  For instance uut/module_TC2/, width 30 of formal port Addr is not equal to width 32 of actual signal TC2_Addr.
# run 1000 ns
Simulator is doing circuit initialization process.
WARNING: File code.txt referenced on /media/shared/share/ISE/P7/mips/mips_tb.v at line 75 cannot be opened for reading. Please ensure that this file is available in the current working directory.Finished circuit initialization process.
# exit 0
