// Seed: 1345653013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output uwire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6 = id_5;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_16 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17
);
  input wire id_17;
  output wire _id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_11,
      id_10
  );
  inout wire id_2;
  input wire id_1;
  logic [1 : {  -1  ,  id_16  }] id_18;
endmodule
