Warning (10268): Verilog HDL information at Mode2.v(15): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/project/Mode2.v Line: 15
Warning (10268): Verilog HDL information at count.v(9): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/project/count.v Line: 9
