$date
	Thu Sep 19 05:05:24 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module icarus_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module icarus_tb $end
$var wire 1 " pulse $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#10
0!
#210
0"
#1010
1!
#2010
0!
#3010
1!
#4010
0!
#5010
1!
#6010
0!
#7010
1!
#8010
0!
#9010
1!
#10010
0!
#11010
1!
#12010
0!
#13010
1!
#14010
0!
#15010
1!
#16010
0!
#17010
1!
#18010
0!
#19010
1!
#20010
0!
#21010
1!
#22010
0!
#23010
1!
#24010
0!
#25010
1!
#26010
0!
#27010
1!
#28010
0!
#29010
1!
#30000
