[12/04 14:50:17      0s] 
[12/04 14:50:17      0s] Cadence Innovus(TM) Implementation System.
[12/04 14:50:17      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/04 14:50:17      0s] 
[12/04 14:50:17      0s] Version:	v20.15-s105_1, built Tue Jul 27 14:15:35 PDT 2021
[12/04 14:50:17      0s] Options:	
[12/04 14:50:17      0s] Date:		Sun Dec  4 14:50:17 2022
[12/04 14:50:17      0s] Host:		lab1-20.eng.utah.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[12/04 14:50:17      0s] OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)
[12/04 14:50:17      0s] 
[12/04 14:50:17      0s] License:
[12/04 14:50:17      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[12/04 14:50:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/04 14:50:28      8s] @(#)CDS: Innovus v20.15-s105_1 (64bit) 07/27/2021 14:15 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 14:50:28      8s] @(#)CDS: NanoRoute 20.15-s105_1 NR210726-1341/20_15-UB (database version 18.20.554) {superthreading v2.14}
[12/04 14:50:28      8s] @(#)CDS: AAE 20.15-s020 (64bit) 07/27/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 14:50:28      8s] @(#)CDS: CTE 20.15-s024_1 () Jul 23 2021 04:46:45 ( )
[12/04 14:50:28      8s] @(#)CDS: SYNTECH 20.15-s012_1 () Jul 12 2021 23:29:38 ( )
[12/04 14:50:28      8s] @(#)CDS: CPE v20.15-s071
[12/04 14:50:28      8s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/04 14:50:28      8s] @(#)CDS: OA 22.60-p058 Tue Jun 15 18:38:04 2021
[12/04 14:50:28      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/04 14:50:28      8s] @(#)CDS: RCDB 11.15.0
[12/04 14:50:28      8s] @(#)CDS: STYLUS 20.10-p029_1 (06/24/2021 01:33 PDT)
[12/04 14:50:28      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3912764_lab1-20.eng.utah.edu_u1367608_NtECI1.

[12/04 14:50:28      8s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[12/04 14:50:29      9s] 
[12/04 14:50:29      9s] **INFO:  MMMC transition support version v31-84 
[12/04 14:50:29      9s] 
[12/04 14:50:29      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/04 14:50:29      9s] <CMD> suppressMessage ENCEXT-2799
[12/04 14:50:29      9s] <CMD> win
[12/04 14:51:39     15s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/04 14:51:39     15s] <CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 15:13:20     92s] <CMD> set init_lef_file {/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef}
[12/04 15:13:20     92s] <CMD> set init_mmmc_file /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 15:13:24     93s] <CMD> init_design
[12/04 15:13:25     93s] #% Begin Load MMMC data ... (date=12/04 15:13:24, mem=815.7M)
[12/04 15:13:25     93s] #% End Load MMMC data ... (date=12/04 15:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=816.1M, current mem=816.1M)
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[12/04 15:13:25     93s] Set DBUPerIGU to M2 pitch 1120.
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef ...
[12/04 15:13:25     93s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/04 15:13:25     93s] The LEF parser will ignore this statement.
[12/04 15:13:25     93s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 12.
[12/04 15:13:25     93s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1.vclef at line 1034.
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef ...
[12/04 15:13:25     93s] **WARN: (IMPLF-58):	MACRO 'rf2hsm1wm1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[12/04 15:13:25     93s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:13:25     93s] Type 'man IMPLF-58' for more detail.
[12/04 15:13:25     93s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_ant.lef at line 81.
[12/04 15:13:25     93s] **WARN: (IMPLF-61):	1 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[12/04 15:13:25     93s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[12/04 15:13:25     93s] Type 'man IMPLF-61' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[2]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[3]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[4]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[5]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[6]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'QA[7]' in macro 'rf2hsm1wm1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_out' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_in' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'DataIn' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'XOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'XOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'TIE0' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'OR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'OR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NOR2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NOR2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND3X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'C' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND3X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-201):	Pin 'Z' in macro 'NAND2X1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-201' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'NAND2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/04 15:13:25     93s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'S' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MUX2X1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/04 15:13:25     93s] Type 'man IMPLF-200' for more detail.
[12/04 15:13:25     93s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/04 15:13:25     93s] To increase the message display limit, refer to the product command reference manual.
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] viaInitial starts at Sun Dec  4 15:13:25 2022
viaInitial ends at Sun Dec  4 15:13:25 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/04 15:13:25     93s] Loading view definition file from /home/u1367608/cs6710/VSLI_Project/tsmc_template/innovus/CONF/16bitcpu.view
[12/04 15:13:25     93s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[12/04 15:13:25     93s] Read 21 cells in library 'sclib_tsmc180_ss' 
[12/04 15:13:25     93s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[12/04 15:13:25     93s] Read 6 cells in library 'padlib_tsmc180_ss' 
[12/04 15:13:25     93s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_slow_syn.lib' ...
[12/04 15:13:25     93s] Read 1 cells in library 'USERLIB' 
[12/04 15:13:25     93s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[12/04 15:13:25     93s] Read 21 cells in library 'sclib_tsmc180_ff' 
[12/04 15:13:25     93s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 15:13:25     93s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[12/04 15:13:25     93s] Read 6 cells in library 'padlib_tsmc180_ff' 
[12/04 15:13:25     93s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/rf2hs8x8/rf2hsm1wm1_fast@-40C_syn.lib' ...
[12/04 15:13:25     93s] Read 1 cells in library 'USERLIB' 
[12/04 15:13:25     93s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=862.3M, current mem=830.4M)
[12/04 15:13:25     93s] *** End library_loading (cpu=0.00min, real=0.00min, mem=19.5M, fe_cpu=1.56min, fe_real=23.13min, fe_mem=795.3M) ***
[12/04 15:13:25     93s] #% Begin Load netlist data ... (date=12/04 15:13:25, mem=829.3M)
[12/04 15:13:25     93s] *** Begin netlist parsing (mem=795.3M) ***
[12/04 15:13:25     93s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/04 15:13:25     93s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 15:13:25     93s] Type 'man IMPVL-159' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rf2hsm1wm1' is defined in LEF but not in the timing library.
[12/04 15:13:25     93s] Type 'man IMPVL-159' for more detail.
[12/04 15:13:25     93s] Created 28 new cells from 6 timing libraries.
[12/04 15:13:25     93s] Reading netlist ...
[12/04 15:13:25     93s] Backslashed names will retain backslash and a trailing blank character.
[12/04 15:13:25     93s] Keeping previous port order for module pad_in.
[12/04 15:13:25     93s] Keeping previous port order for module pad_out.
[12/04 15:13:25     93s] Keeping previous port order for module pad_bidirhe.
[12/04 15:13:25     93s] Keeping previous port order for module pad_vdd.
[12/04 15:13:25     93s] Keeping previous port order for module pad_gnd.
[12/04 15:13:25     93s] Keeping previous port order for module pad_ana.
[12/04 15:13:25     93s] Reading verilog netlist 'tsmc_template/design_compiler/HDL/GATE/sixteenbitcpu_top_pads.v'
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] *** Memory Usage v#1 (Current mem = 796.344M, initial mem = 290.164M) ***
[12/04 15:13:25     93s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=796.3M) ***
[12/04 15:13:25     93s] #% End Load netlist data ... (date=12/04 15:13:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.8M, current mem=836.8M)
[12/04 15:13:25     93s] Ignoring unreferenced cell pad_bidirhe_buffered.
[12/04 15:13:25     93s] Warning: The top level cell is ambiguous.
[12/04 15:13:25     93s] Setting top level cell to be sixteenbitcpu_top_pads.
[12/04 15:13:25     93s] Hooked 56 DB cells to tlib cells.
[12/04 15:13:25     93s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=840.1M, current mem=840.1M)
[12/04 15:13:25     93s] Starting recursive module instantiation check.
[12/04 15:13:25     93s] No recursion found.
[12/04 15:13:25     93s] Building hierarchical netlist for Cell sixteenbitcpu_top_pads ...
[12/04 15:13:25     93s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 15:13:25     93s] Type 'man IMPECO-560' for more detail.
[12/04 15:13:25     93s] *** Netlist is NOT unique.
[12/04 15:13:25     93s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[12/04 15:13:25     93s] ** info: there are 100 modules.
[12/04 15:13:25     93s] ** info: there are 4466 stdCell insts.
[12/04 15:13:25     93s] ** info: there are 58 Pad insts.
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] *** Memory Usage v#1 (Current mem = 841.258M, initial mem = 290.164M) ***
[12/04 15:13:25     93s] Reading IO assignment file "tsmc_template/innovus/SCRIPTS/place_io.io" ...
[12/04 15:13:25     93s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:25     93s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:25     93s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:13:25     93s] Type 'man IMPFP-3961' for more detail.
[12/04 15:13:25     93s] Start create_tracks
[12/04 15:13:25     93s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 15:13:25     93s] Set Default Net Delay as 1000 ps.
[12/04 15:13:25     93s] Set Default Net Load as 0.5 pF. 
[12/04 15:13:25     93s] Set Default Input Pin Transition as 0.1 ps.
[12/04 15:13:25     93s] Pre-connect netlist-defined P/G connections...
[12/04 15:13:25     93s]   Updated 0 instances.
[12/04 15:13:25     93s] Extraction setup Started 
[12/04 15:13:25     93s] 
[12/04 15:13:25     93s] Trim Metal Layers:
[12/04 15:13:25     93s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[12/04 15:13:25     93s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 15:13:25     93s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[12/04 15:13:25     93s] Importing multi-corner RC tables ... 
[12/04 15:13:25     93s] Summary of Active RC-Corners : 
[12/04 15:13:25     93s]  
[12/04 15:13:25     93s]  Analysis View: wc
[12/04 15:13:26     93s]     RC-Corner Name        : wc
[12/04 15:13:26     93s]     RC-Corner Index       : 0
[12/04 15:13:26     93s]     RC-Corner Temperature : 25 Celsius
[12/04 15:13:26     93s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 15:13:26     93s]     RC-Corner PreRoute Res Factor         : 1
[12/04 15:13:26     93s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 15:13:26     93s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 15:13:26     93s]  
[12/04 15:13:26     93s]  Analysis View: bc
[12/04 15:13:26     93s]     RC-Corner Name        : bc
[12/04 15:13:26     93s]     RC-Corner Index       : 1
[12/04 15:13:26     93s]     RC-Corner Temperature : 25 Celsius
[12/04 15:13:26     93s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[12/04 15:13:26     93s]     RC-Corner PreRoute Res Factor         : 1
[12/04 15:13:26     93s]     RC-Corner PreRoute Cap Factor         : 1
[12/04 15:13:26     93s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/04 15:13:26     93s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/04 15:13:26     93s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] Trim Metal Layers:
[12/04 15:13:26     93s] LayerId::1 widthSet size::4
[12/04 15:13:26     93s] LayerId::2 widthSet size::4
[12/04 15:13:26     93s] LayerId::3 widthSet size::4
[12/04 15:13:26     93s] LayerId::4 widthSet size::4
[12/04 15:13:26     93s] LayerId::5 widthSet size::4
[12/04 15:13:26     93s] LayerId::6 widthSet size::3
[12/04 15:13:26     93s] Updating RC grid for preRoute extraction ...
[12/04 15:13:26     93s] eee: pegSigSF::1.070000
[12/04 15:13:26     93s] Initializing multi-corner capacitance tables ... 
[12/04 15:13:26     93s] Initializing multi-corner resistance tables ...
[12/04 15:13:26     93s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/04 15:13:26     93s] {RT wc 0 6 6 {5 0} 1}
[12/04 15:13:26     93s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/04 15:13:26     93s] *Info: initialize multi-corner CTS.
[12/04 15:13:26     93s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.7M, current mem=873.1M)
[12/04 15:13:26     93s] Reading timing constraints file '/home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc' ...
[12/04 15:13:26     93s] Current (total cpu=0:01:34, real=0:23:09, peak res=1095.1M, current mem=1095.1M)
[12/04 15:13:26     93s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 8).
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

**ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc, Line 10).

INFO (CTE): Reading of timing constraints file /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc completed, with 2 Warnings and 2 Errors.
[12/04 15:13:26     93s] WARNING (CTE-25): Line: 9 of File /home/u1367608/cs6710/VSLI_Project/tsmc_template/design_compiler/SDC/16bitcpu_mapped.sdc : Skipped unsupported command: set_max_area
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1096.0M, current mem=1095.0M)
[12/04 15:13:26     93s] Current (total cpu=0:01:34, real=0:23:09, peak res=1096.0M, current mem=1095.0M)
[12/04 15:13:26     93s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/04 15:13:26     93s] Summary for sequential cells identification: 
[12/04 15:13:26     93s]   Identified SBFF number: 4
[12/04 15:13:26     93s]   Identified MBFF number: 0
[12/04 15:13:26     93s]   Identified SB Latch number: 0
[12/04 15:13:26     93s]   Identified MB Latch number: 0
[12/04 15:13:26     93s]   Not identified SBFF number: 0
[12/04 15:13:26     93s]   Not identified MBFF number: 0
[12/04 15:13:26     93s]   Not identified SB Latch number: 0
[12/04 15:13:26     93s]   Not identified MB Latch number: 0
[12/04 15:13:26     93s]   Number of sequential cells which are not FFs: 0
[12/04 15:13:26     93s] Total number of combinational cells: 17
[12/04 15:13:26     93s] Total number of sequential cells: 4
[12/04 15:13:26     93s] Total number of tristate cells: 0
[12/04 15:13:26     93s] Total number of level shifter cells: 0
[12/04 15:13:26     93s] Total number of power gating cells: 0
[12/04 15:13:26     93s] Total number of isolation cells: 0
[12/04 15:13:26     93s] Total number of power switch cells: 0
[12/04 15:13:26     93s] Total number of pulse generator cells: 0
[12/04 15:13:26     93s] Total number of always on buffers: 0
[12/04 15:13:26     93s] Total number of retention cells: 0
[12/04 15:13:26     93s] List of usable buffers: BUFX1
[12/04 15:13:26     93s] Total number of usable buffers: 1
[12/04 15:13:26     93s] List of unusable buffers:
[12/04 15:13:26     93s] Total number of unusable buffers: 0
[12/04 15:13:26     93s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[12/04 15:13:26     93s] Total number of usable inverters: 6
[12/04 15:13:26     93s] List of unusable inverters:
[12/04 15:13:26     93s] Total number of unusable inverters: 0
[12/04 15:13:26     93s] List of identified usable delay cells:
[12/04 15:13:26     93s] Total number of identified usable delay cells: 0
[12/04 15:13:26     93s] List of identified unusable delay cells:
[12/04 15:13:26     93s] Total number of identified unusable delay cells: 0
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/04 15:13:26     93s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Deleting Cell Server Begin ...
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Deleting Cell Server End ...
[12/04 15:13:26     93s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1124.5M, current mem=1124.4M)
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 15:13:26     93s] Summary for sequential cells identification: 
[12/04 15:13:26     93s]   Identified SBFF number: 4
[12/04 15:13:26     93s]   Identified MBFF number: 0
[12/04 15:13:26     93s]   Identified SB Latch number: 0
[12/04 15:13:26     93s]   Identified MB Latch number: 0
[12/04 15:13:26     93s]   Not identified SBFF number: 0
[12/04 15:13:26     93s]   Not identified MBFF number: 0
[12/04 15:13:26     93s]   Not identified SB Latch number: 0
[12/04 15:13:26     93s]   Not identified MB Latch number: 0
[12/04 15:13:26     93s]   Number of sequential cells which are not FFs: 0
[12/04 15:13:26     93s]  Visiting view : wc
[12/04 15:13:26     93s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 15:13:26     93s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 15:13:26     93s]  Visiting view : bc
[12/04 15:13:26     93s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 15:13:26     93s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 15:13:26     93s] TLC MultiMap info (StdDelay):
[12/04 15:13:26     93s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 15:13:26     93s]   : bc + bc + 1 + bc := 22.2ps
[12/04 15:13:26     93s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 15:13:26     93s]   : wc + wc + 1 + wc := 40.9ps
[12/04 15:13:26     93s]  Setting StdDelay to: 40.9ps
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 15:13:26     93s] **WARN: (IMPSYC-2):	Timing information is not defined for cell pad_corner; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[12/04 15:13:26     93s] Type 'man IMPSYC-2' for more detail.
[12/04 15:13:26     93s] 
[12/04 15:13:26     93s] *** Summary of all messages that are not suppressed in this session:
[12/04 15:13:26     93s] Severity  ID               Count  Summary                                  
[12/04 15:13:26     93s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 15:13:26     93s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 15:13:26     93s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 15:13:26     93s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 15:13:26     93s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/04 15:13:26     93s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 15:13:26     93s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 15:13:26     93s] WARNING   IMPECO-560           1  The netlist is not unique, because the m...
[12/04 15:13:26     93s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[12/04 15:13:26     93s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[12/04 15:13:26     93s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[12/04 15:13:26     93s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 15:13:26     93s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 15:13:26     93s] *** Message Summary: 92 warning(s), 2 error(s)
[12/04 15:13:26     93s] 
[12/04 15:13:32     94s] <CMD> selectInst pad_memout13/pad_out0
[12/04 15:13:34     94s] <CMD> deselectAll
[12/04 15:13:34     94s] <CMD> selectInst pad_memout5/pad_out0
[12/04 15:13:35     94s] <CMD> deselectAll
[12/04 15:13:35     94s] <CMD> selectInst pad_memout9/pad_out0
[12/04 15:13:36     94s] <CMD> deselectAll
[12/04 15:13:36     94s] <CMD> selectInst pad_gnd0
[12/04 15:14:22     97s] <CMD> deselectAll
[12/04 15:14:22     97s] <CMD> selectInst pad_memout13/pad_out0
[12/04 15:14:23     97s] <CMD> deselectAll
[12/04 15:14:23     97s] <CMD> selectInst pad_memout5/pad_out0
[12/04 15:14:23     97s] <CMD> deselectAll
[12/04 15:14:23     97s] <CMD> selectInst pad_memout9/pad_out0
[12/04 15:14:24     97s] <CMD> deselectAll
[12/04 15:14:24     97s] <CMD> selectInst pad_addr_out13/pad_out0
[12/04 15:14:25     97s] <CMD> deselectAll
[12/04 15:14:25     97s] <CMD> selectInst pad_memout1/pad_out0
[12/04 15:14:26     97s] <CMD> deselectAll
[12/04 15:14:26     97s] <CMD> selectInst pad_addr_out5/pad_out0
[12/04 15:14:27     97s] <CMD> deselectAll
[12/04 15:14:27     97s] <CMD> selectInst pad_addr_out9/pad_out0
[12/04 15:14:28     97s] <CMD> deselectAll
[12/04 15:14:28     97s] <CMD> selectInst pad_addr_out1/pad_out0
[12/04 15:14:31     97s] <CMD> deselectAll
[12/04 15:14:31     97s] <CMD> selectInst pad_addr_out2/pad_out0
[12/04 15:14:31     97s] <CMD> deselectAll
[12/04 15:14:31     97s] <CMD> selectInst pad_addr_out10/pad_out0
[12/04 15:14:32     97s] <CMD> deselectAll
[12/04 15:14:32     97s] <CMD> selectInst pad_addr_out6/pad_out0
[12/04 15:14:33     98s] <CMD> deselectAll
[12/04 15:14:33     98s] <CMD> selectInst pad_memout2/pad_out0
[12/04 15:14:34     98s] <CMD> deselectAll
[12/04 15:14:34     98s] <CMD> selectInst pad_addr_out14/pad_out0
[12/04 15:14:35     98s] <CMD> deselectAll
[12/04 15:14:35     98s] <CMD> selectInst pad_memout10/pad_out0
[12/04 15:14:35     98s] <CMD> deselectAll
[12/04 15:14:35     98s] <CMD> selectInst pad_memout6/pad_out0
[12/04 15:14:36     98s] <CMD> deselectAll
[12/04 15:14:36     98s] <CMD> selectInst pad_memout14/pad_out0
[12/04 15:14:41     98s] <CMD> deselectAll
[12/04 15:14:41     98s] <CMD> selectInst pad_addr_out11/pad_out0
[12/04 15:14:43     98s] <CMD> deselectAll
[12/04 15:14:43     98s] <CMD> selectInst pad_addr_out7/pad_out0
[12/04 15:14:44     98s] <CMD> deselectAll
[12/04 15:14:44     98s] <CMD> selectInst pad_memout3/pad_out0
[12/04 15:14:45     98s] <CMD> deselectAll
[12/04 15:14:45     98s] <CMD> selectInst pad_addr_out15/pad_out0
[12/04 15:14:46     98s] <CMD> deselectAll
[12/04 15:14:46     98s] <CMD> selectInst pad_memout11/pad_out0
[12/04 15:14:46     98s] <CMD> deselectAll
[12/04 15:14:46     98s] <CMD> selectInst pad_memout7/pad_out0
[12/04 15:14:47     98s] <CMD> deselectAll
[12/04 15:14:47     98s] <CMD> selectInst pad_memout15/pad_out0
[12/04 15:14:48     99s] <CMD> deselectAll
[12/04 15:14:48     99s] <CMD> selectInst pad_memout12/pad_out0
[12/04 15:14:50     99s] <CMD> deselectAll
[12/04 15:14:50     99s] <CMD> selectInst pad_memout4/pad_out0
[12/04 15:14:51     99s] <CMD> deselectAll
[12/04 15:14:51     99s] <CMD> selectInst pad_memout8/pad_out0
[12/04 15:14:52     99s] <CMD> deselectAll
[12/04 15:14:52     99s] <CMD> selectInst pad_addr_out12/pad_out0
[12/04 15:14:52     99s] <CMD> deselectAll
[12/04 15:14:52     99s] <CMD> selectInst pad_memout0/pad_out0
[12/04 15:14:53     99s] <CMD> deselectAll
[12/04 15:14:53     99s] <CMD> selectInst pad_addr_out4/pad_out0
[12/04 15:14:56     99s] <CMD> deselectAll
[12/04 15:14:56     99s] <CMD> selectInst pad_addr_out8/pad_out0
[12/04 15:15:05    100s] <CMD> deselectAll
[12/04 15:15:05    100s] <CMD> selectInst pad_mem12
[12/04 15:15:07    100s] <CMD> deselectAll
[12/04 15:15:07    100s] <CMD> selectInst pad_mem4
[12/04 15:15:07    100s] <CMD> deselectAll
[12/04 15:15:07    100s] <CMD> selectInst pad_mem8
[12/04 15:15:08    100s] <CMD> deselectAll
[12/04 15:15:08    100s] <CMD> selectInst pad_in0
[12/04 15:15:09    100s] <CMD> deselectAll
[12/04 15:15:09    100s] <CMD> selectInst pad_mem0
[12/04 15:15:10    100s] <CMD> deselectAll
[12/04 15:15:10    100s] <CMD> selectInst pad_mem13
[12/04 15:15:12    100s] <CMD> deselectAll
[12/04 15:15:12    100s] <CMD> selectInst pad_mem5
[12/04 15:15:12    100s] <CMD> deselectAll
[12/04 15:15:12    100s] <CMD> selectInst pad_mem9
[12/04 15:15:14    100s] <CMD> deselectAll
[12/04 15:15:14    100s] <CMD> selectInst pad_in1
[12/04 15:15:14    100s] <CMD> deselectAll
[12/04 15:15:14    100s] <CMD> selectInst pad_mem1
[12/04 15:15:16    100s] <CMD> deselectAll
[12/04 15:15:16    100s] <CMD> selectInst pad_mem2
[12/04 15:15:17    101s] <CMD> deselectAll
[12/04 15:15:17    101s] <CMD> selectInst pad_in2
[12/04 15:15:17    101s] <CMD> deselectAll
[12/04 15:15:17    101s] <CMD> selectInst pad_mem10
[12/04 15:15:18    101s] <CMD> deselectAll
[12/04 15:15:18    101s] <CMD> selectInst pad_mem6
[12/04 15:15:19    101s] <CMD> deselectAll
[12/04 15:15:19    101s] <CMD> selectInst pad_mem14
[12/04 15:15:22    101s] <CMD> deselectAll
[12/04 15:15:22    101s] <CMD> selectInst pad_mem3
[12/04 15:15:23    101s] <CMD> deselectAll
[12/04 15:15:23    101s] <CMD> selectInst pad_in3
[12/04 15:15:23    101s] <CMD> deselectAll
[12/04 15:15:23    101s] <CMD> selectInst pad_mem11
[12/04 15:15:24    101s] <CMD> deselectAll
[12/04 15:15:24    101s] <CMD> selectInst pad_mem7
[12/04 15:15:26    101s] <CMD> deselectAll
[12/04 15:15:26    101s] <CMD> selectInst pad_mem15
[12/04 15:15:48    102s] <CMD> deselectAll
[12/04 15:15:48    102s] <CMD> selectInst pad_mem12
[12/04 15:15:49    103s] <CMD> deselectAll
[12/04 15:15:49    103s] <CMD> selectInst pad_mem4
[12/04 15:15:50    103s] <CMD> deselectAll
[12/04 15:15:50    103s] <CMD> selectInst pad_mem8
[12/04 15:15:50    103s] <CMD> deselectAll
[12/04 15:15:50    103s] <CMD> selectInst pad_in0
[12/04 15:15:51    103s] <CMD> deselectAll
[12/04 15:15:51    103s] <CMD> selectInst pad_mem0
[12/04 15:15:53    103s] <CMD> deselectAll
[12/04 15:15:53    103s] <CMD> selectInst pad_mem13
[12/04 15:15:57    103s] <CMD> deselectAll
[12/04 15:15:57    103s] <CMD> selectInst pad_in1
[12/04 15:15:58    103s] <CMD> deselectAll
[12/04 15:15:58    103s] <CMD> selectInst pad_mem1
[12/04 15:15:58    103s] <CMD> deselectAll
[12/04 15:15:58    103s] <CMD> selectInst pad_mem2
[12/04 15:15:59    103s] <CMD> deselectAll
[12/04 15:15:59    103s] <CMD> selectInst pad_in2
[12/04 15:16:00    103s] <CMD> deselectAll
[12/04 15:16:00    103s] <CMD> selectInst pad_mem10
[12/04 15:16:01    103s] <CMD> deselectAll
[12/04 15:16:01    103s] <CMD> selectInst pad_mem14
[12/04 15:16:02    103s] <CMD> deselectAll
[12/04 15:16:02    103s] <CMD> selectInst pad_mem3
[12/04 15:16:03    104s] <CMD> deselectAll
[12/04 15:16:03    104s] <CMD> selectInst pad_in3
[12/04 15:16:04    104s] <CMD> deselectAll
[12/04 15:16:04    104s] <CMD> selectInst pad_mem11
[12/04 15:16:05    104s] <CMD> deselectAll
[12/04 15:16:05    104s] <CMD> selectInst pad_mem7
[12/04 15:16:06    104s] <CMD> deselectAll
[12/04 15:16:06    104s] <CMD> selectInst pad_mem15
[12/04 15:16:17    105s] <CMD> deselectAll
[12/04 15:16:17    105s] <CMD> selectInst pad_mem12
[12/04 15:16:18    105s] <CMD> deselectAll
[12/04 15:16:18    105s] <CMD> selectInst pad_mem4
[12/04 15:16:18    105s] <CMD> deselectAll
[12/04 15:16:18    105s] <CMD> selectInst pad_mem8
[12/04 15:16:19    105s] <CMD> deselectAll
[12/04 15:16:19    105s] <CMD> selectInst pad_in0
[12/04 15:16:19    105s] <CMD> deselectAll
[12/04 15:16:19    105s] <CMD> selectInst pad_mem0
[12/04 15:16:25    105s] <CMD> deselectAll
[12/04 15:16:25    105s] <CMD> selectInst pad_mem13
[12/04 15:16:26    105s] <CMD> deselectAll
[12/04 15:16:26    105s] <CMD> selectInst pad_mem5
[12/04 15:16:26    105s] <CMD> deselectAll
[12/04 15:16:26    105s] <CMD> selectInst pad_mem9
[12/04 15:16:27    105s] <CMD> deselectAll
[12/04 15:16:27    105s] <CMD> selectInst pad_in1
[12/04 15:16:28    105s] <CMD> deselectAll
[12/04 15:16:28    105s] <CMD> selectInst pad_mem1
[12/04 15:16:29    106s] <CMD> deselectAll
[12/04 15:16:29    106s] <CMD> selectInst pad_mem2
[12/04 15:16:30    106s] <CMD> deselectAll
[12/04 15:16:30    106s] <CMD> selectInst pad_in2
[12/04 15:16:30    106s] <CMD> deselectAll
[12/04 15:16:30    106s] <CMD> selectInst pad_mem10
[12/04 15:16:31    106s] <CMD> deselectAll
[12/04 15:16:31    106s] <CMD> selectInst pad_mem6
[12/04 15:16:32    106s] <CMD> deselectAll
[12/04 15:16:32    106s] <CMD> selectInst pad_mem14
[12/04 15:16:36    106s] <CMD> deselectAll
[12/04 15:16:36    106s] <CMD> selectInst pad_mem3
[12/04 15:16:36    106s] <CMD> deselectAll
[12/04 15:16:36    106s] <CMD> selectInst pad_in3
[12/04 15:16:37    106s] <CMD> deselectAll
[12/04 15:16:37    106s] <CMD> selectInst pad_mem11
[12/04 15:16:38    106s] <CMD> deselectAll
[12/04 15:16:38    106s] <CMD> selectInst pad_mem7
[12/04 15:16:39    106s] <CMD> deselectAll
[12/04 15:16:39    106s] <CMD> selectInst pad_mem15
[12/04 15:18:03    111s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:18:46    113s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:18:46    113s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:18:49    114s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[12/04 15:18:50    114s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[12/04 15:18:54    114s] <CMD> setLayerPreference layoutObj -isVisible 0
[12/04 15:18:54    114s] <CMD> setLayerPreference layoutObj -isVisible 1
[12/04 15:18:55    114s] <CMD> setLayerPreference layoutObj -isVisible 0
[12/04 15:18:56    114s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[12/04 15:18:57    114s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[12/04 15:18:58    114s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:18:59    114s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:19:00    114s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:19:01    114s] <CMD> setLayerPreference node_cell -isSelectable 1
[12/04 15:19:02    114s] <CMD> setLayerPreference node_cell -isSelectable 0
[12/04 15:19:03    115s] <CMD> setLayerPreference node_cell -isSelectable 1
[12/04 15:19:04    115s] <CMD> setLayerPreference node_cell -isSelectable 0
[12/04 15:19:04    115s] <CMD> setLayerPreference node_cell -isSelectable 1
[12/04 15:19:04    115s] <CMD> setLayerPreference node_cell -isSelectable 0
[12/04 15:19:06    115s] <CMD> setLayerPreference cellBlkgObj -isSelectable 1
[12/04 15:19:08    115s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:19:09    115s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:19:09    115s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:19:10    115s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:20:34    122s] <CMD> uiSetTool ruler
[12/04 15:20:36    122s] <CMD> uiSetTool ruler
[12/04 15:20:45    123s] <CMD> zoomBox -594.54750 -180.65800 5532.93350 2053.50650
[12/04 15:20:46    123s] <CMD> zoomBox -917.99250 -281.07400 6290.80900 2347.35500
[12/04 15:20:48    124s] <CMD> uiSetTool ruler
[12/04 15:21:42    128s] <CMD> uiSetTool ruler
[12/04 15:23:55    136s] <CMD> uiSetTool ruler
[12/04 15:24:12    138s] <CMD> undo
[12/04 15:24:12    138s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 15:24:13    138s] <CMD> undo
[12/04 15:24:13    138s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 15:24:13    138s] <CMD> undo
[12/04 15:24:13    138s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 15:24:14    139s] <CMD> undo
[12/04 15:24:14    139s] **ERROR: (IMPSYT-6852):	No more action to undo.
[12/04 15:28:58    153s] <CMD> getIoFlowFlag
[12/04 15:29:30    155s] <CMD> setIoFlowFlag 0
[12/04 15:29:30    155s] <CMD> floorPlan -site core7T -r 0.1 0.7 20 0.0 20 20
[12/04 15:29:30    155s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 0.3200.
[12/04 15:29:30    155s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:29:30    155s] Type 'man IMPFP-3961' for more detail.
[12/04 15:29:30    155s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 15:29:30    155s] Type 'man IMPFP-3961' for more detail.
[12/04 15:29:30    155s] Start create_tracks
[12/04 15:29:30    155s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 15:29:30    155s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 15:29:30    155s] <CMD> uiSetTool select
[12/04 15:29:30    155s] <CMD> getIoFlowFlag
[12/04 15:29:30    155s] <CMD> fit
[12/04 15:29:39    156s] <CMD> setDrawView fplan
[12/04 15:29:40    156s] <CMD> setDrawView fplan
[12/04 15:29:43    156s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:29:44    156s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 15:29:45    156s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 15:29:45    156s] <CMD> setLayerPreference node_cell -isVisible 1
[12/04 16:22:00    338s] <CMD> setLayerPreference node_cell -isVisible 0
[12/04 16:30:14    369s] <CMD> getIoFlowFlag
[12/04 16:30:35    371s] <CMD> setIoFlowFlag 0
[12/04 16:30:35    371s] <CMD> floorPlan -site core7T -r 1 0.7 20 20 20 20
[12/04 16:30:35    371s] Adjusting Core to Left to: 20.4800. Core to Bottom to: 20.4800.
[12/04 16:30:35    371s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:30:35    371s] Type 'man IMPFP-3961' for more detail.
[12/04 16:30:35    371s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[12/04 16:30:35    371s] Type 'man IMPFP-3961' for more detail.
[12/04 16:30:35    371s] Start create_tracks
[12/04 16:30:35    371s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[12/04 16:30:35    371s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/04 16:30:35    371s] <CMD> uiSetTool select
[12/04 16:30:35    371s] <CMD> getIoFlowFlag
[12/04 16:30:35    371s] <CMD> fit
[12/04 16:30:58    373s] <CMD> setPreference MinFPModuleSize 1
[12/04 16:31:01    373s] <CMD> deselectAll
[12/04 16:31:01    373s] <CMD> selectObject Module pad_addr_out1
[12/04 16:31:02    373s] <CMD> deselectAll
[12/04 16:31:03    373s] <CMD> selectObject Module pad_addr_out6
[12/04 16:31:04    373s] <CMD> deselectAll
[12/04 16:31:04    373s] <CMD> selectObject Module pad_addr_out3
[12/04 16:31:05    374s] <CMD> deselectAll
[12/04 16:31:05    374s] <CMD> selectObject Module pad_addr_out1
[12/04 16:31:05    374s] <CMD> deselectAll
[12/04 16:31:05    374s] <CMD> selectObject Module pad_addr_out0
[12/04 16:31:06    374s] <CMD> deselectAll
[12/04 16:31:06    374s] <CMD> selectObject Module pad_addr_out1
[12/04 16:31:07    374s] <CMD> deselectAll
[12/04 16:31:07    374s] <CMD> selectObject Module pad_addr_out3
[12/04 16:31:07    374s] <CMD> deselectAll
[12/04 16:31:07    374s] <CMD> selectObject Module pad_addr_out4
[12/04 16:31:08    374s] <CMD> deselectAll
[12/04 16:31:08    374s] <CMD> selectObject Module pad_memout2
[12/04 16:31:10    374s] <CMD> deselectAll
[12/04 16:31:10    374s] <CMD> selectObject Module cpu
[12/04 16:31:11    374s] <CMD> deselectAll
[12/04 16:31:11    374s] <CMD> selectObject Module cpu
[12/04 16:31:11    374s] <CMD> deselectAll
[12/04 16:31:38    377s] <CMD> clearGlobalNets
[12/04 16:31:38    377s] Pre-connect netlist-defined P/G connections...
[12/04 16:31:38    377s]   Updated 0 instances.
[12/04 16:31:38    377s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[12/04 16:31:38    377s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:31:58    379s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:32:30    381s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[12/04 16:32:30    381s] The ring targets are set to core/block ring wires.
[12/04 16:32:30    381s] addRing command will consider rows while creating rings.
[12/04 16:32:30    381s] addRing command will disallow rings to go over rows.
[12/04 16:32:30    381s] addRing command will ignore shorts while creating rings.
[12/04 16:32:30    381s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 4 bottom 4 left 4 right 4} -spacing {top 4 bottom 4 left 4 right 4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[12/04 16:32:30    381s] 
[12/04 16:32:30    381s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1262.4M)
[12/04 16:32:30    381s] Ring generation is complete.
[12/04 16:32:30    381s] vias are now being generated.
[12/04 16:32:30    381s] addRing created 8 wires.
[12/04 16:32:30    381s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 16:32:30    381s] +--------+----------------+----------------+
[12/04 16:32:30    381s] |  Layer |     Created    |     Deleted    |
[12/04 16:32:30    381s] +--------+----------------+----------------+
[12/04 16:32:30    381s] | METAL4 |        4       |       NA       |
[12/04 16:32:30    381s] |  VIA45 |        8       |        0       |
[12/04 16:32:30    381s] | METAL5 |        4       |       NA       |
[12/04 16:32:30    381s] +--------+----------------+----------------+
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:32:40    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingOffset 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingThreshold 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingJogDistance 1.0
[12/04 16:32:40    382s] <CMD> set sprCreateIeRingLayers {}
[12/04 16:32:41    382s] <CMD> set sprCreateIeStripeWidth 10.0
[12/04 16:32:41    382s] <CMD> set sprCreateIeStripeThreshold 1.0
[12/04 16:33:33    387s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[12/04 16:33:33    387s] addStripe will allow jog to connect padcore ring and block ring.
[12/04 16:33:33    387s] 
[12/04 16:33:33    387s] Stripes will stop at the boundary of the specified area.
[12/04 16:33:33    387s] When breaking rings, the power planner will consider the existence of blocks.
[12/04 16:33:33    387s] Stripes will not extend to closest target.
[12/04 16:33:33    387s] The power planner will set stripe antenna targets to none (no trimming allowed).
[12/04 16:33:33    387s] Stripes will not be created over regions without power planning wires.
[12/04 16:33:33    387s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[12/04 16:33:33    387s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[12/04 16:33:33    387s] Offset for stripe breaking is set to 0.
[12/04 16:33:33    387s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 2 -number_of_sets 2 -start_from left -start_offset 50 -stop_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[12/04 16:33:33    387s] 
[12/04 16:33:33    387s] Initialize fgc environment(mem: 1265.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
[12/04 16:33:33    387s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
[12/04 16:33:33    387s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
[12/04 16:33:33    387s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1265.1M)
[12/04 16:33:33    387s] Starting stripe generation ...
[12/04 16:33:33    387s] Non-Default Mode Option Settings :
[12/04 16:33:33    387s]   NONE
[12/04 16:33:33    387s] Stripe generation is complete.
[12/04 16:33:33    387s] vias are now being generated.
[12/04 16:33:33    387s] addStripe created 4 wires.
[12/04 16:33:33    387s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/04 16:33:33    387s] +--------+----------------+----------------+
[12/04 16:33:33    387s] |  Layer |     Created    |     Deleted    |
[12/04 16:33:33    387s] +--------+----------------+----------------+
[12/04 16:33:33    387s] | METAL4 |        4       |       NA       |
[12/04 16:33:33    387s] |  VIA45 |        8       |        0       |
[12/04 16:33:33    387s] +--------+----------------+----------------+
[12/04 16:34:00    389s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[12/04 16:34:00    389s] <CMD> sroute -connect { blockPin corePin } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[12/04 16:34:00    389s] *** Begin SPECIAL ROUTE on Sun Dec  4 16:34:00 2022 ***
[12/04 16:34:00    389s] SPECIAL ROUTE ran on directory: /home/u1367608/cs6710/VSLI_Project
[12/04 16:34:00    389s] SPECIAL ROUTE ran on machine: lab1-20.eng.utah.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 x86_64 2.90Ghz)
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] Begin option processing ...
[12/04 16:34:00    389s] srouteConnectPowerBump set to false
[12/04 16:34:00    389s] routeSelectNet set to "VDD VSS"
[12/04 16:34:00    389s] routeSpecial set to true
[12/04 16:34:00    389s] srouteBlockPin set to "useLef"
[12/04 16:34:00    389s] srouteBottomLayerLimit set to 1
[12/04 16:34:00    389s] srouteBottomTargetLayerLimit set to 1
[12/04 16:34:00    389s] srouteConnectConverterPin set to false
[12/04 16:34:00    389s] srouteConnectPadPin set to false
[12/04 16:34:00    389s] srouteConnectStripe set to false
[12/04 16:34:00    389s] srouteCrossoverViaBottomLayer set to 1
[12/04 16:34:00    389s] srouteCrossoverViaTopLayer set to 6
[12/04 16:34:00    389s] srouteFollowCorePinEnd set to 3
[12/04 16:34:00    389s] srouteFollowPadPin set to false
[12/04 16:34:00    389s] srouteJogControl set to "preferWithChanges differentLayer"
[12/04 16:34:00    389s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[12/04 16:34:00    389s] sroutePadPinAllPorts set to true
[12/04 16:34:00    389s] sroutePreserveExistingRoutes set to true
[12/04 16:34:00    389s] srouteRoutePowerBarPortOnBothDir set to true
[12/04 16:34:00    389s] srouteStopBlockPin set to "nearestTarget"
[12/04 16:34:00    389s] srouteTopLayerLimit set to 6
[12/04 16:34:00    389s] srouteTopTargetLayerLimit set to 6
[12/04 16:34:00    389s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2465.00 megs.
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] Reading DB technology information...
[12/04 16:34:00    389s] Finished reading DB technology information.
[12/04 16:34:00    389s] Reading floorplan and netlist information...
[12/04 16:34:00    389s] Finished reading floorplan and netlist information.
[12/04 16:34:00    389s] Read in 13 layers, 6 routing layers, 1 overlap layer
[12/04 16:34:00    389s] Read in 32 macros, 22 used
[12/04 16:34:00    389s] Read in 75 components
[12/04 16:34:00    389s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[12/04 16:34:00    389s]   54 pad components: 0 unplaced, 54 placed, 0 fixed
[12/04 16:34:00    389s]   4 other components: 0 unplaced, 4 placed, 0 fixed
[12/04 16:34:00    389s] Read in 52 logical pins
[12/04 16:34:00    389s] Read in 52 nets
[12/04 16:34:00    389s] Read in 2 special nets, 2 routed
[12/04 16:34:00    389s] Read in 150 terminals
[12/04 16:34:00    389s] 2 nets selected.
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] Begin power routing ...
[12/04 16:34:00    389s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:34:00    389s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/04 16:34:00    389s] CPU time for FollowPin 0 seconds
[12/04 16:34:00    389s] CPU time for FollowPin 0 seconds
[12/04 16:34:00    389s]   Number of Block ports routed: 0
[12/04 16:34:00    389s]   Number of Core ports routed: 624
[12/04 16:34:00    389s]   Number of Power Bump ports routed: 0
[12/04 16:34:00    389s]   Number of Followpin connections: 312
[12/04 16:34:00    389s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2467.00 megs.
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s]  Begin updating DB with routing results ...
[12/04 16:34:00    389s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/04 16:34:00    389s] Pin and blockage extraction finished
[12/04 16:34:00    389s] 
[12/04 16:34:00    389s] sroute created 936 wires.
[12/04 16:34:00    389s] ViaGen created 1872 vias, deleted 0 via to avoid violation.
[12/04 16:34:00    389s] +--------+----------------+----------------+
[12/04 16:34:00    389s] |  Layer |     Created    |     Deleted    |
[12/04 16:34:00    389s] +--------+----------------+----------------+
[12/04 16:34:00    389s] | METAL1 |       936      |       NA       |
[12/04 16:34:00    389s] |  VIA12 |       624      |        0       |
[12/04 16:34:00    389s] |  VIA23 |       624      |        0       |
[12/04 16:34:00    389s] |  VIA34 |       624      |        0       |
[12/04 16:34:00    389s] +--------+----------------+----------------+
[12/04 16:34:17    391s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[12/04 16:34:17    391s] <CMD> setEndCapMode -reset
[12/04 16:34:17    391s] <CMD> setEndCapMode -boundary_tap false
[12/04 16:34:17    391s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[12/04 16:34:17    391s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[12/04 16:34:17    391s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 INVX8 INVX4 INVX32 INVX2 INVX16 INVX1} -maxAllowedDelay 1
[12/04 16:34:17    391s] <CMD> setPlaceMode -reset
[12/04 16:34:17    391s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[12/04 16:34:20    391s] <CMD> setPlaceMode -fp false
[12/04 16:34:20    391s] <CMD> place_design
[12/04 16:34:20    391s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 333, percentage of missing scan cell = 0.00% (0 / 333)
[12/04 16:34:20    391s] ### Time Record (colorize_geometry) is installed.
[12/04 16:34:20    391s] #Start colorize_geometry on Sun Dec  4 16:34:20 2022
[12/04 16:34:20    391s] #
[12/04 16:34:20    391s] ### Time Record (Pre Callback) is installed.
[12/04 16:34:20    391s] ### Time Record (Pre Callback) is uninstalled.
[12/04 16:34:20    391s] ### Time Record (DB Import) is installed.
[12/04 16:34:20    391s] #create default rule from bind_ndr_rule rule=0x7f9fed4fe1c0 0x7f9fc9778018
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[12] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[13] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[14] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[15] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[1] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[2] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[3] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[4] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[5] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[6] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[7] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[8] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN addr[9] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN c in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN mem_in[0] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN mem_in[10] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (NRDB-733) PIN mem_in[11] in CELL_VIEW sixteenbitcpu_top_pads does not have physical port.
[12/04 16:34:20    391s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[12/04 16:34:20    391s] #To increase the message display limit, refer to the product command reference manual.
[12/04 16:34:20    391s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 16:34:20    391s] ### Time Record (DB Import) is uninstalled.
[12/04 16:34:20    391s] ### Time Record (DB Export) is installed.
[12/04 16:34:20    391s] Extracting standard cell pins and blockage ...... 
[12/04 16:34:20    391s] Pin and blockage extraction finished
[12/04 16:34:20    391s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1834212905 placement=1956719759 pin_access=1 inst_pattern=1 halo=0
[12/04 16:34:20    391s] ### Time Record (DB Export) is uninstalled.
[12/04 16:34:20    391s] ### Time Record (Post Callback) is installed.
[12/04 16:34:20    391s] ### Time Record (Post Callback) is uninstalled.
[12/04 16:34:20    391s] #
[12/04 16:34:20    391s] #colorize_geometry statistics:
[12/04 16:34:20    391s] #Cpu time = 00:00:00
[12/04 16:34:20    391s] #Elapsed time = 00:00:00
[12/04 16:34:20    391s] #Increased memory = 0.91 (MB)
[12/04 16:34:20    391s] #Total memory = 1284.60 (MB)
[12/04 16:34:20    391s] #Peak memory = 1285.41 (MB)
[12/04 16:34:20    391s] #Number of warnings = 21
[12/04 16:34:20    391s] #Total number of warnings = 21
[12/04 16:34:20    391s] #Number of fails = 0
[12/04 16:34:20    391s] #Total number of fails = 0
[12/04 16:34:20    391s] #Complete colorize_geometry on Sun Dec  4 16:34:20 2022
[12/04 16:34:20    391s] #
[12/04 16:34:20    391s] ### Time Record (colorize_geometry) is uninstalled.
[12/04 16:34:20    391s] ### 
[12/04 16:34:20    391s] ###   Scalability Statistics
[12/04 16:34:20    391s] ### 
[12/04 16:34:20    391s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:34:20    391s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/04 16:34:20    391s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:34:20    391s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/04 16:34:20    391s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/04 16:34:20    391s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/04 16:34:20    391s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/04 16:34:20    391s] ###   Entire Command        |        00:00:00|        00:00:00|             0.7|
[12/04 16:34:20    391s] ### ------------------------+----------------+----------------+----------------+
[12/04 16:34:20    391s] ### 
[12/04 16:34:20    391s] *** Starting placeDesign default flow ***
[12/04 16:34:20    391s] ### Creating LA Mngr. totSessionCpu=0:06:32 mem=1284.3M
[12/04 16:34:20    391s] ### Creating LA Mngr, finished. totSessionCpu=0:06:32 mem=1284.3M
[12/04 16:34:20    391s] *** Start deleteBufferTree ***
[12/04 16:34:20    391s] Info: Detect buffers to remove automatically.
[12/04 16:34:20    391s] Analyzing netlist ...
[12/04 16:34:21    391s] Updating netlist
[12/04 16:34:21    392s] AAE DB initialization (MEM=1306.63 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:34:21    392s] Start AAE Lib Loading. (MEM=1306.63)
[12/04 16:34:21    392s] End AAE Lib Loading. (MEM=1325.71 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:34:21    392s] 
[12/04 16:34:21    392s] *summary: 61 instances (buffers/inverters) removed
[12/04 16:34:21    392s] *** Finish deleteBufferTree (0:00:00.4) ***
[12/04 16:34:21    392s] 
[12/04 16:34:21    392s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:34:21    392s] 
[12/04 16:34:21    392s] TimeStamp Deleting Cell Server End ...
[12/04 16:34:21    392s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:34:21    392s] Set Using Default Delay Limit as 101.
[12/04 16:34:21    392s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:34:21    392s] Set Default Net Delay as 0 ps.
[12/04 16:34:21    392s] Set Default Net Load as 0 pF. 
[12/04 16:34:21    392s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:34:21    392s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:34:21    392s] Set Using Default Delay Limit as 1000.
[12/04 16:34:21    392s] Set Default Net Delay as 1000 ps.
[12/04 16:34:21    392s] Set Default Net Load as 0.5 pF. 
[12/04 16:34:21    392s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/04 16:34:21    392s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1325.7M
[12/04 16:34:21    392s] Deleted 0 physical inst  (cell - / prefix -).
[12/04 16:34:21    392s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.001, REAL:0.005, MEM:1325.7M
[12/04 16:34:21    392s] INFO: #ExclusiveGroups=0
[12/04 16:34:21    392s] INFO: There are no Exclusive Groups.
[12/04 16:34:21    392s] *** Starting "NanoPlace(TM) placement v#7 (mem=1325.7M)" ...
[12/04 16:34:21    392s] Wait...
[12/04 16:34:21    392s] *** Build Buffered Sizing Timing Model
[12/04 16:34:21    392s] (cpu=0:00:00.0 mem=1325.7M) ***
[12/04 16:34:21    392s] *** Build Virtual Sizing Timing Model
[12/04 16:34:21    392s] (cpu=0:00:00.0 mem=1325.7M) ***
[12/04 16:34:21    392s] No user-set net weight.
[12/04 16:34:21    392s] Net fanout histogram:
[12/04 16:34:21    392s] 2		: 3423 (76.2%) nets
[12/04 16:34:21    392s] 3		: 406 (9.0%) nets
[12/04 16:34:21    392s] 4     -	14	: 541 (12.0%) nets
[12/04 16:34:21    392s] 15    -	39	: 115 (2.6%) nets
[12/04 16:34:21    392s] 40    -	79	: 5 (0.1%) nets
[12/04 16:34:21    392s] 80    -	159	: 0 (0.0%) nets
[12/04 16:34:21    392s] 160   -	319	: 0 (0.0%) nets
[12/04 16:34:21    392s] 320   -	639	: 1 (0.0%) nets
[12/04 16:34:21    392s] 640   -	1279	: 0 (0.0%) nets
[12/04 16:34:21    392s] 1280  -	2559	: 0 (0.0%) nets
[12/04 16:34:21    392s] 2560  -	5119	: 0 (0.0%) nets
[12/04 16:34:21    392s] 5120+		: 0 (0.0%) nets
[12/04 16:34:21    392s] no activity file in design. spp won't run.
[12/04 16:34:21    392s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/04 16:34:21    392s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[12/04 16:34:21    392s] Define the scan chains before using this option.
[12/04 16:34:21    392s] Type 'man IMPSP-9042' for more detail.
[12/04 16:34:21    392s] z: 2, totalTracks: 1
[12/04 16:34:21    392s] z: 4, totalTracks: 1
[12/04 16:34:21    392s] z: 6, totalTracks: 1
[12/04 16:34:21    392s] #spOpts: hrOri=1 hrSnap=1 
[12/04 16:34:21    392s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/04 16:34:21    392s] #std cell=4426 (0 fixed + 4426 movable) #buf cell=0 #inv cell=356 #block=0 (0 floating + 0 preplaced)
[12/04 16:34:21    392s] #ioInst=58 #net=4491 #term=13599 #term/net=3.03, #fixedIo=58, #floatIo=0, #fixedPin=52, #floatPin=0
[12/04 16:34:21    392s] stdCell: 4426 single + 0 double + 0 multi
[12/04 16:34:21    392s] Total standard cell length = 17.2570 (mm), area = 0.0676 (mm^2)
[12/04 16:34:21    392s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.7M
[12/04 16:34:21    392s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1325.7M
[12/04 16:34:21    392s] Core basic site is core7T
[12/04 16:34:21    392s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1325.7M
[12/04 16:34:21    392s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:1325.7M
[12/04 16:34:21    392s] Use non-trimmed site array because memory saving is not enough.
[12/04 16:34:21    392s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 16:34:21    392s] SiteArray: use 2,867,200 bytes
[12/04 16:34:21    392s] SiteArray: current memory after site array memory allocation 1328.4M
[12/04 16:34:21    392s] SiteArray: FP blocked sites are writable
[12/04 16:34:21    392s] Estimated cell power/ground rail width = 0.551 um
[12/04 16:34:21    392s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:34:21    392s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.024, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.054, REAL:0.072, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF: Starting pre-place ADS at level 1, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.006, MEM:1328.4M
[12/04 16:34:21    392s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.010, MEM:1328.4M
[12/04 16:34:21    392s] ADSU 0.046 -> 0.046. site 677047.000 -> 677047.000. GS 31.360
[12/04 16:34:21    392s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.014, REAL:0.025, MEM:1328.4M
[12/04 16:34:21    392s] Average module density = 0.046.
[12/04 16:34:21    392s] Density for the design = 0.046.
[12/04 16:34:21    392s]        = stdcell_area 30816 sites (67647 um^2) / alloc_area 677047 sites (1486254 um^2).
[12/04 16:34:21    392s] Pin Density = 0.02009.
[12/04 16:34:21    392s]             = total # of pins 13599 / total area 677047.
[12/04 16:34:21    392s] OPERPROF: Starting spMPad at level 1, MEM:1251.4M
[12/04 16:34:21    392s] OPERPROF:   Starting spContextMPad at level 2, MEM:1251.4M
[12/04 16:34:21    392s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.001, MEM:1251.4M
[12/04 16:34:21    392s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.004, MEM:1251.4M
[12/04 16:34:21    392s] Initial padding reaches pin density 0.459 for top
[12/04 16:34:21    392s] InitPadU 0.046 -> 0.056 for top
[12/04 16:34:21    392s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1251.4M
[12/04 16:34:21    392s] Identified 5 spare or floating instances, with no clusters.
[12/04 16:34:21    392s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.005, MEM:1251.4M
[12/04 16:34:21    392s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1251.4M
[12/04 16:34:21    392s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.005, REAL:0.005, MEM:1251.4M
[12/04 16:34:21    392s] === lastAutoLevel = 10 
[12/04 16:34:21    392s] OPERPROF: Starting spInitNetWt at level 1, MEM:1251.4M
[12/04 16:34:21    392s] no activity file in design. spp won't run.
[12/04 16:34:21    392s] [spp] 0
[12/04 16:34:21    392s] [adp] 0:1:1:3
[12/04 16:34:21    392s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.216, REAL:0.216, MEM:1285.3M
[12/04 16:34:21    392s] Clock gating cells determined by native netlist tracing.
[12/04 16:34:21    392s] no activity file in design. spp won't run.
[12/04 16:34:21    392s] no activity file in design. spp won't run.
[12/04 16:34:21    392s] Effort level <high> specified for reg2reg path_group
[12/04 16:34:21    392s] OPERPROF: Starting npMain at level 1, MEM:1287.3M
[12/04 16:34:22    392s] OPERPROF:   Starting npPlace at level 2, MEM:1300.3M
[12/04 16:34:22    392s] Iteration  1: Total net bbox = 7.150e+04 (3.66e+04 3.49e+04)
[12/04 16:34:22    392s]               Est.  stn bbox = 7.882e+04 (4.02e+04 3.87e+04)
[12/04 16:34:22    392s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1331.3M
[12/04 16:34:22    392s] Iteration  2: Total net bbox = 7.150e+04 (3.66e+04 3.49e+04)
[12/04 16:34:22    392s]               Est.  stn bbox = 7.882e+04 (4.02e+04 3.87e+04)
[12/04 16:34:22    392s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1331.3M
[12/04 16:34:22    392s] exp_mt_sequential is set from setPlaceMode option to 1
[12/04 16:34:22    392s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/04 16:34:22    392s] place_exp_mt_interval set to default 32
[12/04 16:34:22    392s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/04 16:34:23    392s] Iteration  3: Total net bbox = 8.170e+04 (4.06e+04 4.11e+04)
[12/04 16:34:23    392s]               Est.  stn bbox = 9.561e+04 (4.72e+04 4.84e+04)
[12/04 16:34:23    392s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1342.2M
[12/04 16:34:23    392s] Total number of setup views is 1.
[12/04 16:34:23    392s] Total number of active setup views is 1.
[12/04 16:34:23    392s] Active setup views:
[12/04 16:34:23    392s]     wc
[12/04 16:34:23    393s] Iteration  4: Total net bbox = 7.825e+04 (3.90e+04 3.93e+04)
[12/04 16:34:23    393s]               Est.  stn bbox = 9.079e+04 (4.48e+04 4.60e+04)
[12/04 16:34:23    393s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1342.2M
[12/04 16:34:23    393s] Iteration  5: Total net bbox = 6.939e+04 (3.46e+04 3.48e+04)
[12/04 16:34:23    393s]               Est.  stn bbox = 7.909e+04 (3.90e+04 4.00e+04)
[12/04 16:34:23    393s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1342.2M
[12/04 16:34:23    393s] OPERPROF:   Finished npPlace at level 2, CPU:0.601, REAL:0.644, MEM:1342.2M
[12/04 16:34:23    393s] OPERPROF: Finished npMain at level 1, CPU:0.612, REAL:1.658, MEM:1342.2M
[12/04 16:34:23    393s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:23    393s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:23    393s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.004, MEM:1342.2M
[12/04 16:34:23    393s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:23    393s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:24    393s] Iteration  6: Total net bbox = 1.181e+05 (5.74e+04 6.07e+04)
[12/04 16:34:24    393s]               Est.  stn bbox = 1.360e+05 (6.59e+04 7.01e+04)
[12/04 16:34:24    393s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1342.2M
[12/04 16:34:24    393s] OPERPROF:   Finished npPlace at level 2, CPU:0.746, REAL:0.752, MEM:1342.2M
[12/04 16:34:24    393s] OPERPROF: Finished npMain at level 1, CPU:0.759, REAL:0.774, MEM:1342.2M
[12/04 16:34:24    393s] Iteration  7: Total net bbox = 1.201e+05 (5.93e+04 6.07e+04)
[12/04 16:34:24    393s]               Est.  stn bbox = 1.380e+05 (6.79e+04 7.01e+04)
[12/04 16:34:24    393s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1342.2M
[12/04 16:34:24    394s] 
[12/04 16:34:24    394s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:34:24    394s] TLC MultiMap info (StdDelay):
[12/04 16:34:24    394s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:34:24    394s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:34:24    394s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:34:24    394s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:34:24    394s]  Setting StdDelay to: 40.9ps
[12/04 16:34:24    394s] 
[12/04 16:34:24    394s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:34:24    394s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:24    394s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:24    394s] Iteration  8: Total net bbox = 1.201e+05 (5.93e+04 6.07e+04)
[12/04 16:34:24    394s]               Est.  stn bbox = 1.380e+05 (6.79e+04 7.01e+04)
[12/04 16:34:24    394s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1342.2M
[12/04 16:34:24    394s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:24    394s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:24    394s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1342.2M
[12/04 16:34:24    394s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:24    394s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:25    395s] OPERPROF:   Finished npPlace at level 2, CPU:0.772, REAL:0.770, MEM:1342.2M
[12/04 16:34:25    395s] OPERPROF: Finished npMain at level 1, CPU:0.785, REAL:0.782, MEM:1342.2M
[12/04 16:34:25    395s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:25    395s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:25    395s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1342.2M
[12/04 16:34:25    395s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1342.2M
[12/04 16:34:25    395s] Starting Early Global Route rough congestion estimation: mem = 1342.2M
[12/04 16:34:25    395s] (I)       Started Import and model ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Started Create place DB ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Started Import place data ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Started Read instances and placement ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Started Read nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       Started Create route DB ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       == Non-default Options ==
[12/04 16:34:25    395s] (I)       Print mode                                         : 2
[12/04 16:34:25    395s] (I)       Stop if highly congested                           : false
[12/04 16:34:25    395s] (I)       Maximum routing layer                              : 6
[12/04 16:34:25    395s] (I)       Assign partition pins                              : false
[12/04 16:34:25    395s] (I)       Support large GCell                                : true
[12/04 16:34:25    395s] (I)       Number of threads                                  : 1
[12/04 16:34:25    395s] (I)       Number of rows per GCell                           : 10
[12/04 16:34:25    395s] (I)       Max num rows per GCell                             : 32
[12/04 16:34:25    395s] (I)       Method to set GCell size                           : row
[12/04 16:34:25    395s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:34:25    395s] (I)       Started Import route data (1T) ( Curr Mem: 1342.18 MB )
[12/04 16:34:25    395s] (I)       ============== Pin Summary ==============
[12/04 16:34:25    395s] (I)       +-------+--------+---------+------------+
[12/04 16:34:25    395s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:34:25    395s] (I)       +-------+--------+---------+------------+
[12/04 16:34:25    395s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:34:25    395s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:34:25    395s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:34:25    395s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:34:25    395s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:34:25    395s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:34:25    395s] (I)       +-------+--------+---------+------------+
[12/04 16:34:25    395s] (I)       Use row-based GCell size
[12/04 16:34:25    395s] (I)       Use row-based GCell align
[12/04 16:34:25    395s] (I)       GCell unit size   : 7840
[12/04 16:34:25    395s] (I)       GCell multiplier  : 10
[12/04 16:34:25    395s] (I)       GCell row height  : 7840
[12/04 16:34:25    395s] (I)       Actual row height : 7840
[12/04 16:34:25    395s] (I)       GCell align ref   : 507360 507360
[12/04 16:34:25    395s] [NR-eGR] Track table information for default rule: 
[12/04 16:34:25    395s] [NR-eGR] METAL1 has no routable track
[12/04 16:34:25    395s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:34:25    395s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:34:25    395s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:34:25    395s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:34:25    395s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:34:25    395s] (I)       ============== Default via ===============
[12/04 16:34:25    395s] (I)       +---+------------------+-----------------+
[12/04 16:34:25    395s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:34:25    395s] (I)       +---+------------------+-----------------+
[12/04 16:34:25    395s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:34:25    395s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:34:25    395s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:34:26    395s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:34:26    395s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:34:26    395s] (I)       +---+------------------+-----------------+
[12/04 16:34:26    395s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read routing blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read instance blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read PG blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] [NR-eGR] Read 3164 PG shapes
[12/04 16:34:26    395s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read boundary cut boxes ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:34:26    395s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:34:26    395s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:34:26    395s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:34:26    395s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:34:26    395s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read blackboxes ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:34:26    395s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read prerouted ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:34:26    395s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read unlegalized nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:34:26    395s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Set up via pillars ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       early_global_route_priority property id does not exist.
[12/04 16:34:26    395s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Model blockages into capacity
[12/04 16:34:26    395s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:34:26    395s] (I)       Started Initialize 3D capacity ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:34:26    395s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:34:26    395s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:34:26    395s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:34:26    395s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:34:26    395s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       -- layer congestion ratio --
[12/04 16:34:26    395s] (I)       Layer 1 : 0.100000
[12/04 16:34:26    395s] (I)       Layer 2 : 0.700000
[12/04 16:34:26    395s] (I)       Layer 3 : 0.700000
[12/04 16:34:26    395s] (I)       Layer 4 : 0.700000
[12/04 16:34:26    395s] (I)       Layer 5 : 0.700000
[12/04 16:34:26    395s] (I)       Layer 6 : 0.700000
[12/04 16:34:26    395s] (I)       ----------------------------
[12/04 16:34:26    395s] (I)       Number of ignored nets                =      0
[12/04 16:34:26    395s] (I)       Number of connected nets              =      0
[12/04 16:34:26    395s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:34:26    395s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:34:26    395s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:34:26    395s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.62 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.67 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Read aux data ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Others data preparation ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Create route kernel ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Ndr track 0 does not exist
[12/04 16:34:26    395s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:34:26    395s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:34:26    395s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:34:26    395s] (I)       Site width          :  1120  (dbu)
[12/04 16:34:26    395s] (I)       Row height          :  7840  (dbu)
[12/04 16:34:26    395s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:34:26    395s] (I)       GCell width         : 78400  (dbu)
[12/04 16:34:26    395s] (I)       GCell height        : 78400  (dbu)
[12/04 16:34:26    395s] (I)       Grid                :    44    44     6
[12/04 16:34:26    395s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:34:26    395s] (I)       Vertical capacity   :     0 78400     0 78400     0 78400
[12/04 16:34:26    395s] (I)       Horizontal capacity :     0     0 78400     0 78400     0
[12/04 16:34:26    395s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:34:26    395s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:34:26    395s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:34:26    395s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:34:26    395s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:34:26    395s] (I)       Num tracks per GCell: 85.22 70.00 70.00 70.00 70.00 35.00
[12/04 16:34:26    395s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:34:26    395s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:34:26    395s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:34:26    395s] (I)       --------------------------------------------------------
[12/04 16:34:26    395s] 
[12/04 16:34:26    395s] [NR-eGR] ============ Routing rule table ============
[12/04 16:34:26    395s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:34:26    395s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:34:26    395s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:34:26    395s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:26    395s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:26    395s] [NR-eGR] ========================================
[12/04 16:34:26    395s] [NR-eGR] 
[12/04 16:34:26    395s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:34:26    395s] (I)       blocked tracks on layer2 : = 67434 / 135652 (49.71%)
[12/04 16:34:26    395s] (I)       blocked tracks on layer3 : = 62777 / 135652 (46.28%)
[12/04 16:34:26    395s] (I)       blocked tracks on layer4 : = 66732 / 135652 (49.19%)
[12/04 16:34:26    395s] (I)       blocked tracks on layer5 : = 66015 / 135652 (48.66%)
[12/04 16:34:26    395s] (I)       blocked tracks on layer6 : = 32245 / 67804 (47.56%)
[12/04 16:34:26    395s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.23 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.94 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Reset routing kernel
[12/04 16:34:26    395s] (I)       Started Initialization ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       numLocalWires=13820  numGlobalNetBranches=3031  numLocalNetBranches=3888
[12/04 16:34:26    395s] (I)       totalPins=13495  totalGlobalPin=3652 (27.06%)
[12/04 16:34:26    395s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Generate topology ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       total 2D Cap : 331259 = (151515 H, 179744 V)
[12/04 16:34:26    395s] (I)       
[12/04 16:34:26    395s] (I)       ============  Phase 1a Route ============
[12/04 16:34:26    395s] (I)       Started Phase 1a ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Pattern routing (1T) ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:34:26    395s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Usage: 3422 = (1761 H, 1661 V) = (1.16% H, 0.92% V) = (6.903e+04um H, 6.511e+04um V)
[12/04 16:34:26    395s] (I)       Started Add via demand to 2D ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       
[12/04 16:34:26    395s] (I)       ============  Phase 1b Route ============
[12/04 16:34:26    395s] (I)       Started Phase 1b ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Usage: 3422 = (1761 H, 1661 V) = (1.16% H, 0.92% V) = (6.903e+04um H, 6.511e+04um V)
[12/04 16:34:26    395s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:34:26    395s] 
[12/04 16:34:26    395s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] (I)       Started Export 2D cong map ( Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:34:26    395s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:26    395s] Finished Early Global Route rough congestion estimation: mem = 1342.2M
[12/04 16:34:26    395s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:1.081, MEM:1342.2M
[12/04 16:34:26    395s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/04 16:34:26    395s] OPERPROF: Starting CDPad at level 1, MEM:1342.2M
[12/04 16:34:26    395s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=39.200
[12/04 16:34:26    395s] OPERPROF: Finished CDPad at level 1, CPU:0.022, REAL:0.024, MEM:1342.2M
[12/04 16:34:26    395s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:26    395s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:26    395s] OPERPROF:   Finished npPlace at level 2, CPU:0.075, REAL:0.076, MEM:1342.2M
[12/04 16:34:26    395s] OPERPROF: Finished npMain at level 1, CPU:0.089, REAL:0.092, MEM:1342.2M
[12/04 16:34:26    395s] Global placement CDP skipped at cutLevel 9.
[12/04 16:34:26    395s] Iteration  9: Total net bbox = 1.290e+05 (6.82e+04 6.07e+04)
[12/04 16:34:26    395s]               Est.  stn bbox = 1.529e+05 (8.16e+04 7.13e+04)
[12/04 16:34:26    395s]               cpu = 0:00:00.9 real = 0:00:02.0 mem = 1342.2M
[12/04 16:34:27    395s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:27    395s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:27    395s] Iteration 10: Total net bbox = 1.290e+05 (6.82e+04 6.07e+04)
[12/04 16:34:27    395s]               Est.  stn bbox = 1.529e+05 (8.16e+04 7.13e+04)
[12/04 16:34:27    395s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1342.2M
[12/04 16:34:27    395s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:27    395s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:27    395s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.003, MEM:1342.2M
[12/04 16:34:27    395s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:27    395s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:28    396s] OPERPROF:   Finished npPlace at level 2, CPU:0.759, REAL:0.757, MEM:1342.2M
[12/04 16:34:28    396s] OPERPROF: Finished npMain at level 1, CPU:0.772, REAL:0.773, MEM:1342.2M
[12/04 16:34:28    396s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:28    396s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:28    396s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.004, MEM:1342.2M
[12/04 16:34:28    396s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1342.2M
[12/04 16:34:28    396s] Starting Early Global Route rough congestion estimation: mem = 1342.2M
[12/04 16:34:28    396s] (I)       Started Import and model ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Create place DB ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Import place data ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read instances and placement ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Create route DB ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       == Non-default Options ==
[12/04 16:34:28    396s] (I)       Print mode                                         : 2
[12/04 16:34:28    396s] (I)       Stop if highly congested                           : false
[12/04 16:34:28    396s] (I)       Maximum routing layer                              : 6
[12/04 16:34:28    396s] (I)       Assign partition pins                              : false
[12/04 16:34:28    396s] (I)       Support large GCell                                : true
[12/04 16:34:28    396s] (I)       Number of threads                                  : 1
[12/04 16:34:28    396s] (I)       Number of rows per GCell                           : 5
[12/04 16:34:28    396s] (I)       Max num rows per GCell                             : 32
[12/04 16:34:28    396s] (I)       Method to set GCell size                           : row
[12/04 16:34:28    396s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:34:28    396s] (I)       Started Import route data (1T) ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       ============== Pin Summary ==============
[12/04 16:34:28    396s] (I)       +-------+--------+---------+------------+
[12/04 16:34:28    396s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:34:28    396s] (I)       +-------+--------+---------+------------+
[12/04 16:34:28    396s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:34:28    396s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:34:28    396s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:34:28    396s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:34:28    396s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:34:28    396s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:34:28    396s] (I)       +-------+--------+---------+------------+
[12/04 16:34:28    396s] (I)       Use row-based GCell size
[12/04 16:34:28    396s] (I)       Use row-based GCell align
[12/04 16:34:28    396s] (I)       GCell unit size   : 7840
[12/04 16:34:28    396s] (I)       GCell multiplier  : 5
[12/04 16:34:28    396s] (I)       GCell row height  : 7840
[12/04 16:34:28    396s] (I)       Actual row height : 7840
[12/04 16:34:28    396s] (I)       GCell align ref   : 507360 507360
[12/04 16:34:28    396s] [NR-eGR] Track table information for default rule: 
[12/04 16:34:28    396s] [NR-eGR] METAL1 has no routable track
[12/04 16:34:28    396s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:34:28    396s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:34:28    396s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:34:28    396s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:34:28    396s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:34:28    396s] (I)       ============== Default via ===============
[12/04 16:34:28    396s] (I)       +---+------------------+-----------------+
[12/04 16:34:28    396s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:34:28    396s] (I)       +---+------------------+-----------------+
[12/04 16:34:28    396s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:34:28    396s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:34:28    396s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:34:28    396s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:34:28    396s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:34:28    396s] (I)       +---+------------------+-----------------+
[12/04 16:34:28    396s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read routing blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read instance blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read PG blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] [NR-eGR] Read 3164 PG shapes
[12/04 16:34:28    396s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read boundary cut boxes ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:34:28    396s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:34:28    396s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:34:28    396s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:34:28    396s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:34:28    396s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read blackboxes ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:34:28    396s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read prerouted ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:34:28    396s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read unlegalized nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read nets ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:34:28    396s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Set up via pillars ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       early_global_route_priority property id does not exist.
[12/04 16:34:28    396s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Model blockages into capacity
[12/04 16:34:28    396s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:34:28    396s] (I)       Started Initialize 3D capacity ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:34:28    396s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:34:28    396s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:34:28    396s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:34:28    396s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:34:28    396s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       -- layer congestion ratio --
[12/04 16:34:28    396s] (I)       Layer 1 : 0.100000
[12/04 16:34:28    396s] (I)       Layer 2 : 0.700000
[12/04 16:34:28    396s] (I)       Layer 3 : 0.700000
[12/04 16:34:28    396s] (I)       Layer 4 : 0.700000
[12/04 16:34:28    396s] (I)       Layer 5 : 0.700000
[12/04 16:34:28    396s] (I)       Layer 6 : 0.700000
[12/04 16:34:28    396s] (I)       ----------------------------
[12/04 16:34:28    396s] (I)       Number of ignored nets                =      0
[12/04 16:34:28    396s] (I)       Number of connected nets              =      0
[12/04 16:34:28    396s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:34:28    396s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:34:28    396s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:34:28    396s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.64 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.68 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Read aux data ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Others data preparation ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Started Create route kernel ( Curr Mem: 1342.18 MB )
[12/04 16:34:28    396s] (I)       Ndr track 0 does not exist
[12/04 16:34:28    396s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:34:28    396s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:34:28    396s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:34:28    396s] (I)       Site width          :  1120  (dbu)
[12/04 16:34:28    396s] (I)       Row height          :  7840  (dbu)
[12/04 16:34:28    396s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:34:28    396s] (I)       GCell width         : 39200  (dbu)
[12/04 16:34:28    396s] (I)       GCell height        : 39200  (dbu)
[12/04 16:34:28    396s] (I)       Grid                :    88    88     6
[12/04 16:34:28    396s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:34:28    396s] (I)       Vertical capacity   :     0 39200     0 39200     0 39200
[12/04 16:34:28    396s] (I)       Horizontal capacity :     0     0 39200     0 39200     0
[12/04 16:34:28    396s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:34:28    396s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:34:28    396s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:34:28    396s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:34:28    396s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:34:28    396s] (I)       Num tracks per GCell: 42.61 35.00 35.00 35.00 35.00 17.50
[12/04 16:34:28    396s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:34:28    396s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:34:29    396s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:34:29    396s] (I)       --------------------------------------------------------
[12/04 16:34:29    396s] 
[12/04 16:34:29    396s] [NR-eGR] ============ Routing rule table ============
[12/04 16:34:29    396s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:34:29    396s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:34:29    396s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:34:29    396s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:29    396s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:29    396s] [NR-eGR] ========================================
[12/04 16:34:29    396s] [NR-eGR] 
[12/04 16:34:29    396s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:34:29    396s] (I)       blocked tracks on layer2 : = 132431 / 271304 (48.81%)
[12/04 16:34:29    396s] (I)       blocked tracks on layer3 : = 117516 / 271304 (43.32%)
[12/04 16:34:29    396s] (I)       blocked tracks on layer4 : = 131304 / 271304 (48.40%)
[12/04 16:34:29    396s] (I)       blocked tracks on layer5 : = 129947 / 271304 (47.90%)
[12/04 16:34:29    396s] (I)       blocked tracks on layer6 : = 63363 / 135608 (46.73%)
[12/04 16:34:29    396s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.23 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.95 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Reset routing kernel
[12/04 16:34:29    396s] (I)       Started Initialization ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       numLocalWires=10851  numGlobalNetBranches=2822  numLocalNetBranches=2612
[12/04 16:34:29    396s] (I)       totalPins=13495  totalGlobalPin=5840 (43.28%)
[12/04 16:34:29    396s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Started Generate topology ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       total 2D Cap : 665108 = (305558 H, 359550 V)
[12/04 16:34:29    396s] (I)       
[12/04 16:34:29    396s] (I)       ============  Phase 1a Route ============
[12/04 16:34:29    396s] (I)       Started Phase 1a ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Started Pattern routing (1T) ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:34:29    396s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Usage: 7364 = (3678 H, 3686 V) = (1.20% H, 1.03% V) = (7.209e+04um H, 7.225e+04um V)
[12/04 16:34:29    396s] (I)       Started Add via demand to 2D ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       
[12/04 16:34:29    396s] (I)       ============  Phase 1b Route ============
[12/04 16:34:29    396s] (I)       Started Phase 1b ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Usage: 7364 = (3678 H, 3686 V) = (1.20% H, 1.03% V) = (7.209e+04um H, 7.225e+04um V)
[12/04 16:34:29    396s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:34:29    396s] 
[12/04 16:34:29    396s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] (I)       Started Export 2D cong map ( Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:34:29    396s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1342.18 MB )
[12/04 16:34:29    396s] Finished Early Global Route rough congestion estimation: mem = 1342.2M
[12/04 16:34:29    396s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.033, REAL:1.088, MEM:1342.2M
[12/04 16:34:29    396s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/04 16:34:29    396s] OPERPROF: Starting CDPad at level 1, MEM:1342.2M
[12/04 16:34:29    396s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=19.600
[12/04 16:34:29    396s] OPERPROF: Finished CDPad at level 1, CPU:0.028, REAL:0.030, MEM:1342.2M
[12/04 16:34:29    396s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:29    396s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:29    396s] OPERPROF:   Finished npPlace at level 2, CPU:0.076, REAL:0.077, MEM:1342.2M
[12/04 16:34:29    396s] OPERPROF: Finished npMain at level 1, CPU:0.090, REAL:0.093, MEM:1342.2M
[12/04 16:34:29    396s] Global placement CDP skipped at cutLevel 11.
[12/04 16:34:29    396s] Iteration 11: Total net bbox = 1.330e+05 (6.74e+04 6.55e+04)
[12/04 16:34:29    396s]               Est.  stn bbox = 1.592e+05 (8.14e+04 7.78e+04)
[12/04 16:34:29    396s]               cpu = 0:00:00.9 real = 0:00:02.0 mem = 1342.2M
[12/04 16:34:29    397s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:29    397s] nrCritNet: 0.00% ( 0 / 4491 ) cutoffSlk: 214748364.7ps stdDelay: 40.9ps
[12/04 16:34:29    397s] Iteration 12: Total net bbox = 1.330e+05 (6.74e+04 6.55e+04)
[12/04 16:34:29    397s]               Est.  stn bbox = 1.592e+05 (8.14e+04 7.78e+04)
[12/04 16:34:29    397s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1342.2M
[12/04 16:34:29    397s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1342.2M
[12/04 16:34:29    397s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:29    397s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.004, MEM:1342.2M
[12/04 16:34:29    397s] OPERPROF: Starting npMain at level 1, MEM:1342.2M
[12/04 16:34:29    397s] OPERPROF:   Starting npPlace at level 2, MEM:1342.2M
[12/04 16:34:30    398s] OPERPROF:   Finished npPlace at level 2, CPU:0.919, REAL:0.918, MEM:1344.8M
[12/04 16:34:30    398s] OPERPROF: Finished npMain at level 1, CPU:0.932, REAL:0.935, MEM:1344.8M
[12/04 16:34:30    398s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1344.8M
[12/04 16:34:30    398s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:30    398s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.004, MEM:1344.8M
[12/04 16:34:30    398s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1344.8M
[12/04 16:34:30    398s] Starting Early Global Route rough congestion estimation: mem = 1344.8M
[12/04 16:34:30    398s] (I)       Started Import and model ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Started Create place DB ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Started Import place data ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Started Read instances and placement ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Started Read nets ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       Started Create route DB ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       == Non-default Options ==
[12/04 16:34:30    398s] (I)       Print mode                                         : 2
[12/04 16:34:30    398s] (I)       Stop if highly congested                           : false
[12/04 16:34:30    398s] (I)       Maximum routing layer                              : 6
[12/04 16:34:30    398s] (I)       Assign partition pins                              : false
[12/04 16:34:30    398s] (I)       Support large GCell                                : true
[12/04 16:34:30    398s] (I)       Number of threads                                  : 1
[12/04 16:34:30    398s] (I)       Number of rows per GCell                           : 3
[12/04 16:34:30    398s] (I)       Max num rows per GCell                             : 32
[12/04 16:34:30    398s] (I)       Method to set GCell size                           : row
[12/04 16:34:30    398s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:34:30    398s] (I)       Started Import route data (1T) ( Curr Mem: 1344.80 MB )
[12/04 16:34:30    398s] (I)       ============== Pin Summary ==============
[12/04 16:34:30    398s] (I)       +-------+--------+---------+------------+
[12/04 16:34:30    398s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:34:30    398s] (I)       +-------+--------+---------+------------+
[12/04 16:34:30    398s] (I)       |     1 |  13443 |   98.85 |        Pin |
[12/04 16:34:31    398s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:34:31    398s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:34:31    398s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:34:31    398s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:34:31    398s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:34:31    398s] (I)       +-------+--------+---------+------------+
[12/04 16:34:31    398s] (I)       Use row-based GCell size
[12/04 16:34:31    398s] (I)       Use row-based GCell align
[12/04 16:34:31    398s] (I)       GCell unit size   : 7840
[12/04 16:34:31    398s] (I)       GCell multiplier  : 3
[12/04 16:34:31    398s] (I)       GCell row height  : 7840
[12/04 16:34:31    398s] (I)       Actual row height : 7840
[12/04 16:34:31    398s] (I)       GCell align ref   : 507360 507360
[12/04 16:34:31    398s] [NR-eGR] Track table information for default rule: 
[12/04 16:34:31    398s] [NR-eGR] METAL1 has no routable track
[12/04 16:34:31    398s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:34:31    398s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:34:31    398s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:34:31    398s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:34:31    398s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:34:31    398s] (I)       ============== Default via ===============
[12/04 16:34:31    398s] (I)       +---+------------------+-----------------+
[12/04 16:34:31    398s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:34:31    398s] (I)       +---+------------------+-----------------+
[12/04 16:34:31    398s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:34:31    398s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:34:31    398s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:34:31    398s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:34:31    398s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:34:31    398s] (I)       +---+------------------+-----------------+
[12/04 16:34:31    398s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read routing blockages ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read instance blockages ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read PG blockages ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] [NR-eGR] Read 3164 PG shapes
[12/04 16:34:31    398s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read boundary cut boxes ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:34:31    398s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:34:31    398s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:34:31    398s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:34:31    398s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:34:31    398s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read blackboxes ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:34:31    398s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read prerouted ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:34:31    398s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read unlegalized nets ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read nets ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:34:31    398s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Set up via pillars ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       early_global_route_priority property id does not exist.
[12/04 16:34:31    398s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Model blockages into capacity
[12/04 16:34:31    398s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:34:31    398s] (I)       Started Initialize 3D capacity ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:34:31    398s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:34:31    398s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:34:31    398s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:34:31    398s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:34:31    398s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       -- layer congestion ratio --
[12/04 16:34:31    398s] (I)       Layer 1 : 0.100000
[12/04 16:34:31    398s] (I)       Layer 2 : 0.700000
[12/04 16:34:31    398s] (I)       Layer 3 : 0.700000
[12/04 16:34:31    398s] (I)       Layer 4 : 0.700000
[12/04 16:34:31    398s] (I)       Layer 5 : 0.700000
[12/04 16:34:31    398s] (I)       Layer 6 : 0.700000
[12/04 16:34:31    398s] (I)       ----------------------------
[12/04 16:34:31    398s] (I)       Number of ignored nets                =      0
[12/04 16:34:31    398s] (I)       Number of connected nets              =      0
[12/04 16:34:31    398s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:34:31    398s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:34:31    398s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:34:31    398s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.56 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.59 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Read aux data ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Others data preparation ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Create route kernel ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Ndr track 0 does not exist
[12/04 16:34:31    398s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:34:31    398s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:34:31    398s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:34:31    398s] (I)       Site width          :  1120  (dbu)
[12/04 16:34:31    398s] (I)       Row height          :  7840  (dbu)
[12/04 16:34:31    398s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:34:31    398s] (I)       GCell width         : 23520  (dbu)
[12/04 16:34:31    398s] (I)       GCell height        : 23520  (dbu)
[12/04 16:34:31    398s] (I)       Grid                :   147   147     6
[12/04 16:34:31    398s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:34:31    398s] (I)       Vertical capacity   :     0 23520     0 23520     0 23520
[12/04 16:34:31    398s] (I)       Horizontal capacity :     0     0 23520     0 23520     0
[12/04 16:34:31    398s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:34:31    398s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:34:31    398s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:34:31    398s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:34:31    398s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:34:31    398s] (I)       Num tracks per GCell: 25.57 21.00 21.00 21.00 21.00 10.50
[12/04 16:34:31    398s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:34:31    398s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:34:31    398s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:34:31    398s] (I)       --------------------------------------------------------
[12/04 16:34:31    398s] 
[12/04 16:34:31    398s] [NR-eGR] ============ Routing rule table ============
[12/04 16:34:31    398s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:34:31    398s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:34:31    398s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:34:31    398s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:31    398s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:31    398s] [NR-eGR] ========================================
[12/04 16:34:31    398s] [NR-eGR] 
[12/04 16:34:31    398s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:34:31    398s] (I)       blocked tracks on layer2 : = 220380 / 453201 (48.63%)
[12/04 16:34:31    398s] (I)       blocked tracks on layer3 : = 189562 / 453201 (41.83%)
[12/04 16:34:31    398s] (I)       blocked tracks on layer4 : = 217686 / 453201 (48.03%)
[12/04 16:34:31    398s] (I)       blocked tracks on layer5 : = 215479 / 453201 (47.55%)
[12/04 16:34:31    398s] (I)       blocked tracks on layer6 : = 105021 / 226527 (46.36%)
[12/04 16:34:31    398s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.25 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.91 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Reset routing kernel
[12/04 16:34:31    398s] (I)       Started Initialization ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       numLocalWires=7568  numGlobalNetBranches=1940  numLocalNetBranches=1852
[12/04 16:34:31    398s] (I)       totalPins=13495  totalGlobalPin=7972 (59.07%)
[12/04 16:34:31    398s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Generate topology ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       total 2D Cap : 1112153 = (512908 H, 599245 V)
[12/04 16:34:31    398s] (I)       
[12/04 16:34:31    398s] (I)       ============  Phase 1a Route ============
[12/04 16:34:31    398s] (I)       Started Phase 1a ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Pattern routing (1T) ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/04 16:34:31    398s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Usage: 12871 = (6449 H, 6422 V) = (1.26% H, 1.07% V) = (7.584e+04um H, 7.552e+04um V)
[12/04 16:34:31    398s] (I)       Started Add via demand to 2D ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       
[12/04 16:34:31    398s] (I)       ============  Phase 1b Route ============
[12/04 16:34:31    398s] (I)       Started Phase 1b ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Usage: 12871 = (6449 H, 6422 V) = (1.26% H, 1.07% V) = (7.584e+04um H, 7.552e+04um V)
[12/04 16:34:31    398s] (I)       eGR overflow: 0.00% H + 0.00% V
[12/04 16:34:31    398s] 
[12/04 16:34:31    398s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] (I)       Started Export 2D cong map ( Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:34:31    398s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1344.80 MB )
[12/04 16:34:31    398s] Finished Early Global Route rough congestion estimation: mem = 1344.8M
[12/04 16:34:31    398s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:1.066, MEM:1344.8M
[12/04 16:34:31    398s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/04 16:34:31    398s] OPERPROF: Starting CDPad at level 1, MEM:1344.8M
[12/04 16:34:31    398s] CDPadU 0.056 -> 0.056. R=0.046, N=4426, GS=11.760
[12/04 16:34:31    398s] OPERPROF: Finished CDPad at level 1, CPU:0.041, REAL:0.042, MEM:1344.8M
[12/04 16:34:31    398s] OPERPROF: Starting npMain at level 1, MEM:1344.8M
[12/04 16:34:31    398s] OPERPROF:   Starting npPlace at level 2, MEM:1344.8M
[12/04 16:34:32    398s] OPERPROF:   Finished npPlace at level 2, CPU:0.080, REAL:0.080, MEM:1348.4M
[12/04 16:34:32    398s] OPERPROF: Finished npMain at level 1, CPU:0.094, REAL:0.095, MEM:1348.4M
[12/04 16:34:32    398s] Global placement CDP skipped at cutLevel 13.
[12/04 16:34:32    398s] Iteration 13: Total net bbox = 1.355e+05 (6.85e+04 6.70e+04)
[12/04 16:34:32    398s]               Est.  stn bbox = 1.625e+05 (8.28e+04 7.98e+04)
[12/04 16:34:32    398s]               cpu = 0:00:01.1 real = 0:00:03.0 mem = 1348.4M
[12/04 16:34:32    398s] Iteration 14: Total net bbox = 1.355e+05 (6.85e+04 6.70e+04)
[12/04 16:34:32    398s]               Est.  stn bbox = 1.625e+05 (8.28e+04 7.98e+04)
[12/04 16:34:32    398s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1348.4M
[12/04 16:34:32    398s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1348.4M
[12/04 16:34:32    398s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:34:32    398s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.005, MEM:1348.4M
[12/04 16:34:32    398s] OPERPROF: Starting npMain at level 1, MEM:1348.4M
[12/04 16:34:32    398s] OPERPROF:   Starting npPlace at level 2, MEM:1348.4M
[12/04 16:34:35    401s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1358.5M
[12/04 16:34:35    401s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:   Finished npPlace at level 2, CPU:3.333, REAL:3.334, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF: Finished npMain at level 1, CPU:3.347, REAL:3.350, MEM:1370.5M
[12/04 16:34:35    401s] Iteration 15: Total net bbox = 1.451e+05 (7.31e+04 7.19e+04)
[12/04 16:34:35    401s]               Est.  stn bbox = 1.720e+05 (8.73e+04 8.47e+04)
[12/04 16:34:35    401s]               cpu = 0:00:03.4 real = 0:00:03.0 mem = 1370.5M
[12/04 16:34:35    401s] [adp] clock
[12/04 16:34:35    401s] [adp] weight, nr nets, wire length
[12/04 16:34:35    401s] [adp]      0        0  0.000000
[12/04 16:34:35    401s] [adp] data
[12/04 16:34:35    401s] [adp] weight, nr nets, wire length
[12/04 16:34:35    401s] [adp]      0     4491  145090.242000
[12/04 16:34:35    401s] [adp] 0.000000|0.000000|0.000000
[12/04 16:34:35    401s] Iteration 16: Total net bbox = 1.451e+05 (7.31e+04 7.19e+04)
[12/04 16:34:35    401s]               Est.  stn bbox = 1.720e+05 (8.73e+04 8.47e+04)
[12/04 16:34:35    401s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1370.5M
[12/04 16:34:35    401s] *** cost = 1.451e+05 (7.31e+04 7.19e+04) (cpu for global=0:00:09.4) real=0:00:14.0***
[12/04 16:34:35    401s] Info: 0 clock gating cells identified, 0 (on average) moved 0/8
[12/04 16:34:35    401s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.000, MEM:1370.5M
[12/04 16:34:35    401s] Solver runtime cpu: 0:00:06.4 real: 0:00:06.4
[12/04 16:34:35    401s] Core Placement runtime cpu: 0:00:07.5 real: 0:00:10.0
[12/04 16:34:35    401s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 16:34:35    401s] Type 'man IMPSP-9025' for more detail.
[12/04 16:34:35    401s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1370.5M
[12/04 16:34:35    401s] z: 2, totalTracks: 1
[12/04 16:34:35    401s] z: 4, totalTracks: 1
[12/04 16:34:35    401s] z: 6, totalTracks: 1
[12/04 16:34:35    401s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:34:35    401s] All LLGs are deleted
[12/04 16:34:35    401s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.003, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1370.5M
[12/04 16:34:35    401s] Core basic site is core7T
[12/04 16:34:35    401s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.003, MEM:1370.5M
[12/04 16:34:35    401s] Fast DP-INIT is on for default
[12/04 16:34:35    401s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:34:35    401s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.005, REAL:0.016, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:       Starting CMU at level 4, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1370.5M
[12/04 16:34:35    401s] 
[12/04 16:34:35    401s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:34:35    401s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.026, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.002, MEM:1370.5M
[12/04 16:34:35    401s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1370.5MB).
[12/04 16:34:35    401s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.015, REAL:0.054, MEM:1370.5M
[12/04 16:34:35    401s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.015, REAL:0.057, MEM:1370.5M
[12/04 16:34:35    401s] TDRefine: refinePlace mode is spiral
[12/04 16:34:35    401s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3912764.1
[12/04 16:34:35    401s] OPERPROF: Starting RefinePlace at level 1, MEM:1370.5M
[12/04 16:34:35    401s] *** Starting refinePlace (0:06:42 mem=1370.5M) ***
[12/04 16:34:35    401s] Total net bbox length = 1.451e+05 (7.315e+04 7.194e+04) (ext = 2.042e+04)
[12/04 16:34:35    401s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:34:35    401s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1370.5M
[12/04 16:34:35    401s] Starting refinePlace ...
[12/04 16:34:35    401s] ** Cut row section cpu time 0:00:00.0.
[12/04 16:34:35    401s]    Spread Effort: high, standalone mode, useDDP on.
[12/04 16:34:35    401s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1370.5MB) @(0:06:42 - 0:06:42).
[12/04 16:34:35    401s] Move report: preRPlace moves 4426 insts, mean move: 1.17 um, max move: 3.59 um 
[12/04 16:34:35    401s] 	Max move on inst (cpu/datapath/regFile/RAM_reg[2][0]): (750.10, 804.69) --> (748.72, 802.48)
[12/04 16:34:35    401s] 	Length: 22 sites, height: 1 rows, site name: core7T, cell type: DFFQX1
[12/04 16:34:35    401s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 16:34:35    401s] Placement tweakage begins.
[12/04 16:34:35    401s] wire length = 1.681e+05
[12/04 16:34:35    402s] wire length = 1.627e+05
[12/04 16:34:35    402s] Placement tweakage ends.
[12/04 16:34:35    402s] Move report: tweak moves 887 insts, mean move: 6.38 um, max move: 24.08 um 
[12/04 16:34:35    402s] 	Max move on inst (cpu/datapath/regFile/U1866): (600.32, 916.16) --> (624.40, 916.16)
[12/04 16:34:35    402s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1378.5MB) @(0:06:42 - 0:06:42).
[12/04 16:34:35    402s] 
[12/04 16:34:35    402s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 16:34:35    402s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 16:34:35    402s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1378.5MB) @(0:06:42 - 0:06:42).
[12/04 16:34:35    402s] Move report: Detail placement moves 4426 insts, mean move: 2.29 um, max move: 24.11 um 
[12/04 16:34:35    402s] 	Max move on inst (cpu/datapath/regFile/U1866): (600.40, 916.06) --> (624.40, 916.16)
[12/04 16:34:35    402s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1378.5MB
[12/04 16:34:35    402s] Statistics of distance of Instance movement in refine placement:
[12/04 16:34:35    402s]   maximum (X+Y) =        24.11 um
[12/04 16:34:35    402s]   inst (cpu/datapath/regFile/U1866) with max move: (600.396, 916.055) -> (624.4, 916.16)
[12/04 16:34:35    402s]   mean    (X+Y) =         2.29 um
[12/04 16:34:35    402s] Summary Report:
[12/04 16:34:35    402s] Instances move: 4426 (out of 4426 movable)
[12/04 16:34:35    402s] Instances flipped: 0
[12/04 16:34:35    402s] Mean displacement: 2.29 um
[12/04 16:34:35    402s] Max displacement: 24.11 um (Instance: cpu/datapath/regFile/U1866) (600.396, 916.055) -> (624.4, 916.16)
[12/04 16:34:35    402s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[12/04 16:34:35    402s] Total instances moved : 4426
[12/04 16:34:35    402s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.359, REAL:0.384, MEM:1378.5M
[12/04 16:34:35    402s] Total net bbox length = 1.413e+05 (6.928e+04 7.201e+04) (ext = 2.049e+04)
[12/04 16:34:35    402s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1378.5MB
[12/04 16:34:35    402s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1378.5MB) @(0:06:42 - 0:06:42).
[12/04 16:34:35    402s] *** Finished refinePlace (0:06:42 mem=1378.5M) ***
[12/04 16:34:35    402s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3912764.1
[12/04 16:34:35    402s] OPERPROF: Finished RefinePlace at level 1, CPU:0.364, REAL:0.402, MEM:1378.5M
[12/04 16:34:35    402s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1378.5M
[12/04 16:34:35    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1378.5M
[12/04 16:34:35    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1378.5M
[12/04 16:34:35    402s] All LLGs are deleted
[12/04 16:34:35    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1378.5M
[12/04 16:34:35    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1378.5M
[12/04 16:34:35    402s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.004, MEM:1341.5M
[12/04 16:34:35    402s] *** End of Placement (cpu=0:00:10.1, real=0:00:14.0, mem=1341.5M) ***
[12/04 16:34:35    402s] z: 2, totalTracks: 1
[12/04 16:34:35    402s] z: 4, totalTracks: 1
[12/04 16:34:35    402s] z: 6, totalTracks: 1
[12/04 16:34:35    402s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:34:35    402s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1341.5M
[12/04 16:34:35    402s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1341.5M
[12/04 16:34:35    402s] Core basic site is core7T
[12/04 16:34:35    402s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1341.5M
[12/04 16:34:35    402s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.004, MEM:1341.5M
[12/04 16:34:35    402s] Fast DP-INIT is on for default
[12/04 16:34:35    402s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:34:35    402s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.018, MEM:1341.5M
[12/04 16:34:35    402s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.024, MEM:1341.5M
[12/04 16:34:35    402s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1341.5M
[12/04 16:34:35    402s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.004, MEM:1341.5M
[12/04 16:34:36    402s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
[12/04 16:34:36    402s] Density distribution unevenness ratio = 87.040%
[12/04 16:34:36    402s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.003, REAL:0.009, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.000, MEM:1341.5M
[12/04 16:34:36    402s] All LLGs are deleted
[12/04 16:34:36    402s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1341.5M
[12/04 16:34:36    402s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.013, MEM:1341.5M
[12/04 16:34:36    402s] *** Free Virtual Timing Model ...(mem=1341.5M)
[12/04 16:34:36    402s] Starting IO pin assignment...
[12/04 16:34:36    402s] **INFO: Enable pre-place timing setting for timing analysis
[12/04 16:34:36    402s] Set Using Default Delay Limit as 101.
[12/04 16:34:36    402s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/04 16:34:36    402s] Set Default Net Delay as 0 ps.
[12/04 16:34:36    402s] Set Default Net Load as 0 pF. 
[12/04 16:34:36    402s] **INFO: Analyzing IO path groups for slack adjustment
[12/04 16:34:36    402s] **INFO: Disable pre-place timing setting for timing analysis
[12/04 16:34:36    402s] Set Using Default Delay Limit as 1000.
[12/04 16:34:36    402s] Set Default Net Delay as 1000 ps.
[12/04 16:34:36    402s] Set Default Net Load as 0.5 pF. 
[12/04 16:34:36    402s] Info: Disable timing driven in postCTS congRepair.
[12/04 16:34:36    402s] 
[12/04 16:34:36    402s] Starting congRepair ...
[12/04 16:34:36    402s] User Input Parameters:
[12/04 16:34:36    402s] - Congestion Driven    : On
[12/04 16:34:36    402s] - Timing Driven        : Off
[12/04 16:34:36    402s] - Area-Violation Based : On
[12/04 16:34:36    402s] - Start Rollback Level : -5
[12/04 16:34:36    402s] - Legalized            : On
[12/04 16:34:36    402s] - Window Based         : Off
[12/04 16:34:36    402s] - eDen incr mode       : Off
[12/04 16:34:36    402s] - Small incr mode      : Off
[12/04 16:34:36    402s] 
[12/04 16:34:36    402s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1332.0M
[12/04 16:34:36    402s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.008, MEM:1332.0M
[12/04 16:34:36    402s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1332.0M
[12/04 16:34:36    402s] Starting Early Global Route congestion estimation: mem = 1332.0M
[12/04 16:34:36    402s] (I)       Started Import and model ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Create place DB ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Import place data ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read instances and placement ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read nets ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Create route DB ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       == Non-default Options ==
[12/04 16:34:36    402s] (I)       Maximum routing layer                              : 6
[12/04 16:34:36    402s] (I)       Number of threads                                  : 1
[12/04 16:34:36    402s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 16:34:36    402s] (I)       Method to set GCell size                           : row
[12/04 16:34:36    402s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:34:36    402s] (I)       Started Import route data (1T) ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       ============== Pin Summary ==============
[12/04 16:34:36    402s] (I)       +-------+--------+---------+------------+
[12/04 16:34:36    402s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:34:36    402s] (I)       +-------+--------+---------+------------+
[12/04 16:34:36    402s] (I)       |     1 |  13448 |   98.85 |        Pin |
[12/04 16:34:36    402s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:34:36    402s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:34:36    402s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:34:36    402s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:34:36    402s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:34:36    402s] (I)       +-------+--------+---------+------------+
[12/04 16:34:36    402s] (I)       Use row-based GCell size
[12/04 16:34:36    402s] (I)       Use row-based GCell align
[12/04 16:34:36    402s] (I)       GCell unit size   : 7840
[12/04 16:34:36    402s] (I)       GCell multiplier  : 1
[12/04 16:34:36    402s] (I)       GCell row height  : 7840
[12/04 16:34:36    402s] (I)       Actual row height : 7840
[12/04 16:34:36    402s] (I)       GCell align ref   : 507360 507360
[12/04 16:34:36    402s] [NR-eGR] Track table information for default rule: 
[12/04 16:34:36    402s] [NR-eGR] METAL1 has no routable track
[12/04 16:34:36    402s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:34:36    402s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:34:36    402s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:34:36    402s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:34:36    402s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:34:36    402s] (I)       ============== Default via ===============
[12/04 16:34:36    402s] (I)       +---+------------------+-----------------+
[12/04 16:34:36    402s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:34:36    402s] (I)       +---+------------------+-----------------+
[12/04 16:34:36    402s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:34:36    402s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:34:36    402s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:34:36    402s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:34:36    402s] (I)       | 5 |   14  VIA5       |   15  VIA5EAST  |
[12/04 16:34:36    402s] (I)       +---+------------------+-----------------+
[12/04 16:34:36    402s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read routing blockages ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read instance blockages ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read PG blockages ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] [NR-eGR] Read 3164 PG shapes
[12/04 16:34:36    402s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read boundary cut boxes ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:34:36    402s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:34:36    402s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:34:36    402s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:34:36    402s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:34:36    402s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read blackboxes ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:34:36    402s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read prerouted ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:34:36    402s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read unlegalized nets ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read nets ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:34:36    402s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Set up via pillars ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       early_global_route_priority property id does not exist.
[12/04 16:34:36    402s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Model blockages into capacity
[12/04 16:34:36    402s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:34:36    402s] (I)       Started Initialize 3D capacity ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:34:36    402s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:34:36    402s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:34:36    402s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:34:36    402s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:34:36    402s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       -- layer congestion ratio --
[12/04 16:34:36    402s] (I)       Layer 1 : 0.100000
[12/04 16:34:36    402s] (I)       Layer 2 : 0.700000
[12/04 16:34:36    402s] (I)       Layer 3 : 0.700000
[12/04 16:34:36    402s] (I)       Layer 4 : 0.700000
[12/04 16:34:36    402s] (I)       Layer 5 : 0.700000
[12/04 16:34:36    402s] (I)       Layer 6 : 0.700000
[12/04 16:34:36    402s] (I)       ----------------------------
[12/04 16:34:36    402s] (I)       Number of ignored nets                =      0
[12/04 16:34:36    402s] (I)       Number of connected nets              =      0
[12/04 16:34:36    402s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:34:36    402s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:34:36    402s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:34:36    402s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.54 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.58 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Read aux data ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Others data preparation ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Started Create route kernel ( Curr Mem: 1331.95 MB )
[12/04 16:34:36    402s] (I)       Ndr track 0 does not exist
[12/04 16:34:36    402s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:34:36    402s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:34:36    402s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:34:36    402s] (I)       Site width          :  1120  (dbu)
[12/04 16:34:36    402s] (I)       Row height          :  7840  (dbu)
[12/04 16:34:36    402s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:34:36    402s] (I)       GCell width         :  7840  (dbu)
[12/04 16:34:36    402s] (I)       GCell height        :  7840  (dbu)
[12/04 16:34:36    402s] (I)       Grid                :   440   440     6
[12/04 16:34:36    402s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:34:36    402s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:34:36    402s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:34:36    402s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:34:36    402s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:34:36    402s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:34:36    402s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:34:36    402s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:34:36    402s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:34:36    402s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:34:36    402s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:34:36    402s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:34:36    402s] (I)       --------------------------------------------------------
[12/04 16:34:36    402s] 
[12/04 16:34:36    402s] [NR-eGR] ============ Routing rule table ============
[12/04 16:34:36    402s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:34:36    402s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:34:36    402s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:34:36    402s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:36    402s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:34:36    402s] [NR-eGR] ========================================
[12/04 16:34:36    402s] [NR-eGR] 
[12/04 16:34:36    402s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:34:36    402s] (I)       blocked tracks on layer2 : = 654409 / 1356520 (48.24%)
[12/04 16:34:36    402s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:34:36    402s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:34:36    402s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:34:36    402s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:34:36    402s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.13 sec, Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.76 sec, Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Reset routing kernel
[12/04 16:34:36    402s] (I)       Started Global Routing ( Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Started Initialization ( Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       totalPins=13495  totalGlobalPin=13280 (98.41%)
[12/04 16:34:36    402s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Started Net group 1 ( Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Started Generate topology ( Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.71 MB )
[12/04 16:34:36    402s] (I)       total 2D Cap : 3338964 = (1544548 H, 1794416 V)
[12/04 16:34:36    402s] [NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1a Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1a ( Curr Mem: 1342.67 MB )
[12/04 16:34:36    402s] (I)       Started Pattern routing (1T) ( Curr Mem: 1342.67 MB )
[12/04 16:34:36    402s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Usage: 40675 = (19730 H, 20945 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.210e+04um V)
[12/04 16:34:36    402s] (I)       Started Add via demand to 2D ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1b Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1b ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Usage: 40675 = (19730 H, 20945 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.210e+04um V)
[12/04 16:34:36    402s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.594460e+05um
[12/04 16:34:36    402s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/04 16:34:36    402s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:34:36    402s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1c Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1c ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Usage: 40675 = (19730 H, 20945 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.210e+04um V)
[12/04 16:34:36    402s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1d Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1d ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Usage: 40675 = (19730 H, 20945 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.210e+04um V)
[12/04 16:34:36    402s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1e Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1e ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Started Route legalization ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Usage: 40675 = (19730 H, 20945 V) = (1.28% H, 1.17% V) = (7.734e+04um H, 8.210e+04um V)
[12/04 16:34:36    402s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.594460e+05um
[12/04 16:34:36    402s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       
[12/04 16:34:36    402s] (I)       ============  Phase 1l Route ============
[12/04 16:34:36    402s] (I)       Started Phase 1l ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Started Layer assignment (1T) ( Curr Mem: 1345.42 MB )
[12/04 16:34:36    402s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.13 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Clean cong LA ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:34:37    402s] (I)       Layer  2:     713923     18759        45      615104      737016    (45.49%) 
[12/04 16:34:37    402s] (I)       Layer  3:     827961     17853        46      482783      869337    (35.71%) 
[12/04 16:34:37    402s] (I)       Layer  4:     714071      9540         0      612829      739291    (45.32%) 
[12/04 16:34:37    402s] (I)       Layer  5:     720314      3563         0      613081      739039    (45.34%) 
[12/04 16:34:37    402s] (I)       Layer  6:     369766       110         0      295799      380261    (43.75%) 
[12/04 16:34:37    402s] (I)       Total:       3346035     49825        91     2619596     3464944    (43.05%) 
[12/04 16:34:37    402s] (I)       
[12/04 16:34:37    402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:34:37    402s] [NR-eGR]                        OverCon            
[12/04 16:34:37    402s] [NR-eGR]                         #Gcell     %Gcell
[12/04 16:34:37    402s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 16:34:37    402s] [NR-eGR] ----------------------------------------------
[12/04 16:34:37    402s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 16:34:37    402s] [NR-eGR]  METAL2  (2)        44( 0.04%)   ( 0.04%) 
[12/04 16:34:37    402s] [NR-eGR]  METAL3  (3)        46( 0.04%)   ( 0.04%) 
[12/04 16:34:37    402s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 16:34:37    402s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[12/04 16:34:37    402s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 16:34:37    402s] [NR-eGR] ----------------------------------------------
[12/04 16:34:37    402s] [NR-eGR] Total               90( 0.02%)   ( 0.02%) 
[12/04 16:34:37    402s] [NR-eGR] 
[12/04 16:34:37    402s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.26 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Export 3D cong map ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       total 2D Cap : 3348034 = (1549228 H, 1798806 V)
[12/04 16:34:37    402s] (I)       Started Export 2D cong map ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:34:37    402s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:34:37    402s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] Early Global Route congestion estimation runtime: 1.07 seconds, mem = 1345.4M
[12/04 16:34:37    402s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.141, REAL:1.075, MEM:1345.4M
[12/04 16:34:37    402s] OPERPROF: Starting HotSpotCal at level 1, MEM:1345.4M
[12/04 16:34:37    402s] [hotspot] +------------+---------------+---------------+
[12/04 16:34:37    402s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:34:37    402s] [hotspot] +------------+---------------+---------------+
[12/04 16:34:37    402s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:34:37    402s] [hotspot] +------------+---------------+---------------+
[12/04 16:34:37    402s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:34:37    402s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:34:37    402s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.015, MEM:1345.4M
[12/04 16:34:37    402s] Skipped repairing congestion.
[12/04 16:34:37    402s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1345.4M
[12/04 16:34:37    402s] Starting Early Global Route wiring: mem = 1345.4M
[12/04 16:34:37    402s] (I)       ============= Track Assignment ============
[12/04 16:34:37    402s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Track Assignment (1T) ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 16:34:37    402s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Run Multi-thread track assignment
[12/04 16:34:37    402s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Export ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Started Export DB wires ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Started Export all nets ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Started Set wire vias ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:34:37    402s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[12/04 16:34:37    402s] [NR-eGR] METAL2  (2V) length: 5.028890e+04um, number of vias: 17379
[12/04 16:34:37    402s] [NR-eGR] METAL3  (3H) length: 6.527752e+04um, number of vias: 3286
[12/04 16:34:37    402s] [NR-eGR] METAL4  (4V) length: 3.658924e+04um, number of vias: 520
[12/04 16:34:37    402s] [NR-eGR] METAL5  (5H) length: 1.382752e+04um, number of vias: 20
[12/04 16:34:37    402s] [NR-eGR] METAL6  (6V) length: 4.404100e+02um, number of vias: 0
[12/04 16:34:37    402s] [NR-eGR] Total length: 1.664236e+05um, number of vias: 34648
[12/04 16:34:37    402s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:34:37    402s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/04 16:34:37    402s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:34:37    402s] (I)       Started Update net boxes ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Update timing ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Started Postprocess design ( Curr Mem: 1345.42 MB )
[12/04 16:34:37    402s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1335.42 MB )
[12/04 16:34:37    402s] Early Global Route wiring runtime: 0.13 seconds, mem = 1335.4M
[12/04 16:34:37    402s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.072, REAL:0.127, MEM:1335.4M
[12/04 16:34:37    402s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:34:37    402s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[12/04 16:34:37    402s] *** Finishing placeDesign default flow ***
[12/04 16:34:37    402s] **placeDesign ... cpu = 0: 0:11, real = 0: 0:17, mem = 1332.4M **
[12/04 16:34:37    402s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:34:37    402s] 
[12/04 16:34:37    402s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:34:37    402s] Severity  ID               Count  Summary                                  
[12/04 16:34:37    402s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 16:34:37    402s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 16:34:37    402s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/04 16:34:37    402s] *** Message Summary: 4 warning(s), 0 error(s)
[12/04 16:34:37    402s] 
[12/04 16:34:43    402s] <CMD> setDrawView place
[12/04 16:34:52    403s] <CMD> zoomBox -1365.24450 40.45250 3061.86050 1654.63650
[12/04 16:34:52    403s] <CMD> zoomBox -1045.87000 148.20900 2717.16950 1520.26550
[12/04 16:34:52    403s] <CMD> zoomBox -774.40150 239.80200 2424.18200 1406.05000
[12/04 16:34:53    403s] <CMD> zoomBox -34.61150 487.89350 1635.07100 1096.68300
[12/04 16:34:54    403s] <CMD> zoomBox 89.75700 531.47150 1508.98850 1048.94300
[12/04 16:34:54    403s] <CMD> zoomBox 195.47050 568.51300 1401.81800 1008.36400
[12/04 16:34:55    403s] <CMD> zoomBox 361.70550 626.76050 1233.29200 944.55300
[12/04 16:34:55    403s] <CMD> zoomBox 426.62650 649.50850 1167.47600 919.63250
[12/04 16:34:56    403s] <CMD> zoomBox -34.61600 487.89200 1635.07350 1096.68400
[12/04 16:34:56    403s] <CMD> zoomBox -793.84050 221.86400 2404.75950 1388.11800
[12/04 16:34:57    403s] <CMD> zoomBox -1074.13900 123.64950 2688.92000 1495.71300
[12/04 16:34:59    404s] <CMD> zoomBox -1450.63950 22.38350 2976.48850 1636.57600
[12/04 16:34:59    404s] <CMD> zoomBox -1892.81850 -93.69800 3315.56800 1805.35200
[12/04 16:36:02    410s] <CMD> checkPlace tsmc_template/innovus/RPT/16bitcpu.checkPlace.rpt
[12/04 16:36:02    410s] OPERPROF: Starting checkPlace at level 1, MEM:1333.9M
[12/04 16:36:02    410s] z: 2, totalTracks: 1
[12/04 16:36:02    410s] z: 4, totalTracks: 1
[12/04 16:36:02    410s] z: 6, totalTracks: 1
[12/04 16:36:02    410s] #spOpts: hrOri=1 hrSnap=1 
[12/04 16:36:02    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1333.9M
[12/04 16:36:02    410s] Core basic site is core7T
[12/04 16:36:02    410s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1333.9M
[12/04 16:36:02    410s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 16:36:02    410s] SiteArray: use 2,867,200 bytes
[12/04 16:36:02    410s] SiteArray: current memory after site array memory allocation 1333.9M
[12/04 16:36:02    410s] SiteArray: FP blocked sites are writable
[12/04 16:36:02    410s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:36:02    410s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.007, REAL:0.011, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.013, MEM:1333.9M
[12/04 16:36:02    410s] Begin checking placement ... (start mem=1333.9M, init mem=1333.9M)
[12/04 16:36:02    410s] Begin checking exclusive groups violation ...
[12/04 16:36:02    410s] There are 0 groups to check, max #box is 0, total #box is 0
[12/04 16:36:02    410s] Finished checking exclusive groups violations. Found 0 Vio.
[12/04 16:36:02    410s] 
[12/04 16:36:02    410s] Running CheckPlace using 1 thread in normal mode...
[12/04 16:36:02    410s] 
[12/04 16:36:02    410s] ...checkPlace normal is done!
[12/04 16:36:02    410s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.003, MEM:1333.9M
[12/04 16:36:02    410s] *info: Placed = 4426          
[12/04 16:36:02    410s] *info: Unplaced = 0           
[12/04 16:36:02    410s] Placement Density:4.55%(67647/1486254)
[12/04 16:36:02    410s] Placement Density (including fixed std cells):4.55%(67647/1486254)
[12/04 16:36:02    410s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1333.9M
[12/04 16:36:02    410s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1333.9M
[12/04 16:36:02    410s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1333.9M)
[12/04 16:36:02    410s] OPERPROF: Finished checkPlace at level 1, CPU:0.046, REAL:0.082, MEM:1333.9M
[12/04 16:36:02    410s] <CMD> setDrawView place
[12/04 16:36:02    410s] <CMD> fit
[12/04 16:38:12    418s] <CMD> setDesignMode -process 180
[12/04 16:38:12    418s] ##  Process: 180           (User Set)               
[12/04 16:38:12    418s] ##     Node: (not set)                           
[12/04 16:38:12    418s] 
##  Check design process and node:  
##  Design tech node is not set.

[12/04 16:38:12    418s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[12/04 16:38:12    418s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[12/04 16:38:12    418s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[12/04 16:38:12    418s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[12/04 16:38:12    418s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[12/04 16:38:48    421s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/04 16:38:48    421s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 1 -prefix sixteenbitcpu_top_pads_preCTS -outDir RPT
[12/04 16:38:48    421s] AAE DB initialization (MEM=1314.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/04 16:38:48    421s] #optDebug: fT-S <1 1 0 0 0>
[12/04 16:38:48    421s] *** timeDesign #1 [begin] : totSession cpu/real = 0:07:01.1/1:48:29.8 (0.1), mem = 1314.8M
[12/04 16:38:48    421s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/04 16:38:48    421s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/04 16:38:48    421s] 
[12/04 16:38:48    421s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:38:48    421s] 
[12/04 16:38:48    421s] TimeStamp Deleting Cell Server End ...
[12/04 16:38:48    421s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1312.8M
[12/04 16:38:48    421s] All LLGs are deleted
[12/04 16:38:48    421s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1312.8M
[12/04 16:38:48    421s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1312.8M
[12/04 16:38:48    421s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.007, MEM:1312.8M
[12/04 16:38:48    421s] Start to check current routing status for nets...
[12/04 16:38:48    421s] All nets are already routed correctly.
[12/04 16:38:48    421s] End to check current routing status for nets (mem=1312.8M)
[12/04 16:38:48    421s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
[12/04 16:38:48    421s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 16:38:48    421s] RC Extraction called in multi-corner(2) mode.
[12/04 16:38:48    421s] RCMode: PreRoute
[12/04 16:38:48    421s]       RC Corner Indexes            0       1   
[12/04 16:38:48    421s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 16:38:48    421s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 16:38:48    421s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 16:38:48    421s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 16:38:48    421s] Shrink Factor                : 1.00000
[12/04 16:38:48    421s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 16:38:48    421s] Using capacitance table file ...
[12/04 16:38:48    421s] 
[12/04 16:38:48    421s] Trim Metal Layers:
[12/04 16:38:48    421s] LayerId::1 widthSet size::4
[12/04 16:38:48    421s] LayerId::2 widthSet size::4
[12/04 16:38:48    421s] LayerId::3 widthSet size::4
[12/04 16:38:48    421s] LayerId::4 widthSet size::4
[12/04 16:38:48    421s] LayerId::5 widthSet size::4
[12/04 16:38:48    421s] LayerId::6 widthSet size::3
[12/04 16:38:48    421s] Updating RC grid for preRoute extraction ...
[12/04 16:38:48    421s] eee: pegSigSF::1.070000
[12/04 16:38:48    421s] Initializing multi-corner capacitance tables ... 
[12/04 16:38:48    421s] Initializing multi-corner resistance tables ...
[12/04 16:38:48    421s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:38:48    421s] eee: l::2 avDens::0.038502 usedTrk::1282.880227 availTrk::33320.000000 sigTrk::1282.880227
[12/04 16:38:48    421s] eee: l::3 avDens::0.052284 usedTrk::1665.242860 availTrk::31850.000000 sigTrk::1665.242860
[12/04 16:38:48    421s] eee: l::4 avDens::0.060265 usedTrk::1187.186736 availTrk::19699.550706 sigTrk::1187.186736
[12/04 16:38:48    421s] eee: l::5 avDens::0.042964 usedTrk::479.636736 availTrk::11163.696190 sigTrk::479.636736
[12/04 16:38:48    421s] eee: l::6 avDens::0.021400 usedTrk::11.234949 availTrk::525.000000 sigTrk::11.234949
[12/04 16:38:48    421s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:38:48    421s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.275037 ; uaWl: 1.000000 ; uaWlH: 0.305589 ; aWlH: 0.000000 ; Pmax: 0.851900 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:38:48    421s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1312.805M)
[12/04 16:38:48    421s] Effort level <high> specified for reg2reg path_group
[12/04 16:38:48    421s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.000, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.016, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.020, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1323.8M
[12/04 16:38:48    421s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1323.8M
[12/04 16:38:48    421s] Starting delay calculation for Setup views
[12/04 16:38:48    421s] #################################################################################
[12/04 16:38:48    421s] # Design Stage: PreRoute
[12/04 16:38:48    421s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:38:48    421s] # Design Mode: 180nm
[12/04 16:38:48    421s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:38:48    421s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:38:48    421s] # Signoff Settings: SI Off 
[12/04 16:38:48    421s] #################################################################################
[12/04 16:38:48    421s] Calculate delays in BcWc mode...
[12/04 16:38:48    421s] Topological Sorting (REAL = 0:00:00.0, MEM = 1321.8M, InitMEM = 1321.8M)
[12/04 16:38:48    421s] Start delay calculation (fullDC) (1 T). (MEM=1321.84)
[12/04 16:38:48    421s] Start AAE Lib Loading. (MEM=1333.36)
[12/04 16:38:48    421s] End AAE Lib Loading. (MEM=1352.44 CPU=0:00:00.0 Real=0:00:00.0)
[12/04 16:38:48    421s] End AAE Lib Interpolated Model. (MEM=1352.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:38:48    421s] First Iteration Infinite Tw... 
[12/04 16:38:49    421s] Total number of fetched objects 4496
[12/04 16:38:49    421s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:38:49    421s] End delay calculation. (MEM=1428.75 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 16:38:49    421s] End delay calculation (fullDC). (MEM=1428.75 CPU=0:00:00.4 REAL=0:00:01.0)
[12/04 16:38:49    421s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1428.8M) ***
[12/04 16:38:49    421s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:02 mem=1420.8M)
[12/04 16:38:49    421s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:38:49    421s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:38:49    421s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:38:49    421s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:38:49    421s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:38:49    421s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:38:50    421s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:38:50    421s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:38:50    421s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.254   |      1 (1)       |
|   max_tran     |    55 (1483)     |   -3.729   |    55 (1483)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:38:50    421s] Density: 4.552%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir RPT
[12/04 16:38:50    421s] Total CPU time: 0.79 sec
[12/04 16:38:50    421s] Total Real time: 2.0 sec
[12/04 16:38:50    421s] Total Memory Usage: 1390.011719 Mbytes
[12/04 16:38:50    421s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.7 (0.3), totSession cpu/real = 0:07:01.9/1:48:32.5 (0.1), mem = 1390.0M
[12/04 16:38:50    421s] 
[12/04 16:38:50    421s] =============================================================================================
[12/04 16:38:50    421s]  Final TAT Report for timeDesign #1                                             20.15-s105_1
[12/04 16:38:50    421s] =============================================================================================
[12/04 16:38:50    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:38:50    421s] ---------------------------------------------------------------------------------------------
[12/04 16:38:50    421s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:38:50    421s] [ ExtractRC              ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 16:38:50    421s] [ TimingUpdate           ]      1   0:00:00.0  (   1.2 % )     0:00:01.2 /  0:00:00.5    0.4
[12/04 16:38:50    421s] [ FullDelayCalc          ]      1   0:00:01.2  (  42.5 % )     0:00:01.2 /  0:00:00.5    0.4
[12/04 16:38:50    421s] [ OptSummaryReport       ]      1   0:00:00.4  (  15.9 % )     0:00:02.4 /  0:00:00.6    0.2
[12/04 16:38:50    421s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:38:50    421s] [ DrvReport              ]      1   0:00:00.7  (  25.8 % )     0:00:00.7 /  0:00:00.1    0.1
[12/04 16:38:50    421s] [ GenerateReports        ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.0    0.2
[12/04 16:38:50    421s] [ MISC                   ]          0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.1    0.7
[12/04 16:38:50    421s] ---------------------------------------------------------------------------------------------
[12/04 16:38:50    421s]  timeDesign #1 TOTAL                0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:00.8    0.3
[12/04 16:38:50    421s] ---------------------------------------------------------------------------------------------
[12/04 16:38:50    421s] 
[12/04 16:38:50    421s] Info: pop threads available for lower-level modules during optimization.
[12/04 16:39:33    424s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/04 16:39:33    424s] <CMD> optDesign -preCTS
[12/04 16:39:33    424s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1342.7M, totSessionCpu=0:07:05 **
[12/04 16:39:33    424s] Executing: place_opt_design -opt
[12/04 16:39:33    424s] **INFO: User settings:
[12/04 16:39:33    424s] setDesignMode -process                              180
[12/04 16:39:33    424s] setExtractRCMode -coupling_c_th                     3
[12/04 16:39:33    424s] setExtractRCMode -engine                            preRoute
[12/04 16:39:33    424s] setExtractRCMode -relative_c_th                     0.03
[12/04 16:39:33    424s] setExtractRCMode -total_c_th                        5
[12/04 16:39:33    424s] setUsefulSkewMode -maxAllowedDelay                  1
[12/04 16:39:33    424s] setUsefulSkewMode -maxSkew                          false
[12/04 16:39:33    424s] setUsefulSkewMode -noBoundary                       false
[12/04 16:39:33    424s] setUsefulSkewMode -useCells                         {BUFX1 INVX1 INVX16 INVX2 INVX32 INVX4 INVX8}
[12/04 16:39:33    424s] setDelayCalMode -enable_high_fanout                 true
[12/04 16:39:33    424s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/04 16:39:33    424s] setDelayCalMode -engine                             aae
[12/04 16:39:33    424s] setDelayCalMode -ignoreNetLoad                      false
[12/04 16:39:33    424s] setDelayCalMode -socv_accuracy_mode                 low
[12/04 16:39:33    424s] setOptMode -fixCap                                  true
[12/04 16:39:33    424s] setOptMode -fixFanoutLoad                           false
[12/04 16:39:33    424s] setOptMode -fixTran                                 true
[12/04 16:39:33    424s] setPlaceMode -place_design_floorplan_mode           false
[12/04 16:39:33    424s] setPlaceMode -place_detail_check_route              false
[12/04 16:39:33    424s] setPlaceMode -place_detail_preserve_routing         true
[12/04 16:39:33    424s] setPlaceMode -place_detail_remove_affected_routing  false
[12/04 16:39:33    424s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/04 16:39:33    424s] setPlaceMode -place_global_clock_gate_aware         true
[12/04 16:39:33    424s] setPlaceMode -place_global_cong_effort              auto
[12/04 16:39:33    424s] setPlaceMode -place_global_ignore_scan              true
[12/04 16:39:33    424s] setPlaceMode -place_global_ignore_spare             false
[12/04 16:39:33    424s] setPlaceMode -place_global_module_aware_spare       false
[12/04 16:39:33    424s] setPlaceMode -place_global_place_io_pins            true
[12/04 16:39:33    424s] setPlaceMode -place_global_reorder_scan             true
[12/04 16:39:33    424s] setPlaceMode -powerDriven                           false
[12/04 16:39:33    424s] setPlaceMode -timingDriven                          true
[12/04 16:39:33    424s] setAnalysisMode -checkType                          setup
[12/04 16:39:33    424s] setAnalysisMode -clkSrcPath                         true
[12/04 16:39:33    424s] setAnalysisMode -clockPropagation                   forcedIdeal
[12/04 16:39:33    424s] setAnalysisMode -virtualIPO                         false
[12/04 16:39:33    424s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/04 16:39:33    424s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.2 (0.1), mem = 1392.9M
[12/04 16:39:33    424s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/04 16:39:33    424s] *** Starting GigaPlace ***
[12/04 16:39:33    424s] #optDebug: fT-E <X 2 3 1 0>
[12/04 16:39:33    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.9M
[12/04 16:39:33    424s] z: 2, totalTracks: 1
[12/04 16:39:33    424s] z: 4, totalTracks: 1
[12/04 16:39:33    424s] z: 6, totalTracks: 1
[12/04 16:39:33    424s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:33    424s] All LLGs are deleted
[12/04 16:39:33    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1390.2M
[12/04 16:39:33    424s] # Building sixteenbitcpu_top_pads llgBox search-tree.
[12/04 16:39:33    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1390.2M
[12/04 16:39:33    424s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1390.2M
[12/04 16:39:33    424s] Core basic site is core7T
[12/04 16:39:33    424s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1390.2M
[12/04 16:39:33    424s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.000, MEM:1390.2M
[12/04 16:39:33    424s] SiteArray: non-trimmed site array dimensions = 311 x 2177
[12/04 16:39:33    424s] SiteArray: use 2,867,200 bytes
[12/04 16:39:33    424s] SiteArray: current memory after site array memory allocation 1392.9M
[12/04 16:39:33    424s] SiteArray: FP blocked sites are writable
[12/04 16:39:33    424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:39:33    424s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.006, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Starting CMU at level 3, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1392.9M
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:33    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1392.9M
[12/04 16:39:33    424s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.9MB).
[12/04 16:39:33    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.018, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1392.9M
[12/04 16:39:33    424s] All LLGs are deleted
[12/04 16:39:33    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1392.9M
[12/04 16:39:33    424s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
[12/04 16:39:33    424s] VSMManager cleared!
[12/04 16:39:33    424s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] =============================================================================================
[12/04 16:39:33    424s]  Step TAT Report for GlobalPlace #1                                             20.15-s105_1
[12/04 16:39:33    424s] =============================================================================================
[12/04 16:39:33    424s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:33    424s] ---------------------------------------------------------------------------------------------
[12/04 16:39:33    424s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:33    424s] ---------------------------------------------------------------------------------------------
[12/04 16:39:33    424s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:33    424s] ---------------------------------------------------------------------------------------------
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1343.2M, totSessionCpu=0:07:05 **
[12/04 16:39:33    424s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/04 16:39:33    424s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:33    424s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:33    424s] *** InitOpt #1 [begin] : totSession cpu/real = 0:07:04.8/1:49:15.3 (0.1), mem = 1392.9M
[12/04 16:39:33    424s] GigaOpt running with 1 threads.
[12/04 16:39:33    424s] Info: 1 threads available for lower-level modules during optimization.
[12/04 16:39:33    424s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.9M
[12/04 16:39:33    424s] z: 2, totalTracks: 1
[12/04 16:39:33    424s] z: 4, totalTracks: 1
[12/04 16:39:33    424s] z: 6, totalTracks: 1
[12/04 16:39:33    424s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:33    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1392.9M
[12/04 16:39:33    424s] Core basic site is core7T
[12/04 16:39:33    424s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.004, MEM:1392.9M
[12/04 16:39:33    424s] Fast DP-INIT is on for default
[12/04 16:39:33    424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:39:33    424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.018, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Starting CMU at level 3, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1392.9M
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:33    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.027, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1392.9M
[12/04 16:39:33    424s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1392.9MB).
[12/04 16:39:33    424s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.054, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1392.9M
[12/04 16:39:33    424s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.008, MEM:1392.9M
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:39:33    424s] Summary for sequential cells identification: 
[12/04 16:39:33    424s]   Identified SBFF number: 4
[12/04 16:39:33    424s]   Identified MBFF number: 0
[12/04 16:39:33    424s]   Identified SB Latch number: 0
[12/04 16:39:33    424s]   Identified MB Latch number: 0
[12/04 16:39:33    424s]   Not identified SBFF number: 0
[12/04 16:39:33    424s]   Not identified MBFF number: 0
[12/04 16:39:33    424s]   Not identified SB Latch number: 0
[12/04 16:39:33    424s]   Not identified MB Latch number: 0
[12/04 16:39:33    424s]   Number of sequential cells which are not FFs: 0
[12/04 16:39:33    424s]  Visiting view : wc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:39:33    424s]  Visiting view : bc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:39:33    424s] TLC MultiMap info (StdDelay):
[12/04 16:39:33    424s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:39:33    424s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:39:33    424s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:39:33    424s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:39:33    424s]  Setting StdDelay to: 40.9ps
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] Creating Lib Analyzer ...
[12/04 16:39:33    424s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:33    424s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:33    424s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:33    424s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    424s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    424s] Creating Lib Analyzer, finished. 
[12/04 16:39:33    424s] #optDebug: fT-S <1 2 3 1 0>
[12/04 16:39:33    424s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.5M, totSessionCpu=0:07:05 **
[12/04 16:39:33    424s] *** optDesign -preCTS ***
[12/04 16:39:33    424s] DRC Margin: user margin 0.0; extra margin 0.2
[12/04 16:39:33    424s] Setup Target Slack: user slack 0; extra slack 0.0
[12/04 16:39:33    424s] Hold Target Slack: user slack 0
[12/04 16:39:33    424s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1414.9M
[12/04 16:39:33    424s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1414.9M
[12/04 16:39:33    424s] Multi-VT timing optimization disabled based on library information.
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:39:33    424s] Deleting Lib Analyzer.
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Deleting Cell Server End ...
[12/04 16:39:33    424s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:39:33    424s] Summary for sequential cells identification: 
[12/04 16:39:33    424s]   Identified SBFF number: 4
[12/04 16:39:33    424s]   Identified MBFF number: 0
[12/04 16:39:33    424s]   Identified SB Latch number: 0
[12/04 16:39:33    424s]   Identified MB Latch number: 0
[12/04 16:39:33    424s]   Not identified SBFF number: 0
[12/04 16:39:33    424s]   Not identified MBFF number: 0
[12/04 16:39:33    424s]   Not identified SB Latch number: 0
[12/04 16:39:33    424s]   Not identified MB Latch number: 0
[12/04 16:39:33    424s]   Number of sequential cells which are not FFs: 0
[12/04 16:39:33    424s]  Visiting view : wc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:39:33    424s]  Visiting view : bc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:39:33    424s] TLC MultiMap info (StdDelay):
[12/04 16:39:33    424s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:39:33    424s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:39:33    424s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:39:33    424s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:39:33    424s]  Setting StdDelay to: 40.9ps
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Deleting Cell Server End ...
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] Creating Lib Analyzer ...
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:39:33    424s] Summary for sequential cells identification: 
[12/04 16:39:33    424s]   Identified SBFF number: 4
[12/04 16:39:33    424s]   Identified MBFF number: 0
[12/04 16:39:33    424s]   Identified SB Latch number: 0
[12/04 16:39:33    424s]   Identified MB Latch number: 0
[12/04 16:39:33    424s]   Not identified SBFF number: 0
[12/04 16:39:33    424s]   Not identified MBFF number: 0
[12/04 16:39:33    424s]   Not identified SB Latch number: 0
[12/04 16:39:33    424s]   Not identified MB Latch number: 0
[12/04 16:39:33    424s]   Number of sequential cells which are not FFs: 0
[12/04 16:39:33    424s]  Visiting view : wc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:39:33    424s]  Visiting view : bc
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:39:33    424s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:39:33    424s] TLC MultiMap info (StdDelay):
[12/04 16:39:33    424s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:39:33    424s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:39:33    424s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:39:33    424s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:39:33    424s]  Setting StdDelay to: 40.9ps
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:39:33    424s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:33    424s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:33    424s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:33    424s] 
[12/04 16:39:33    424s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:33    425s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    425s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    425s] Creating Lib Analyzer, finished. 
[12/04 16:39:33    425s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1414.9M
[12/04 16:39:33    425s] All LLGs are deleted
[12/04 16:39:33    425s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1414.9M
[12/04 16:39:33    425s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1414.9M
[12/04 16:39:33    425s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.012, MEM:1414.9M
[12/04 16:39:33    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1414.9M
[12/04 16:39:33    425s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Import and model ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Create place DB ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Import place data ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Read instances and placement ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Number of ignored instance 0
[12/04 16:39:33    425s] (I)       Number of inbound cells 58
[12/04 16:39:33    425s] (I)       Number of opened ILM blockages 0
[12/04 16:39:33    425s] (I)       Number of instances temporarily fixed by detailed placement 0
[12/04 16:39:33    425s] (I)       numMoveCells=4426, numMacros=58  numPads=52  numMultiRowHeightInsts=0
[12/04 16:39:33    425s] (I)       cell height: 7840, count: 4426
[12/04 16:39:33    425s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Read nets ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Number of nets = 4491 ( 5 ignored )
[12/04 16:39:33    425s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Read rows... (mem=1414.9M)
[12/04 16:39:33    425s] (I)       rowRegion is not equal to core box, resetting core box
[12/04 16:39:33    425s] (I)       rowRegion : (507360, 507360) - (2945600, 2945600)
[12/04 16:39:33    425s] (I)       coreBox   : (507360, 507360) - (2946080, 2945600)
[12/04 16:39:33    425s] (I)       Done Read rows (cpu=0.000s, mem=1414.9M)
[12/04 16:39:33    425s] (I)       Identified Clock instances: Flop 333, Clock buffer/inverter 0, Gate 0, Logic 0
[12/04 16:39:33    425s] (I)       Read module constraints... (mem=1414.9M)
[12/04 16:39:33    425s] (I)       Done Read module constraints (cpu=0.000s, mem=1414.9M)
[12/04 16:39:33    425s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       Started Create route DB ( Curr Mem: 1414.95 MB )
[12/04 16:39:33    425s] (I)       == Non-default Options ==
[12/04 16:39:33    425s] (I)       Maximum routing layer                              : 6
[12/04 16:39:33    425s] (I)       Buffering-aware routing                            : true
[12/04 16:39:33    425s] (I)       Spread congestion away from blockages              : true
[12/04 16:39:33    425s] (I)       Number of threads                                  : 1
[12/04 16:39:33    425s] (I)       Overflow penalty cost                              : 10
[12/04 16:39:33    425s] (I)       Punch through distance                             : 706.906000
[12/04 16:39:34    425s] (I)       Source-to-sink ratio                               : 0.300000
[12/04 16:39:34    425s] (I)       Method to set GCell size                           : row
[12/04 16:39:34    425s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:39:34    425s] (I)       Started Import route data (1T) ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       ============== Pin Summary ==============
[12/04 16:39:34    425s] (I)       +-------+--------+---------+------------+
[12/04 16:39:34    425s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:39:34    425s] (I)       +-------+--------+---------+------------+
[12/04 16:39:34    425s] (I)       |     1 |  13448 |   98.85 |        Pin |
[12/04 16:39:34    425s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:39:34    425s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:39:34    425s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:39:34    425s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:39:34    425s] (I)       |     6 |    104 |    0.76 |      Upper |
[12/04 16:39:34    425s] (I)       +-------+--------+---------+------------+
[12/04 16:39:34    425s] (I)       Use row-based GCell size
[12/04 16:39:34    425s] (I)       Use row-based GCell align
[12/04 16:39:34    425s] (I)       GCell unit size   : 7840
[12/04 16:39:34    425s] (I)       GCell multiplier  : 1
[12/04 16:39:34    425s] (I)       GCell row height  : 7840
[12/04 16:39:34    425s] (I)       Actual row height : 7840
[12/04 16:39:34    425s] (I)       GCell align ref   : 507360 507360
[12/04 16:39:34    425s] [NR-eGR] Track table information for default rule: 
[12/04 16:39:34    425s] [NR-eGR] METAL1 has no routable track
[12/04 16:39:34    425s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:39:34    425s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:39:34    425s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:39:34    425s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:39:34    425s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:39:34    425s] (I)       ============== Default via ===============
[12/04 16:39:34    425s] (I)       +---+------------------+-----------------+
[12/04 16:39:34    425s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:39:34    425s] (I)       +---+------------------+-----------------+
[12/04 16:39:34    425s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:39:34    425s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:39:34    425s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:39:34    425s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:39:34    425s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 16:39:34    425s] (I)       +---+------------------+-----------------+
[12/04 16:39:34    425s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read routing blockages ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read instance blockages ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read PG blockages ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] [NR-eGR] Read 3164 PG shapes
[12/04 16:39:34    425s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read boundary cut boxes ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:39:34    425s] [NR-eGR] #Instance Blockages : 20273
[12/04 16:39:34    425s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:39:34    425s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:39:34    425s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:39:34    425s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.07 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read blackboxes ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:39:34    425s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read prerouted ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:39:34    425s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read unlegalized nets ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Read nets ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] [NR-eGR] Read numTotalNets=4491  numIgnoredNets=0
[12/04 16:39:34    425s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Started Set up via pillars ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       early_global_route_priority property id does not exist.
[12/04 16:39:34    425s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Model blockages into capacity
[12/04 16:39:34    425s] (I)       Read Num Blocks=23437  Num Prerouted Wires=0  Num CS=0
[12/04 16:39:34    425s] (I)       Started Initialize 3D capacity ( Curr Mem: 1414.95 MB )
[12/04 16:39:34    425s] (I)       Layer 1 (V) : #blockages 15975 : #preroutes 0
[12/04 16:39:34    425s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:39:34    425s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:39:34    425s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:39:34    425s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:39:34    425s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1415.95 MB )
[12/04 16:39:34    425s] (I)       -- layer congestion ratio --
[12/04 16:39:34    425s] (I)       Layer 1 : 0.100000
[12/04 16:39:34    425s] (I)       Layer 2 : 0.700000
[12/04 16:39:34    425s] (I)       Layer 3 : 0.700000
[12/04 16:39:34    425s] (I)       Layer 4 : 0.700000
[12/04 16:39:34    425s] (I)       Layer 5 : 0.700000
[12/04 16:39:34    425s] (I)       Layer 6 : 0.700000
[12/04 16:39:34    425s] (I)       ----------------------------
[12/04 16:39:34    425s] (I)       Number of ignored nets                =      0
[12/04 16:39:34    425s] (I)       Number of connected nets              =      0
[12/04 16:39:34    425s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:39:34    425s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:39:34    425s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:39:34    425s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.64 sec, Curr Mem: 1415.95 MB )
[12/04 16:39:34    425s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.68 sec, Curr Mem: 1415.95 MB )
[12/04 16:39:34    425s] (I)       Started Read aux data ( Curr Mem: 1415.95 MB )
[12/04 16:39:34    425s] (I)       Constructing bin map
[12/04 16:39:34    425s] (I)       Initialize bin information with width=15680 height=15680
[12/04 16:39:34    425s] (I)       Done constructing bin map
[12/04 16:39:34    425s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1421.44 MB )
[12/04 16:39:34    425s] (I)       Started Others data preparation ( Curr Mem: 1421.44 MB )
[12/04 16:39:34    425s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1421.44 MB )
[12/04 16:39:34    425s] (I)       Started Create route kernel ( Curr Mem: 1421.44 MB )
[12/04 16:39:34    425s] (I)       Ndr track 0 does not exist
[12/04 16:39:34    425s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:39:34    425s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:39:34    425s] (I)       Core area           : (507360, 507360) - (2945600, 2945600)
[12/04 16:39:34    425s] (I)       Site width          :  1120  (dbu)
[12/04 16:39:34    425s] (I)       Row height          :  7840  (dbu)
[12/04 16:39:34    425s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:39:34    425s] (I)       GCell width         :  7840  (dbu)
[12/04 16:39:34    425s] (I)       GCell height        :  7840  (dbu)
[12/04 16:39:34    425s] (I)       Grid                :   440   440     6
[12/04 16:39:34    425s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:39:34    425s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:39:34    425s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:39:34    425s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:39:34    425s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:39:34    425s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:39:34    425s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:39:34    425s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:39:34    425s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:39:34    425s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:39:34    425s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:39:34    425s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:39:34    425s] (I)       --------------------------------------------------------
[12/04 16:39:34    425s] 
[12/04 16:39:34    425s] [NR-eGR] ============ Routing rule table ============
[12/04 16:39:34    425s] [NR-eGR] Rule id: 0  Nets: 4439 
[12/04 16:39:34    425s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:39:34    425s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:39:34    425s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:39:34    425s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:39:34    425s] [NR-eGR] ========================================
[12/04 16:39:34    425s] [NR-eGR] 
[12/04 16:39:34    425s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:39:34    425s] (I)       blocked tracks on layer2 : = 654409 / 1356520 (48.24%)
[12/04 16:39:34    425s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:39:34    425s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:39:34    425s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:39:34    425s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:39:34    425s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.10 sec, Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Finished Import and model ( CPU: 0.07 sec, Real: 0.85 sec, Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Reset routing kernel
[12/04 16:39:34    425s] (I)       Started Global Routing ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Started Initialization ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       totalPins=13495  totalGlobalPin=13280 (98.41%)
[12/04 16:39:34    425s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Started Net group 1 ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Started Generate topology ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       total 2D Cap : 3338964 = (1544548 H, 1794416 V)
[12/04 16:39:34    425s] (I)       #blocked areas for congestion spreading : 40
[12/04 16:39:34    425s] [NR-eGR] Layer group 1: route 4439 net(s) in layer range [2, 6]
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1a Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1a ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Started Pattern routing (1T) ( Curr Mem: 1432.17 MB )
[12/04 16:39:34    425s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1434.92 MB )
[12/04 16:39:34    425s] (I)       Usage: 40889 = (19991 H, 20898 V) = (1.29% H, 1.16% V) = (7.836e+04um H, 8.192e+04um V)
[12/04 16:39:34    425s] (I)       Started Add via demand to 2D ( Curr Mem: 1434.92 MB )
[12/04 16:39:34    425s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1b Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1b ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Usage: 40889 = (19991 H, 20898 V) = (1.29% H, 1.16% V) = (7.836e+04um H, 8.192e+04um V)
[12/04 16:39:34    425s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.602849e+05um
[12/04 16:39:34    425s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/04 16:39:34    425s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:39:34    425s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1c Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1c ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Usage: 40889 = (19991 H, 20898 V) = (1.29% H, 1.16% V) = (7.836e+04um H, 8.192e+04um V)
[12/04 16:39:34    425s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1d Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1d ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Usage: 40889 = (19991 H, 20898 V) = (1.29% H, 1.16% V) = (7.836e+04um H, 8.192e+04um V)
[12/04 16:39:34    425s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1e Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1e ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Started Route legalization ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.03 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Usage: 40889 = (19991 H, 20898 V) = (1.29% H, 1.16% V) = (7.836e+04um H, 8.192e+04um V)
[12/04 16:39:34    425s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.602849e+05um
[12/04 16:39:34    425s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       
[12/04 16:39:34    425s] (I)       ============  Phase 1l Route ============
[12/04 16:39:34    425s] (I)       Started Phase 1l ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Started Layer assignment (1T) ( Curr Mem: 1436.40 MB )
[12/04 16:39:34    425s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.21 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Started Clean cong LA ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:39:35    425s] (I)       Layer  2:     713923     18569        44      615104      737016    (45.49%) 
[12/04 16:39:35    425s] (I)       Layer  3:     827961     17984        46      482783      869337    (35.71%) 
[12/04 16:39:35    425s] (I)       Layer  4:     714071      9543         0      612829      739291    (45.32%) 
[12/04 16:39:35    425s] (I)       Layer  5:     720314      3735         1      613081      739039    (45.34%) 
[12/04 16:39:35    425s] (I)       Layer  6:     369766       244         0      295799      380261    (43.75%) 
[12/04 16:39:35    425s] (I)       Total:       3346035     50075        91     2619596     3464944    (43.05%) 
[12/04 16:39:35    425s] (I)       
[12/04 16:39:35    425s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:39:35    425s] [NR-eGR]                        OverCon            
[12/04 16:39:35    425s] [NR-eGR]                         #Gcell     %Gcell
[12/04 16:39:35    425s] [NR-eGR]       Layer                (2)    OverCon 
[12/04 16:39:35    425s] [NR-eGR] ----------------------------------------------
[12/04 16:39:35    425s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:35    425s] [NR-eGR]  METAL2  (2)        41( 0.04%)   ( 0.04%) 
[12/04 16:39:35    425s] [NR-eGR]  METAL3  (3)        46( 0.04%)   ( 0.04%) 
[12/04 16:39:35    425s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:35    425s] [NR-eGR]  METAL5  (5)         1( 0.00%)   ( 0.00%) 
[12/04 16:39:35    425s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:35    425s] [NR-eGR] ----------------------------------------------
[12/04 16:39:35    425s] [NR-eGR] Total               88( 0.02%)   ( 0.02%) 
[12/04 16:39:35    425s] [NR-eGR] 
[12/04 16:39:35    425s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.33 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Started Export 3D cong map ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       total 2D Cap : 3348034 = (1549228 H, 1798806 V)
[12/04 16:39:35    425s] (I)       Started Export 2D cong map ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:39:35    425s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:39:35    425s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       ============= Track Assignment ============
[12/04 16:39:35    425s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Started Track Assignment (1T) ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 16:39:35    425s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Run Multi-thread track assignment
[12/04 16:39:35    425s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.06 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Started Export ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Started Export DB wires ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Started Export all nets ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Started Set wire vias ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:39:35    425s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13443
[12/04 16:39:35    425s] [NR-eGR] METAL2  (2V) length: 4.956442e+04um, number of vias: 17271
[12/04 16:39:35    425s] [NR-eGR] METAL3  (3H) length: 6.572636e+04um, number of vias: 3340
[12/04 16:39:35    425s] [NR-eGR] METAL4  (4V) length: 3.667176e+04um, number of vias: 553
[12/04 16:39:35    425s] [NR-eGR] METAL5  (5H) length: 1.428700e+04um, number of vias: 40
[12/04 16:39:35    425s] [NR-eGR] METAL6  (6V) length: 9.697450e+02um, number of vias: 0
[12/04 16:39:35    425s] [NR-eGR] Total length: 1.672193e+05um, number of vias: 34647
[12/04 16:39:35    425s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:39:35    425s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/04 16:39:35    425s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:39:35    425s] (I)       Started Update net boxes ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Started Update timing ( Curr Mem: 1436.40 MB )
[12/04 16:39:35    425s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1426.89 MB )
[12/04 16:39:35    425s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.09 sec, Curr Mem: 1426.89 MB )
[12/04 16:39:35    425s] (I)       Started Postprocess design ( Curr Mem: 1426.89 MB )
[12/04 16:39:35    425s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.89 MB )
[12/04 16:39:35    425s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 1.40 sec, Curr Mem: 1414.89 MB )
[12/04 16:39:35    425s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4484 and nets=4528 using extraction engine 'preRoute' .
[12/04 16:39:35    425s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 16:39:35    425s] RC Extraction called in multi-corner(2) mode.
[12/04 16:39:35    425s] RCMode: PreRoute
[12/04 16:39:35    425s]       RC Corner Indexes            0       1   
[12/04 16:39:35    425s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 16:39:35    425s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 16:39:35    425s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 16:39:35    425s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 16:39:35    425s] Shrink Factor                : 1.00000
[12/04 16:39:35    425s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 16:39:35    425s] Using capacitance table file ...
[12/04 16:39:35    425s] 
[12/04 16:39:35    425s] Trim Metal Layers:
[12/04 16:39:35    425s] LayerId::1 widthSet size::4
[12/04 16:39:35    425s] LayerId::2 widthSet size::4
[12/04 16:39:35    425s] LayerId::3 widthSet size::4
[12/04 16:39:35    425s] LayerId::4 widthSet size::4
[12/04 16:39:35    425s] LayerId::5 widthSet size::4
[12/04 16:39:35    425s] LayerId::6 widthSet size::3
[12/04 16:39:35    425s] Updating RC grid for preRoute extraction ...
[12/04 16:39:35    425s] eee: pegSigSF::1.070000
[12/04 16:39:35    425s] Initializing multi-corner capacitance tables ... 
[12/04 16:39:35    425s] Initializing multi-corner resistance tables ...
[12/04 16:39:35    425s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:39:35    425s] eee: l::2 avDens::0.039013 usedTrk::1264.398467 availTrk::32410.000000 sigTrk::1264.398467
[12/04 16:39:35    425s] eee: l::3 avDens::0.052876 usedTrk::1676.692852 availTrk::31710.000000 sigTrk::1676.692852
[12/04 16:39:35    425s] eee: l::4 avDens::0.058465 usedTrk::1189.291834 availTrk::20341.832433 sigTrk::1189.291834
[12/04 16:39:35    425s] eee: l::5 avDens::0.041663 usedTrk::491.358164 availTrk::11793.696190 sigTrk::491.358164
[12/04 16:39:35    425s] eee: l::6 avDens::0.029450 usedTrk::24.738393 availTrk::840.000000 sigTrk::24.738393
[12/04 16:39:35    425s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:35    425s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.269410 ; uaWl: 1.000000 ; uaWlH: 0.310541 ; aWlH: 0.000000 ; Pmax: 0.853000 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:39:35    425s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1409.887M)
[12/04 16:39:35    425s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1409.9M
[12/04 16:39:35    425s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1409.9M
[12/04 16:39:35    425s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1409.9M
[12/04 16:39:35    425s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.002, MEM:1409.9M
[12/04 16:39:35    425s] Fast DP-INIT is on for default
[12/04 16:39:35    425s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.005, REAL:0.017, MEM:1409.9M
[12/04 16:39:35    425s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.021, MEM:1409.9M
[12/04 16:39:35    425s] Starting delay calculation for Setup views
[12/04 16:39:35    425s] #################################################################################
[12/04 16:39:35    425s] # Design Stage: PreRoute
[12/04 16:39:35    425s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:39:35    425s] # Design Mode: 180nm
[12/04 16:39:35    425s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:39:35    425s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:39:35    425s] # Signoff Settings: SI Off 
[12/04 16:39:35    425s] #################################################################################
[12/04 16:39:35    425s] Calculate delays in BcWc mode...
[12/04 16:39:35    425s] Topological Sorting (REAL = 0:00:00.0, MEM = 1411.9M, InitMEM = 1411.9M)
[12/04 16:39:35    425s] Start delay calculation (fullDC) (1 T). (MEM=1411.9)
[12/04 16:39:35    425s] End AAE Lib Interpolated Model. (MEM=1423.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:39:35    425s] Total number of fetched objects 4496
[12/04 16:39:35    425s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:39:35    425s] End delay calculation. (MEM=1439.85 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:39:35    425s] End delay calculation (fullDC). (MEM=1439.85 CPU=0:00:00.4 REAL=0:00:00.0)
[12/04 16:39:36    425s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1439.9M) ***
[12/04 16:39:36    425s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:06 mem=1439.9M)
[12/04 16:39:36    425s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:36    425s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:39:36    425s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|   N/A   |
|           TNS (ns):|   N/A   |
|    Violating Paths:|   N/A   |
|          All Paths:|   N/A   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -1.296   |      1 (1)       |
|   max_tran     |    56 (1230)     |   -3.724   |    56 (1230)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.552%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:03, mem = 1356.6M, totSessionCpu=0:07:06 **
[12/04 16:39:36    425s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:02.8 (0.4), totSession cpu/real = 0:07:05.9/1:49:18.1 (0.1), mem = 1410.1M
[12/04 16:39:36    425s] 
[12/04 16:39:36    425s] =============================================================================================
[12/04 16:39:36    425s]  Step TAT Report for InitOpt #1                                                 20.15-s105_1
[12/04 16:39:36    425s] =============================================================================================
[12/04 16:39:36    425s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:36    425s] ---------------------------------------------------------------------------------------------
[12/04 16:39:36    425s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:36    425s] [ EarlyGlobalRoute       ]      1   0:00:01.4  (  49.4 % )     0:00:01.4 /  0:00:00.2    0.2
[12/04 16:39:36    425s] [ ExtractRC              ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.6
[12/04 16:39:36    425s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 16:39:36    425s] [ FullDelayCalc          ]      1   0:00:00.5  (  17.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/04 16:39:36    425s] [ OptSummaryReport       ]      1   0:00:00.3  (  11.4 % )     0:00:00.9 /  0:00:00.6    0.6
[12/04 16:39:36    425s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:36    425s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 16:39:36    425s] [ CellServerInit         ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.0    0.0
[12/04 16:39:36    425s] [ LibAnalyzerInit        ]      2   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.1    0.8
[12/04 16:39:36    425s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:36    425s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:36    425s] [ MISC                   ]          0:00:00.2  (   7.4 % )     0:00:00.2 /  0:00:00.1    0.3
[12/04 16:39:36    425s] ---------------------------------------------------------------------------------------------
[12/04 16:39:36    425s]  InitOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:01.1    0.4
[12/04 16:39:36    425s] ---------------------------------------------------------------------------------------------
[12/04 16:39:36    425s] 
[12/04 16:39:36    425s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/04 16:39:36    425s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:36    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1410.1M
[12/04 16:39:36    425s] z: 2, totalTracks: 1
[12/04 16:39:36    425s] z: 4, totalTracks: 1
[12/04 16:39:36    425s] z: 6, totalTracks: 1
[12/04 16:39:36    425s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:36    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Starting CMU at level 3, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1410.1M
[12/04 16:39:36    425s] 
[12/04 16:39:36    425s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:36    425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.010, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1410.1M
[12/04 16:39:36    425s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1410.1MB).
[12/04 16:39:36    425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.025, MEM:1410.1M
[12/04 16:39:36    425s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 16:39:36    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.010, MEM:1410.1M
[12/04 16:39:36    425s] TotalInstCnt at PhyDesignMc Destruction: 4,426
[12/04 16:39:36    425s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:36    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1410.1M
[12/04 16:39:36    425s] z: 2, totalTracks: 1
[12/04 16:39:36    425s] z: 4, totalTracks: 1
[12/04 16:39:36    425s] z: 6, totalTracks: 1
[12/04 16:39:36    425s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:36    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Starting CMU at level 3, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1410.1M
[12/04 16:39:36    425s] 
[12/04 16:39:36    425s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:36    425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.011, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.006, MEM:1410.1M
[12/04 16:39:36    425s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1410.1MB).
[12/04 16:39:36    425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.047, MEM:1410.1M
[12/04 16:39:36    425s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 16:39:36    425s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:1410.1M
[12/04 16:39:36    425s] TotalInstCnt at PhyDesignMc Destruction: 4,426
[12/04 16:39:36    425s] *** Starting optimizing excluded clock nets MEM= 1410.1M) ***
[12/04 16:39:36    425s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1410.1M) ***
[12/04 16:39:36    425s] The useful skew maximum allowed delay set by user is: 1
[12/04 16:39:36    425s] Deleting Lib Analyzer.
[12/04 16:39:36    425s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:07:06.0/1:49:18.3 (0.1), mem = 1410.1M
[12/04 16:39:36    425s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:36    425s] Info: 52 io nets excluded
[12/04 16:39:36    425s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:36    425s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:36    425s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:36    425s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:36    425s] *Info: 32 ununiquified hinsts
[12/04 16:39:36    425s] ### Creating LA Mngr. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 16:39:36    425s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.1
[12/04 16:39:36    425s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:36    425s] ### Creating PhyDesignMc. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    425s] OPERPROF: Starting DPlace-Init at level 1, MEM:1410.1M
[12/04 16:39:36    425s] z: 2, totalTracks: 1
[12/04 16:39:36    425s] z: 4, totalTracks: 1
[12/04 16:39:36    425s] z: 6, totalTracks: 1
[12/04 16:39:36    425s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:36    425s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Starting CMU at level 3, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1410.1M
[12/04 16:39:36    425s] 
[12/04 16:39:36    425s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:36    425s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.010, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1410.1M
[12/04 16:39:36    425s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1410.1M
[12/04 16:39:36    425s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1410.1MB).
[12/04 16:39:36    425s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.040, MEM:1410.1M
[12/04 16:39:36    426s] TotalInstCnt at PhyDesignMc Initialization: 4,426
[12/04 16:39:36    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:06 mem=1410.1M
[12/04 16:39:36    426s] ### Creating TopoMgr, started
[12/04 16:39:36    426s] ### Creating TopoMgr, finished
[12/04 16:39:36    426s] 
[12/04 16:39:36    426s] Footprint cell information for calculating maxBufDist
[12/04 16:39:36    426s] *info: There are 1 candidate Buffer cell
[12/04 16:39:36    426s] *info: There are 6 candidate Inverter cell
[12/04 16:39:36    426s] 
[12/04 16:39:36    426s] #optDebug: Start CG creation (mem=1410.1M)
[12/04 16:39:36    426s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 3.920000 defLenToSkip 27.440000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 27.440000 
[12/04 16:39:36    426s] (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgPrt (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgEgp (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgPbk (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgNrb(cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgObs (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgCon (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s]  ...processing cgPdm (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=1510.1M)
[12/04 16:39:36    426s] ### Creating RouteCongInterface, started
[12/04 16:39:36    426s] 
[12/04 16:39:36    426s] Creating Lib Analyzer ...
[12/04 16:39:36    426s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:36    426s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:36    426s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:36    426s] 
[12/04 16:39:36    426s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:37    426s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:06 mem=1526.1M
[12/04 16:39:37    426s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:06 mem=1526.1M
[12/04 16:39:37    426s] Creating Lib Analyzer, finished. 
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug: {0, 1.000}
[12/04 16:39:37    426s] ### Creating RouteCongInterface, finished
[12/04 16:39:37    426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1545.2M
[12/04 16:39:37    426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1545.2M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] Netlist preparation processing... 
[12/04 16:39:37    426s] Removed 17 instances
[12/04 16:39:37    426s] *info: Marking 0 isolation instances dont touch
[12/04 16:39:37    426s] *info: Marking 0 level shifter instances dont touch
[12/04 16:39:37    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1526.1M
[12/04 16:39:37    426s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1475.1M
[12/04 16:39:37    426s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 16:39:37    426s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.1
[12/04 16:39:37    426s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:00.5/0:00:00.8 (0.6), totSession cpu/real = 0:07:06.4/1:49:19.1 (0.1), mem = 1475.1M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step TAT Report for SimplifyNetlist #1                                         20.15-s105_1
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/04 16:39:37    426s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:37    426s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 16:39:37    426s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:39:37    426s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  35.0 % )     0:00:00.3 /  0:00:00.2    0.9
[12/04 16:39:37    426s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:39:37    426s] [ IncrDelayCalc          ]      5   0:00:00.1  (  14.2 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:39:37    426s] [ MISC                   ]          0:00:00.2  (  27.0 % )     0:00:00.2 /  0:00:00.1    0.4
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.5    0.6
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:37    426s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:39:37    426s] Deleting Lib Analyzer.
[12/04 16:39:37    426s] Begin: GigaOpt high fanout net optimization
[12/04 16:39:37    426s] GigaOpt HFN: use maxLocalDensity 1.2
[12/04 16:39:37    426s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 16:39:37    426s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:07:06.5/1:49:19.2 (0.1), mem = 1475.1M
[12/04 16:39:37    426s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:37    426s] Info: 52 io nets excluded
[12/04 16:39:37    426s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:37    426s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:37    426s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:37    426s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:37    426s] *Info: 32 ununiquified hinsts
[12/04 16:39:37    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.2
[12/04 16:39:37    426s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:37    426s] ### Creating PhyDesignMc. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:39:37    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.1M
[12/04 16:39:37    426s] z: 2, totalTracks: 1
[12/04 16:39:37    426s] z: 4, totalTracks: 1
[12/04 16:39:37    426s] z: 6, totalTracks: 1
[12/04 16:39:37    426s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:37    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:     Starting CMU at level 3, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1475.1M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:37    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.013, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1475.1M
[12/04 16:39:37    426s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.1MB).
[12/04 16:39:37    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.038, MEM:1475.1M
[12/04 16:39:37    426s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 16:39:37    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] ### Creating RouteCongInterface, started
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] Creating Lib Analyzer ...
[12/04 16:39:37    426s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:37    426s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:37    426s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:37    426s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] Creating Lib Analyzer, finished. 
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug: {0, 1.000}
[12/04 16:39:37    426s] ### Creating RouteCongInterface, finished
[12/04 16:39:37    426s] {MG  {5 0 44.8 1.0973} }
[12/04 16:39:37    426s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:39:37    426s] Total-nets :: 4479, Stn-nets :: 56, ratio :: 1.25028 %
[12/04 16:39:37    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.007, MEM:1475.1M
[12/04 16:39:37    426s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 16:39:37    426s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.2
[12/04 16:39:37    426s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:07:06.7/1:49:19.5 (0.1), mem = 1475.1M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step TAT Report for DrvOpt #1                                                  20.15-s105_1
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  29.8 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:39:37    426s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:37    426s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  22.5 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:39:37    426s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:39:37    426s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:37    426s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:37    426s] [ MISC                   ]          0:00:00.1  (  41.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.7
[12/04 16:39:37    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/04 16:39:37    426s] End: GigaOpt high fanout net optimization
[12/04 16:39:37    426s] Begin: GigaOpt DRV Optimization
[12/04 16:39:37    426s] Begin: Processing multi-driver nets
[12/04 16:39:37    426s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:07:06.7/1:49:19.5 (0.1), mem = 1475.1M
[12/04 16:39:37    426s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:37    426s] Info: 52 io nets excluded
[12/04 16:39:37    426s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:37    426s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:37    426s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:37    426s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:37    426s] *Info: 32 ununiquified hinsts
[12/04 16:39:37    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.3
[12/04 16:39:37    426s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:37    426s] ### Creating PhyDesignMc. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:39:37    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.1M
[12/04 16:39:37    426s] z: 2, totalTracks: 1
[12/04 16:39:37    426s] z: 4, totalTracks: 1
[12/04 16:39:37    426s] z: 6, totalTracks: 1
[12/04 16:39:37    426s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:37    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:     Starting CMU at level 3, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1475.1M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:37    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.015, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1475.1M
[12/04 16:39:37    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1475.1M
[12/04 16:39:37    426s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.1MB).
[12/04 16:39:37    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.040, MEM:1475.1M
[12/04 16:39:37    426s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 16:39:37    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:37    426s] ### Creating RouteCongInterface, started
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] #optDebug: {0, 1.000}
[12/04 16:39:37    426s] ### Creating RouteCongInterface, finished
[12/04 16:39:37    426s] {MG  {5 0 44.8 1.0973} }
[12/04 16:39:37    426s] *** Starting multi-driver net buffering ***
[12/04 16:39:37    426s] z: 2, totalTracks: 1
[12/04 16:39:37    426s] z: 4, totalTracks: 1
[12/04 16:39:37    426s] z: 6, totalTracks: 1
[12/04 16:39:37    426s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:37    426s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1494.2M
[12/04 16:39:37    426s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:1494.2M
[12/04 16:39:37    426s] *summary: 2 non-ignored multi-driver nets.
[12/04 16:39:37    426s] *       : 2 unbuffered.
[12/04 16:39:37    426s] *       : 0 bufferable.
[12/04 16:39:37    426s] *** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=1494.2M) ***
[12/04 16:39:37    426s] Total-nets :: 4479, Stn-nets :: 56, ratio :: 1.25028 %
[12/04 16:39:37    426s] TotalInstCnt at PhyDesignMc Destruction: 4,409
[12/04 16:39:37    426s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.3
[12/04 16:39:37    426s] *** DrvOpt #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (0.6), totSession cpu/real = 0:07:06.9/1:49:19.8 (0.1), mem = 1475.1M
[12/04 16:39:37    426s] 
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step TAT Report for DrvOpt #2                                                  20.15-s105_1
[12/04 16:39:37    426s] =============================================================================================
[12/04 16:39:37    426s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:38    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    426s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    426s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  29.3 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:39:38    426s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 16:39:38    426s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    426s] [ MISC                   ]          0:00:00.2  (  62.8 % )     0:00:00.2 /  0:00:00.1    0.7
[12/04 16:39:38    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    426s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.6
[12/04 16:39:38    426s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    426s] 
[12/04 16:39:38    426s] End: Processing multi-driver nets
[12/04 16:39:38    426s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/04 16:39:38    426s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:07:06.9/1:49:19.8 (0.1), mem = 1475.1M
[12/04 16:39:38    426s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:38    426s] Info: 52 io nets excluded
[12/04 16:39:38    426s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:38    426s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:38    426s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:38    426s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:38    426s] *Info: 32 ununiquified hinsts
[12/04 16:39:38    426s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.4
[12/04 16:39:38    426s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:38    426s] ### Creating PhyDesignMc. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:38    426s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF: Starting DPlace-Init at level 1, MEM:1475.1M
[12/04 16:39:38    426s] z: 2, totalTracks: 1
[12/04 16:39:38    426s] z: 4, totalTracks: 1
[12/04 16:39:38    426s] z: 6, totalTracks: 1
[12/04 16:39:38    426s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:38    426s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF:     Starting CMU at level 3, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1475.1M
[12/04 16:39:38    426s] 
[12/04 16:39:38    426s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:38    426s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.008, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1475.1M
[12/04 16:39:38    426s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1475.1M
[12/04 16:39:38    426s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1475.1MB).
[12/04 16:39:38    426s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.029, MEM:1475.1M
[12/04 16:39:38    426s] TotalInstCnt at PhyDesignMc Initialization: 4,409
[12/04 16:39:38    426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:07 mem=1475.1M
[12/04 16:39:38    426s] ### Creating RouteCongInterface, started
[12/04 16:39:38    426s] 
[12/04 16:39:38    426s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 16:39:38    426s] 
[12/04 16:39:38    426s] #optDebug: {0, 1.000}
[12/04 16:39:38    426s] ### Creating RouteCongInterface, finished
[12/04 16:39:38    426s] {MG  {5 0 44.8 1.0973} }
[12/04 16:39:38    426s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1494.2M
[12/04 16:39:38    426s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1494.2M
[12/04 16:39:38    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:39:38    427s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 16:39:38    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:39:38    427s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 16:39:38    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:39:38    427s] Info: violation cost 2052.671875 (cap = 3.549262, tran = 2046.122437, len = 0.000000, fanout load = 0.000000, fanout count = 3.000000, glitch 0.000000)
[12/04 16:39:38    427s] |    78|  1535|    -4.05|    26|    26|    -1.39|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.53%|          |         |
[12/04 16:39:38    427s] Info: violation cost 0.036893 (cap = 0.000000, tran = 0.036893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:39:38    427s] |     1|     1|    -0.05|    23|    23|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|      57|      97|       0|  4.62%| 0:00:00.0|  1546.9M|
[12/04 16:39:38    427s] Info: violation cost 0.036893 (cap = 0.000000, tran = 0.036893, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:39:38    427s] |     1|     1|    -0.05|    23|    23|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.62%| 0:00:00.0|  1546.9M|
[12/04 16:39:38    427s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] ###############################################################################
[12/04 16:39:38    427s] #
[12/04 16:39:38    427s] #  Large fanout net report:  
[12/04 16:39:38    427s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 16:39:38    427s] #     - current density: 4.62
[12/04 16:39:38    427s] #
[12/04 16:39:38    427s] #  List of high fanout nets:
[12/04 16:39:38    427s] #
[12/04 16:39:38    427s] ###############################################################################
[12/04 16:39:38    427s] Bottom Preferred Layer:
[12/04 16:39:38    427s]     None
[12/04 16:39:38    427s] Via Pillar Rule:
[12/04 16:39:38    427s]     None
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] =======================================================================
[12/04 16:39:38    427s]                 Reasons for remaining drv violations
[12/04 16:39:38    427s] =======================================================================
[12/04 16:39:38    427s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] MultiBuffering failure reasons
[12/04 16:39:38    427s] ------------------------------------------------
[12/04 16:39:38    427s] *info:     1 net(s): Could not be fixed because it is multi driver net.
[12/04 16:39:38    427s] *info:    23 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1546.9M) ***
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] Total-nets :: 4633, Stn-nets :: 56, ratio :: 1.20872 %
[12/04 16:39:38    427s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1489.8M
[12/04 16:39:38    427s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1484.8M
[12/04 16:39:38    427s] TotalInstCnt at PhyDesignMc Destruction: 4,563
[12/04 16:39:38    427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.4
[12/04 16:39:38    427s] *** DrvOpt #3 [finish] : cpu/real = 0:00:00.8/0:00:00.9 (0.8), totSession cpu/real = 0:07:07.6/1:49:20.7 (0.1), mem = 1484.8M
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] =============================================================================================
[12/04 16:39:38    427s]  Step TAT Report for DrvOpt #3                                                  20.15-s105_1
[12/04 16:39:38    427s] =============================================================================================
[12/04 16:39:38    427s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:38    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    427s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    427s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    427s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.7 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 16:39:38    427s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 16:39:38    427s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    427s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/04 16:39:38    427s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:38    427s] [ OptEval                ]      4   0:00:00.2  (  22.8 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 16:39:38    427s] [ OptCommit              ]      4   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.2
[12/04 16:39:38    427s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 16:39:38    427s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 16:39:38    427s] [ IncrDelayCalc          ]     63   0:00:00.3  (  30.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/04 16:39:38    427s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 16:39:38    427s] [ DrvComputeSummary      ]      3   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.0    0.2
[12/04 16:39:38    427s] [ MISC                   ]          0:00:00.2  (  17.9 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 16:39:38    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    427s]  DrvOpt #3 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    0.8
[12/04 16:39:38    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] End: GigaOpt DRV Optimization
[12/04 16:39:38    427s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/04 16:39:38    427s] **optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1422.1M, totSessionCpu=0:07:08 **
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] Active setup views:
[12/04 16:39:38    427s]  wc
[12/04 16:39:38    427s]   Dominating endpoints: 0
[12/04 16:39:38    427s]   Dominating TNS: -0.000
[12/04 16:39:38    427s] 
[12/04 16:39:38    427s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 16:39:38    427s] Deleting Lib Analyzer.
[12/04 16:39:38    427s] Begin: GigaOpt Global Optimization
[12/04 16:39:38    427s] *info: use new DP (enabled)
[12/04 16:39:38    427s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/04 16:39:38    427s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:38    427s] Info: 52 io nets excluded
[12/04 16:39:38    427s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:38    427s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:38    427s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:38    427s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:39    427s] *Info: 32 ununiquified hinsts
[12/04 16:39:39    427s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:07:07.6/1:49:20.8 (0.1), mem = 1485.8M
[12/04 16:39:39    427s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.5
[12/04 16:39:39    427s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:39    427s] ### Creating PhyDesignMc. totSessionCpu=0:07:08 mem=1485.8M
[12/04 16:39:39    427s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:39:39    427s] OPERPROF: Starting DPlace-Init at level 1, MEM:1485.8M
[12/04 16:39:39    427s] z: 2, totalTracks: 1
[12/04 16:39:39    427s] z: 4, totalTracks: 1
[12/04 16:39:39    427s] z: 6, totalTracks: 1
[12/04 16:39:39    427s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:39    427s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1485.8M
[12/04 16:39:39    427s] OPERPROF:     Starting CMU at level 3, MEM:1485.8M
[12/04 16:39:39    427s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1485.8M
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:39    427s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.012, MEM:1485.8M
[12/04 16:39:39    427s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1485.8M
[12/04 16:39:39    427s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1485.8M
[12/04 16:39:39    427s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1485.8MB).
[12/04 16:39:39    427s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.036, MEM:1485.8M
[12/04 16:39:39    427s] TotalInstCnt at PhyDesignMc Initialization: 4,563
[12/04 16:39:39    427s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:08 mem=1485.8M
[12/04 16:39:39    427s] ### Creating RouteCongInterface, started
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] Creating Lib Analyzer ...
[12/04 16:39:39    427s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:39    427s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:39    427s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:39    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=1485.8M
[12/04 16:39:39    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=1485.8M
[12/04 16:39:39    427s] Creating Lib Analyzer, finished. 
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] #optDebug: {0, 1.000}
[12/04 16:39:39    427s] ### Creating RouteCongInterface, finished
[12/04 16:39:39    427s] {MG  {5 0 44.8 1.0973} }
[12/04 16:39:39    427s] *info: 52 io nets excluded
[12/04 16:39:39    427s] *info: 2 multi-driver nets excluded.
[12/04 16:39:39    427s] *info: 49 no-driver nets excluded.
[12/04 16:39:39    427s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:39    427s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:39    427s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:39:39    427s] Type 'man IMPOPT-3213' for more detail.
[12/04 16:39:39    427s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:39    427s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:39    427s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:39    427s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:39    427s] *Info: 32 ununiquified hinsts
[12/04 16:39:39    427s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1505.9M
[12/04 16:39:39    427s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1505.9M
[12/04 16:39:39    427s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/04 16:39:39    427s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/04 16:39:39    427s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[12/04 16:39:39    427s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/04 16:39:39    427s] |   0.000|   0.000|    4.62%|   0:00:00.0| 1505.9M|        wc|       NA| NA          |
[12/04 16:39:39    427s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1505.9M) ***
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1505.9M) ***
[12/04 16:39:39    427s] Bottom Preferred Layer:
[12/04 16:39:39    427s]     None
[12/04 16:39:39    427s] Via Pillar Rule:
[12/04 16:39:39    427s]     None
[12/04 16:39:39    427s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/04 16:39:39    427s] Total-nets :: 4633, Stn-nets :: 56, ratio :: 1.20872 %
[12/04 16:39:39    427s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1486.8M
[12/04 16:39:39    427s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.009, MEM:1484.8M
[12/04 16:39:39    427s] TotalInstCnt at PhyDesignMc Destruction: 4,563
[12/04 16:39:39    427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.5
[12/04 16:39:39    427s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.3), totSession cpu/real = 0:07:07.9/1:49:21.6 (0.1), mem = 1484.8M
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] =============================================================================================
[12/04 16:39:39    427s]  Step TAT Report for GlobalOpt #1                                               20.15-s105_1
[12/04 16:39:39    427s] =============================================================================================
[12/04 16:39:39    427s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:39    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:39    427s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:39    427s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:39:39    427s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:39    427s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.1 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:39:39    427s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:39:39    427s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:39    427s] [ TransformInit          ]      1   0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:39:39    427s] [ MISC                   ]          0:00:00.6  (  67.6 % )     0:00:00.6 /  0:00:00.0    0.0
[12/04 16:39:39    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:39    427s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.3
[12/04 16:39:39    427s] ---------------------------------------------------------------------------------------------
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] End: GigaOpt Global Optimization
[12/04 16:39:39    427s] *** Check timing (0:00:00.0)
[12/04 16:39:39    427s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 16:39:39    427s] Deleting Lib Analyzer.
[12/04 16:39:39    427s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/04 16:39:39    427s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:39:39    427s] Info: 52 io nets excluded
[12/04 16:39:39    427s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:39:39    427s] Type 'man IMPECO-560' for more detail.
[12/04 16:39:39    427s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:39:39    427s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:39:39    427s] *Info: 32 ununiquified hinsts
[12/04 16:39:39    427s] ### Creating LA Mngr. totSessionCpu=0:07:08 mem=1484.8M
[12/04 16:39:39    427s] ### Creating LA Mngr, finished. totSessionCpu=0:07:08 mem=1484.8M
[12/04 16:39:39    427s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 16:39:39    427s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:39:39    427s] ### Creating PhyDesignMc. totSessionCpu=0:07:08 mem=1503.9M
[12/04 16:39:39    427s] OPERPROF: Starting DPlace-Init at level 1, MEM:1503.9M
[12/04 16:39:39    427s] z: 2, totalTracks: 1
[12/04 16:39:39    427s] z: 4, totalTracks: 1
[12/04 16:39:39    427s] z: 6, totalTracks: 1
[12/04 16:39:39    427s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:39:39    427s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1503.9M
[12/04 16:39:39    427s] OPERPROF:     Starting CMU at level 3, MEM:1503.9M
[12/04 16:39:39    427s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1503.9M
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:39:39    427s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.013, MEM:1503.9M
[12/04 16:39:39    427s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1503.9M
[12/04 16:39:39    427s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.002, MEM:1503.9M
[12/04 16:39:39    427s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1503.9MB).
[12/04 16:39:39    427s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.024, MEM:1503.9M
[12/04 16:39:39    427s] TotalInstCnt at PhyDesignMc Initialization: 4,563
[12/04 16:39:39    427s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:08 mem=1503.9M
[12/04 16:39:39    427s] Begin: Area Reclaim Optimization
[12/04 16:39:39    427s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:07:07.9/1:49:21.7 (0.1), mem = 1503.9M
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] Creating Lib Analyzer ...
[12/04 16:39:39    427s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:39:39    427s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:39:39    427s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:39:39    427s] 
[12/04 16:39:39    427s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:39:40    427s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=1505.9M
[12/04 16:39:40    427s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=1505.9M
[12/04 16:39:40    427s] Creating Lib Analyzer, finished. 
[12/04 16:39:40    427s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.6
[12/04 16:39:40    427s] ### Creating RouteCongInterface, started
[12/04 16:39:40    427s] 
[12/04 16:39:40    427s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 16:39:40    427s] 
[12/04 16:39:40    427s] #optDebug: {0, 1.000}
[12/04 16:39:40    427s] ### Creating RouteCongInterface, finished
[12/04 16:39:40    428s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1505.9M
[12/04 16:39:40    428s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1505.9M
[12/04 16:39:40    428s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.62
[12/04 16:39:40    428s] +---------+---------+--------+--------+------------+--------+
[12/04 16:39:40    428s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 16:39:40    428s] +---------+---------+--------+--------+------------+--------+
[12/04 16:39:40    428s] |    4.62%|        -|   0.000|   0.000|   0:00:00.0| 1505.9M|
[12/04 16:39:40    428s] |    4.62%|        0|   0.000|   0.000|   0:00:00.0| 1526.0M|
[12/04 16:39:40    428s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 16:39:40    428s] |    4.62%|        0|   0.000|   0.000|   0:00:00.0| 1526.0M|
[12/04 16:39:40    428s] |    4.62%|       14|   0.000|   0.000|   0:00:00.0| 1549.6M|
[12/04 16:39:40    428s] |    4.61%|       20|   0.000|   0.000|   0:00:00.0| 1549.6M|
[12/04 16:39:40    428s] |    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1549.6M|
[12/04 16:39:40    428s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 16:39:40    428s] |    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1549.6M|
[12/04 16:39:40    428s] +---------+---------+--------+--------+------------+--------+
[12/04 16:39:40    428s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.61
[12/04 16:39:40    428s] 
[12/04 16:39:40    428s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 14 Resize = 20 **
[12/04 16:39:40    428s] --------------------------------------------------------------
[12/04 16:39:40    428s] |                                   | Total     | Sequential |
[12/04 16:39:40    428s] --------------------------------------------------------------
[12/04 16:39:40    428s] | Num insts resized                 |      20  |       0    |
[12/04 16:39:40    428s] | Num insts undone                  |       0  |       0    |
[12/04 16:39:40    428s] | Num insts Downsized               |      20  |       0    |
[12/04 16:39:40    428s] | Num insts Samesized               |       0  |       0    |
[12/04 16:39:40    428s] | Num insts Upsized                 |       0  |       0    |
[12/04 16:39:40    428s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 16:39:40    428s] --------------------------------------------------------------
[12/04 16:39:40    428s] Bottom Preferred Layer:
[12/04 16:39:40    428s]     None
[12/04 16:39:40    428s] Via Pillar Rule:
[12/04 16:39:40    428s]     None
[12/04 16:39:40    428s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[12/04 16:39:40    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.6
[12/04 16:39:40    428s] *** AreaOpt #1 [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), totSession cpu/real = 0:07:08.6/1:49:22.8 (0.1), mem = 1549.6M
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] =============================================================================================
[12/04 16:39:41    428s]  Step TAT Report for AreaOpt #1                                                 20.15-s105_1
[12/04 16:39:41    428s] =============================================================================================
[12/04 16:39:41    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:39:41    428s] ---------------------------------------------------------------------------------------------
[12/04 16:39:41    428s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/04 16:39:41    428s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:39:41    428s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:41    428s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[12/04 16:39:41    428s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:41    428s] [ OptSingleIteration     ]      6   0:00:00.0  (   4.3 % )     0:00:00.6 /  0:00:00.5    0.9
[12/04 16:39:41    428s] [ OptGetWeight           ]    358   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:39:41    428s] [ OptEval                ]    358   0:00:00.4  (  35.1 % )     0:00:00.4 /  0:00:00.3    0.8
[12/04 16:39:41    428s] [ OptCommit              ]    358   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.6
[12/04 16:39:41    428s] [ IncrTimingUpdate       ]     18   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/04 16:39:41    428s] [ PostCommitDelayUpdate  ]    358   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:39:41    428s] [ IncrDelayCalc          ]     82   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:39:41    428s] [ MISC                   ]          0:00:00.3  (  33.0 % )     0:00:00.3 /  0:00:00.1    0.3
[12/04 16:39:41    428s] ---------------------------------------------------------------------------------------------
[12/04 16:39:41    428s]  AreaOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.7    0.7
[12/04 16:39:41    428s] ---------------------------------------------------------------------------------------------
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] Executing incremental physical updates
[12/04 16:39:41    428s] Executing incremental physical updates
[12/04 16:39:41    428s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1530.5M
[12/04 16:39:41    428s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1487.5M
[12/04 16:39:41    428s] TotalInstCnt at PhyDesignMc Destruction: 4,548
[12/04 16:39:41    428s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1487.49M, totSessionCpu=0:07:09).
[12/04 16:39:41    428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1487.5M
[12/04 16:39:41    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.005, MEM:1487.5M
[12/04 16:39:41    428s] **INFO: Flow update: Design is easy to close.
[12/04 16:39:41    428s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:07:08.6/1:49:22.8 (0.1), mem = 1487.5M
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] *** Start incrementalPlace ***
[12/04 16:39:41    428s] User Input Parameters:
[12/04 16:39:41    428s] - Congestion Driven    : On
[12/04 16:39:41    428s] - Timing Driven        : On
[12/04 16:39:41    428s] - Area-Violation Based : On
[12/04 16:39:41    428s] - Start Rollback Level : -5
[12/04 16:39:41    428s] - Legalized            : On
[12/04 16:39:41    428s] - Window Based         : Off
[12/04 16:39:41    428s] - eDen incr mode       : Off
[12/04 16:39:41    428s] - Small incr mode      : Off
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] no activity file in design. spp won't run.
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:39:41    428s] Deleting Lib Analyzer.
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] TimeStamp Deleting Cell Server End ...
[12/04 16:39:41    428s] Effort level <high> specified for reg2reg path_group
[12/04 16:39:41    428s] No Views given, use default active views for adaptive view pruning
[12/04 16:39:41    428s] SKP will enable view:
[12/04 16:39:41    428s]   wc
[12/04 16:39:41    428s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1487.5M
[12/04 16:39:41    428s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:1487.5M
[12/04 16:39:41    428s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1487.5M
[12/04 16:39:41    428s] Starting Early Global Route congestion estimation: mem = 1487.5M
[12/04 16:39:41    428s] (I)       Started Import and model ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Create place DB ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Import place data ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read instances and placement ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read nets ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Create route DB ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       == Non-default Options ==
[12/04 16:39:41    428s] (I)       Maximum routing layer                              : 6
[12/04 16:39:41    428s] (I)       Number of threads                                  : 1
[12/04 16:39:41    428s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 16:39:41    428s] (I)       Method to set GCell size                           : row
[12/04 16:39:41    428s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:39:41    428s] (I)       Started Import route data (1T) ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       ============== Pin Summary ==============
[12/04 16:39:41    428s] (I)       +-------+--------+---------+------------+
[12/04 16:39:41    428s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:39:41    428s] (I)       +-------+--------+---------+------------+
[12/04 16:39:41    428s] (I)       |     1 |  13681 |   98.87 |        Pin |
[12/04 16:39:41    428s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:39:41    428s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:39:41    428s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:39:41    428s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:39:41    428s] (I)       |     6 |    104 |    0.75 |      Upper |
[12/04 16:39:41    428s] (I)       +-------+--------+---------+------------+
[12/04 16:39:41    428s] (I)       Use row-based GCell size
[12/04 16:39:41    428s] (I)       Use row-based GCell align
[12/04 16:39:41    428s] (I)       GCell unit size   : 7840
[12/04 16:39:41    428s] (I)       GCell multiplier  : 1
[12/04 16:39:41    428s] (I)       GCell row height  : 7840
[12/04 16:39:41    428s] (I)       Actual row height : 7840
[12/04 16:39:41    428s] (I)       GCell align ref   : 507360 507360
[12/04 16:39:41    428s] [NR-eGR] Track table information for default rule: 
[12/04 16:39:41    428s] [NR-eGR] METAL1 has no routable track
[12/04 16:39:41    428s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:39:41    428s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:39:41    428s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:39:41    428s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:39:41    428s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:39:41    428s] (I)       ============== Default via ===============
[12/04 16:39:41    428s] (I)       +---+------------------+-----------------+
[12/04 16:39:41    428s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:39:41    428s] (I)       +---+------------------+-----------------+
[12/04 16:39:41    428s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:39:41    428s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:39:41    428s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:39:41    428s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:39:41    428s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 16:39:41    428s] (I)       +---+------------------+-----------------+
[12/04 16:39:41    428s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read routing blockages ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read instance blockages ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read PG blockages ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] [NR-eGR] Read 3164 PG shapes
[12/04 16:39:41    428s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read boundary cut boxes ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:39:41    428s] [NR-eGR] #Instance Blockages : 20264
[12/04 16:39:41    428s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:39:41    428s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:39:41    428s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:39:41    428s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read blackboxes ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:39:41    428s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read prerouted ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:39:41    428s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read unlegalized nets ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] (I)       Started Read nets ( Curr Mem: 1487.49 MB )
[12/04 16:39:41    428s] [NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[12/04 16:39:41    428s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Started Set up via pillars ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       early_global_route_priority property id does not exist.
[12/04 16:39:41    428s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Model blockages into capacity
[12/04 16:39:41    428s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 16:39:41    428s] (I)       Started Initialize 3D capacity ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 16:39:41    428s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:39:41    428s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:39:41    428s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:39:41    428s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:39:41    428s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       -- layer congestion ratio --
[12/04 16:39:41    428s] (I)       Layer 1 : 0.100000
[12/04 16:39:41    428s] (I)       Layer 2 : 0.700000
[12/04 16:39:41    428s] (I)       Layer 3 : 0.700000
[12/04 16:39:41    428s] (I)       Layer 4 : 0.700000
[12/04 16:39:41    428s] (I)       Layer 5 : 0.700000
[12/04 16:39:41    428s] (I)       Layer 6 : 0.700000
[12/04 16:39:41    428s] (I)       ----------------------------
[12/04 16:39:41    428s] (I)       Number of ignored nets                =      0
[12/04 16:39:41    428s] (I)       Number of connected nets              =      0
[12/04 16:39:41    428s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:39:41    428s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:39:41    428s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:39:41    428s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.64 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.67 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Started Read aux data ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Started Others data preparation ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Started Create route kernel ( Curr Mem: 1488.59 MB )
[12/04 16:39:41    428s] (I)       Ndr track 0 does not exist
[12/04 16:39:41    428s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:39:41    428s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:39:41    428s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:39:41    428s] (I)       Site width          :  1120  (dbu)
[12/04 16:39:41    428s] (I)       Row height          :  7840  (dbu)
[12/04 16:39:41    428s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:39:41    428s] (I)       GCell width         :  7840  (dbu)
[12/04 16:39:41    428s] (I)       GCell height        :  7840  (dbu)
[12/04 16:39:41    428s] (I)       Grid                :   440   440     6
[12/04 16:39:41    428s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:39:41    428s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:39:41    428s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:39:41    428s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:39:41    428s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:39:41    428s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:39:41    428s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:39:41    428s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:39:41    428s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:39:41    428s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:39:41    428s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:39:41    428s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:39:41    428s] (I)       --------------------------------------------------------
[12/04 16:39:41    428s] 
[12/04 16:39:41    428s] [NR-eGR] ============ Routing rule table ============
[12/04 16:39:41    428s] [NR-eGR] Rule id: 0  Nets: 4566 
[12/04 16:39:41    428s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:39:41    428s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:39:41    428s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:39:41    428s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:39:41    428s] [NR-eGR] ========================================
[12/04 16:39:41    428s] [NR-eGR] 
[12/04 16:39:41    428s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:39:41    428s] (I)       blocked tracks on layer2 : = 654280 / 1356520 (48.23%)
[12/04 16:39:41    428s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:39:41    428s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:39:41    428s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:39:41    428s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:39:41    428s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.10 sec, Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.82 sec, Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Reset routing kernel
[12/04 16:39:41    428s] (I)       Started Global Routing ( Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Started Initialization ( Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       totalPins=13733  totalGlobalPin=13452 (97.95%)
[12/04 16:39:41    428s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Started Net group 1 ( Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Started Generate topology ( Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1499.31 MB )
[12/04 16:39:41    428s] (I)       total 2D Cap : 3339056 = (1544548 H, 1794508 V)
[12/04 16:39:41    428s] [NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[12/04 16:39:41    428s] (I)       
[12/04 16:39:41    428s] (I)       ============  Phase 1a Route ============
[12/04 16:39:41    428s] (I)       Started Phase 1a ( Curr Mem: 1499.31 MB )
[12/04 16:39:42    428s] (I)       Started Pattern routing (1T) ( Curr Mem: 1499.31 MB )
[12/04 16:39:42    428s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Usage: 40813 = (19860 H, 20953 V) = (1.29% H, 1.17% V) = (7.785e+04um H, 8.214e+04um V)
[12/04 16:39:42    428s] (I)       Started Add via demand to 2D ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] (I)       ============  Phase 1b Route ============
[12/04 16:39:42    428s] (I)       Started Phase 1b ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Usage: 40813 = (19860 H, 20953 V) = (1.29% H, 1.17% V) = (7.785e+04um H, 8.214e+04um V)
[12/04 16:39:42    428s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.599870e+05um
[12/04 16:39:42    428s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/04 16:39:42    428s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:39:42    428s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] (I)       ============  Phase 1c Route ============
[12/04 16:39:42    428s] (I)       Started Phase 1c ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Usage: 40813 = (19860 H, 20953 V) = (1.29% H, 1.17% V) = (7.785e+04um H, 8.214e+04um V)
[12/04 16:39:42    428s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] (I)       ============  Phase 1d Route ============
[12/04 16:39:42    428s] (I)       Started Phase 1d ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Usage: 40813 = (19860 H, 20953 V) = (1.29% H, 1.17% V) = (7.785e+04um H, 8.214e+04um V)
[12/04 16:39:42    428s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] (I)       ============  Phase 1e Route ============
[12/04 16:39:42    428s] (I)       Started Phase 1e ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Started Route legalization ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Usage: 40813 = (19860 H, 20953 V) = (1.29% H, 1.17% V) = (7.785e+04um H, 8.214e+04um V)
[12/04 16:39:42    428s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.599870e+05um
[12/04 16:39:42    428s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] (I)       ============  Phase 1l Route ============
[12/04 16:39:42    428s] (I)       Started Phase 1l ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Started Layer assignment (1T) ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.15 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Started Clean cong LA ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:39:42    428s] (I)       Layer  2:     714004     19029        64      615076      737044    (45.49%) 
[12/04 16:39:42    428s] (I)       Layer  3:     827961     17965        46      482783      869337    (35.71%) 
[12/04 16:39:42    428s] (I)       Layer  4:     714071      9364         0      612829      739291    (45.32%) 
[12/04 16:39:42    428s] (I)       Layer  5:     720314      3630         0      613081      739039    (45.34%) 
[12/04 16:39:42    428s] (I)       Layer  6:     369766       192         0      295799      380261    (43.75%) 
[12/04 16:39:42    428s] (I)       Total:       3346116     50180       110     2619568     3464972    (43.05%) 
[12/04 16:39:42    428s] (I)       
[12/04 16:39:42    428s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:39:42    428s] [NR-eGR]                        OverCon           OverCon            
[12/04 16:39:42    428s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 16:39:42    428s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[12/04 16:39:42    428s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:39:42    428s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:42    428s] [NR-eGR]  METAL2  (2)        54( 0.05%)         1( 0.00%)   ( 0.05%) 
[12/04 16:39:42    428s] [NR-eGR]  METAL3  (3)        46( 0.04%)         0( 0.00%)   ( 0.04%) 
[12/04 16:39:42    428s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:42    428s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:42    428s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:39:42    428s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:39:42    428s] [NR-eGR] Total              100( 0.02%)         1( 0.00%)   ( 0.02%) 
[12/04 16:39:42    428s] [NR-eGR] 
[12/04 16:39:42    428s] (I)       Finished Global Routing ( CPU: 0.07 sec, Real: 0.28 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Started Export 3D cong map ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       total 2D Cap : 3348116 = (1549228 H, 1798888 V)
[12/04 16:39:42    428s] (I)       Started Export 2D cong map ( Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:39:42    428s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:39:42    428s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1502.06 MB )
[12/04 16:39:42    428s] Early Global Route congestion estimation runtime: 1.15 seconds, mem = 1502.1M
[12/04 16:39:42    428s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.146, REAL:1.148, MEM:1502.1M
[12/04 16:39:42    428s] OPERPROF: Starting HotSpotCal at level 1, MEM:1502.1M
[12/04 16:39:42    428s] [hotspot] +------------+---------------+---------------+
[12/04 16:39:42    428s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:39:42    428s] [hotspot] +------------+---------------+---------------+
[12/04 16:39:42    428s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:39:42    428s] [hotspot] +------------+---------------+---------------+
[12/04 16:39:42    428s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:39:42    428s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:39:42    428s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.009, MEM:1502.1M
[12/04 16:39:42    428s] 
[12/04 16:39:42    428s] === incrementalPlace Internal Loop 1 ===
[12/04 16:39:42    428s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/04 16:39:42    428s] OPERPROF: Starting IPInitSPData at level 1, MEM:1502.1M
[12/04 16:39:42    428s] z: 2, totalTracks: 1
[12/04 16:39:42    428s] z: 4, totalTracks: 1
[12/04 16:39:42    428s] z: 6, totalTracks: 1
[12/04 16:39:42    428s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 16:39:42    428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1502.1M
[12/04 16:39:42    428s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.051, REAL:0.053, MEM:1502.1M
[12/04 16:39:42    428s] OPERPROF:   Starting post-place ADS at level 2, MEM:1502.1M
[12/04 16:39:42    428s] ADSU 0.046 -> 0.046. site 677047.000 -> 677047.000. GS 31.360
[12/04 16:39:42    428s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.017, REAL:0.018, MEM:1502.1M
[12/04 16:39:42    428s] OPERPROF:   Starting spMPad at level 2, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:     Starting spContextMPad at level 3, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.003, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:   Finished spMPad at level 2, CPU:0.006, REAL:0.014, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.003, MEM:1491.1M
[12/04 16:39:42    428s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1491.1M
[12/04 16:39:42    428s] no activity file in design. spp won't run.
[12/04 16:39:42    428s] [spp] 0
[12/04 16:39:42    428s] [adp] 0:1:1:3
[12/04 16:39:42    428s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:1491.1M
[12/04 16:39:42    428s] SP #FI/SF FL/PI 0/0 4548/0
[12/04 16:39:42    428s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.084, REAL:0.108, MEM:1491.1M
[12/04 16:39:42    428s] PP off. flexM 0
[12/04 16:39:42    428s] OPERPROF: Starting CDPad at level 1, MEM:1491.1M
[12/04 16:39:42    428s] 3DP is on.
[12/04 16:39:42    428s] 3DP OF M2 0.002, M4 0.000. Diff 0, Offset 0
[12/04 16:39:42    428s] design sh 0.021.
[12/04 16:39:42    428s] design sh 0.021.
[12/04 16:39:42    428s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/04 16:39:42    428s] design sh 0.021.
[12/04 16:39:42    429s] CDPadU 0.072 -> 0.054. R=0.046, N=4548, GS=3.920
[12/04 16:39:42    429s] OPERPROF: Finished CDPad at level 1, CPU:0.255, REAL:0.262, MEM:1512.3M
[12/04 16:39:42    429s] OPERPROF: Starting InitSKP at level 1, MEM:1512.3M
[12/04 16:39:42    429s] no activity file in design. spp won't run.
[12/04 16:39:42    429s] no activity file in design. spp won't run.
[12/04 16:39:42    429s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[12/04 16:39:42    429s] SKP cleared!
[12/04 16:39:42    429s] OPERPROF: Finished InitSKP at level 1, CPU:0.117, REAL:0.153, MEM:1512.3M
[12/04 16:39:42    429s] NP #FI/FS/SF FL/PI: 0/58/0 4548/0
[12/04 16:39:42    429s] no activity file in design. spp won't run.
[12/04 16:39:42    429s] 
[12/04 16:39:42    429s] AB Est...
[12/04 16:39:42    429s] OPERPROF: Starting npPlace at level 1, MEM:1512.3M
[12/04 16:39:42    429s] OPERPROF: Finished npPlace at level 1, CPU:0.073, REAL:0.077, MEM:1534.9M
[12/04 16:39:42    429s] Iteration  5: Skipped, with CDP Off
[12/04 16:39:42    429s] 
[12/04 16:39:42    429s] AB Est...
[12/04 16:39:42    429s] OPERPROF: Starting npPlace at level 1, MEM:1534.9M
[12/04 16:39:42    429s] OPERPROF: Finished npPlace at level 1, CPU:0.072, REAL:0.073, MEM:1534.9M
[12/04 16:39:42    429s] Iteration  6: Skipped, with CDP Off
[12/04 16:39:42    429s] 
[12/04 16:39:42    429s] AB Est...
[12/04 16:39:42    429s] OPERPROF: Starting npPlace at level 1, MEM:1534.9M
[12/04 16:39:43    429s] OPERPROF: Finished npPlace at level 1, CPU:0.071, REAL:0.074, MEM:1534.9M
[12/04 16:39:43    429s] Iteration  7: Skipped, with CDP Off
[12/04 16:39:43    429s] OPERPROF: Starting npPlace at level 1, MEM:1534.9M
[12/04 16:39:43    429s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[12/04 16:39:43    429s] No instances found in the vector
[12/04 16:39:43    429s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1534.9M, DRC: 0)
[12/04 16:39:43    429s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:39:43    429s] Iteration  8: Total net bbox = 1.367e+05 (6.82e+04 6.85e+04)
[12/04 16:39:43    429s]               Est.  stn bbox = 1.571e+05 (7.97e+04 7.74e+04)
[12/04 16:39:43    429s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1524.9M
[12/04 16:39:43    429s] OPERPROF: Finished npPlace at level 1, CPU:0.261, REAL:0.277, MEM:1524.9M
[12/04 16:39:43    429s] no activity file in design. spp won't run.
[12/04 16:39:43    429s] NP #FI/FS/SF FL/PI: 0/58/0 4548/0
[12/04 16:39:43    429s] no activity file in design. spp won't run.
[12/04 16:39:43    429s] OPERPROF: Starting npPlace at level 1, MEM:1524.9M
[12/04 16:39:43    429s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[12/04 16:39:43    429s] No instances found in the vector
[12/04 16:39:43    429s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1524.9M, DRC: 0)
[12/04 16:39:43    429s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:39:43    430s] Iteration  9: Total net bbox = 1.353e+05 (6.77e+04 6.76e+04)
[12/04 16:39:43    430s]               Est.  stn bbox = 1.557e+05 (7.93e+04 7.64e+04)
[12/04 16:39:43    430s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1524.9M
[12/04 16:39:43    430s] OPERPROF: Finished npPlace at level 1, CPU:0.437, REAL:0.441, MEM:1524.9M
[12/04 16:39:43    430s] no activity file in design. spp won't run.
[12/04 16:39:43    430s] NP #FI/FS/SF FL/PI: 0/58/0 4548/0
[12/04 16:39:43    430s] no activity file in design. spp won't run.
[12/04 16:39:43    430s] OPERPROF: Starting npPlace at level 1, MEM:1524.9M
[12/04 16:39:43    430s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[12/04 16:39:43    430s] No instances found in the vector
[12/04 16:39:43    430s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1524.9M, DRC: 0)
[12/04 16:39:43    430s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:39:43    430s] Starting Early Global Route supply map. mem = 1537.0M
[12/04 16:39:44    430s] Finished Early Global Route supply map. mem = 1563.7M
[12/04 16:39:50    436s] Iteration 10: Total net bbox = 1.399e+05 (6.98e+04 7.01e+04)
[12/04 16:39:50    436s]               Est.  stn bbox = 1.605e+05 (8.14e+04 7.91e+04)
[12/04 16:39:50    436s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 1574.8M
[12/04 16:39:50    436s] OPERPROF: Finished npPlace at level 1, CPU:6.680, REAL:6.685, MEM:1574.8M
[12/04 16:39:50    436s] no activity file in design. spp won't run.
[12/04 16:39:50    436s] NP #FI/FS/SF FL/PI: 0/58/0 4548/0
[12/04 16:39:50    436s] no activity file in design. spp won't run.
[12/04 16:39:50    437s] OPERPROF: Starting npPlace at level 1, MEM:1574.8M
[12/04 16:39:50    437s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[12/04 16:39:50    437s] No instances found in the vector
[12/04 16:39:50    437s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1574.8M, DRC: 0)
[12/04 16:39:50    437s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:40:07    453s] Iteration 11: Total net bbox = 1.459e+05 (7.28e+04 7.31e+04)
[12/04 16:40:07    453s]               Est.  stn bbox = 1.667e+05 (8.44e+04 8.22e+04)
[12/04 16:40:07    453s]               cpu = 0:00:16.5 real = 0:00:17.0 mem = 1671.0M
[12/04 16:40:07    453s] OPERPROF: Finished npPlace at level 1, CPU:16.565, REAL:16.581, MEM:1671.0M
[12/04 16:40:07    453s] no activity file in design. spp won't run.
[12/04 16:40:07    453s] NP #FI/FS/SF FL/PI: 0/58/0 4548/0
[12/04 16:40:07    453s] no activity file in design. spp won't run.
[12/04 16:40:07    453s] OPERPROF: Starting npPlace at level 1, MEM:1671.0M
[12/04 16:40:07    453s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[12/04 16:40:07    453s] No instances found in the vector
[12/04 16:40:07    453s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1671.0M, DRC: 0)
[12/04 16:40:07    453s] 0 (out of 0) MH cells were successfully legalized.
[12/04 16:40:08    454s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1671.0M
[12/04 16:40:08    454s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1671.0M
[12/04 16:40:08    454s] Iteration 12: Total net bbox = 1.469e+05 (7.35e+04 7.34e+04)
[12/04 16:40:08    454s]               Est.  stn bbox = 1.678e+05 (8.52e+04 8.26e+04)
[12/04 16:40:08    454s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1547.0M
[12/04 16:40:08    454s] OPERPROF: Finished npPlace at level 1, CPU:1.310, REAL:1.318, MEM:1547.0M
[12/04 16:40:08    454s] Move report: Timing Driven Placement moves 4548 insts, mean move: 8.63 um, max move: 151.01 um 
[12/04 16:40:08    454s] 	Max move on inst (cpu/datapath/U14): (769.44, 696.64) --> (761.45, 839.67)
[12/04 16:40:08    454s] no activity file in design. spp won't run.
[12/04 16:40:08    454s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.004, REAL:0.005, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1547.0M
[12/04 16:40:08    454s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/04 16:40:08    454s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.011, REAL:0.022, MEM:1547.0M
[12/04 16:40:08    454s] 
[12/04 16:40:08    454s] Finished Incremental Placement (cpu=0:00:26.1, real=0:00:26.0, mem=1547.0M)
[12/04 16:40:08    454s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/04 16:40:08    454s] Type 'man IMPSP-9025' for more detail.
[12/04 16:40:08    454s] CongRepair sets shifter mode to gplace
[12/04 16:40:08    454s] TDRefine: refinePlace mode is spiral
[12/04 16:40:08    454s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1547.0M
[12/04 16:40:08    454s] z: 2, totalTracks: 1
[12/04 16:40:08    454s] z: 4, totalTracks: 1
[12/04 16:40:08    454s] z: 6, totalTracks: 1
[12/04 16:40:08    454s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:40:08    454s] All LLGs are deleted
[12/04 16:40:08    454s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1547.0M
[12/04 16:40:08    454s] Core basic site is core7T
[12/04 16:40:08    454s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.000, MEM:1547.0M
[12/04 16:40:08    454s] Fast DP-INIT is on for default
[12/04 16:40:08    454s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:40:08    454s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.005, REAL:0.007, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:         Starting CMU at level 5, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:1547.0M
[12/04 16:40:08    454s] 
[12/04 16:40:08    454s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:08    454s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.007, REAL:0.012, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.002, MEM:1547.0M
[12/04 16:40:08    454s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1547.0MB).
[12/04 16:40:08    454s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.037, MEM:1547.0M
[12/04 16:40:08    454s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.011, REAL:0.043, MEM:1547.0M
[12/04 16:40:08    454s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3912764.2
[12/04 16:40:08    454s] OPERPROF:   Starting RefinePlace at level 2, MEM:1547.0M
[12/04 16:40:08    454s] *** Starting refinePlace (0:07:35 mem=1547.0M) ***
[12/04 16:40:08    454s] Total net bbox length = 1.489e+05 (7.531e+04 7.355e+04) (ext = 2.046e+04)
[12/04 16:40:08    454s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:40:08    454s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1547.0M
[12/04 16:40:08    454s] Starting refinePlace ...
[12/04 16:40:08    454s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/04 16:40:08    454s] ** Cut row section cpu time 0:00:00.0.
[12/04 16:40:08    454s]    Spread Effort: high, pre-route mode, useDDP on.
[12/04 16:40:08    455s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1547.0MB) @(0:07:35 - 0:07:35).
[12/04 16:40:08    455s] Move report: preRPlace moves 4548 insts, mean move: 1.23 um, max move: 4.98 um 
[12/04 16:40:08    455s] 	Max move on inst (cpu/datapath/regFile/U604): (612.31, 820.11) --> (609.28, 818.16)
[12/04 16:40:08    455s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[12/04 16:40:08    455s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 16:40:08    455s] Placement tweakage begins.
[12/04 16:40:08    455s] wire length = 1.669e+05
[12/04 16:40:08    455s] wire length = 1.613e+05
[12/04 16:40:08    455s] Placement tweakage ends.
[12/04 16:40:08    455s] Move report: tweak moves 598 insts, mean move: 4.51 um, max move: 21.84 um 
[12/04 16:40:08    455s] 	Max move on inst (cpu/datapath/regFile/U17): (631.68, 751.52) --> (609.84, 751.52)
[12/04 16:40:08    455s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1547.0MB) @(0:07:35 - 0:07:35).
[12/04 16:40:08    455s] 
[12/04 16:40:08    455s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 16:40:08    455s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 16:40:08    455s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1547.0MB) @(0:07:35 - 0:07:35).
[12/04 16:40:08    455s] Move report: Detail placement moves 4548 insts, mean move: 1.79 um, max move: 22.24 um 
[12/04 16:40:08    455s] 	Max move on inst (cpu/datapath/regFile/U17): (631.45, 750.89) --> (609.84, 751.52)
[12/04 16:40:08    455s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1547.0MB
[12/04 16:40:08    455s] Statistics of distance of Instance movement in refine placement:
[12/04 16:40:08    455s]   maximum (X+Y) =        22.24 um
[12/04 16:40:08    455s]   inst (cpu/datapath/regFile/U17) with max move: (631.453, 750.894) -> (609.84, 751.52)
[12/04 16:40:08    455s]   mean    (X+Y) =         1.79 um
[12/04 16:40:08    455s] Summary Report:
[12/04 16:40:08    455s] Instances move: 4548 (out of 4548 movable)
[12/04 16:40:08    455s] Instances flipped: 0
[12/04 16:40:08    455s] Mean displacement: 1.79 um
[12/04 16:40:08    455s] Max displacement: 22.24 um (Instance: cpu/datapath/regFile/U17) (631.453, 750.894) -> (609.84, 751.52)
[12/04 16:40:08    455s] 	Length: 3 sites, height: 1 rows, site name: core7T, cell type: INVX2
[12/04 16:40:08    455s] Total instances moved : 4548
[12/04 16:40:08    455s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.263, REAL:0.294, MEM:1547.0M
[12/04 16:40:08    455s] Total net bbox length = 1.449e+05 (7.096e+04 7.390e+04) (ext = 2.053e+04)
[12/04 16:40:08    455s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1547.0MB
[12/04 16:40:08    455s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1547.0MB) @(0:07:35 - 0:07:35).
[12/04 16:40:08    455s] *** Finished refinePlace (0:07:35 mem=1547.0M) ***
[12/04 16:40:08    455s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3912764.2
[12/04 16:40:08    455s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.268, REAL:0.314, MEM:1547.0M
[12/04 16:40:08    455s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1547.0M
[12/04 16:40:08    455s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.006, MEM:1523.0M
[12/04 16:40:08    455s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.285, REAL:0.371, MEM:1523.0M
[12/04 16:40:08    455s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1523.0M
[12/04 16:40:08    455s] Starting Early Global Route congestion estimation: mem = 1523.0M
[12/04 16:40:08    455s] (I)       Started Import and model ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Started Create place DB ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Started Import place data ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Started Read instances and placement ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Started Read nets ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       Started Create route DB ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       == Non-default Options ==
[12/04 16:40:08    455s] (I)       Maximum routing layer                              : 6
[12/04 16:40:08    455s] (I)       Number of threads                                  : 1
[12/04 16:40:08    455s] (I)       Use non-blocking free Dbs wires                    : false
[12/04 16:40:08    455s] (I)       Method to set GCell size                           : row
[12/04 16:40:08    455s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:40:08    455s] (I)       Started Import route data (1T) ( Curr Mem: 1523.02 MB )
[12/04 16:40:08    455s] (I)       ============== Pin Summary ==============
[12/04 16:40:08    455s] (I)       +-------+--------+---------+------------+
[12/04 16:40:08    455s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:40:08    455s] (I)       +-------+--------+---------+------------+
[12/04 16:40:08    455s] (I)       |     1 |  13681 |   98.87 |        Pin |
[12/04 16:40:09    455s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:40:09    455s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:40:09    455s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:40:09    455s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:40:09    455s] (I)       |     6 |    104 |    0.75 |      Upper |
[12/04 16:40:09    455s] (I)       +-------+--------+---------+------------+
[12/04 16:40:09    455s] (I)       Use row-based GCell size
[12/04 16:40:09    455s] (I)       Use row-based GCell align
[12/04 16:40:09    455s] (I)       GCell unit size   : 7840
[12/04 16:40:09    455s] (I)       GCell multiplier  : 1
[12/04 16:40:09    455s] (I)       GCell row height  : 7840
[12/04 16:40:09    455s] (I)       Actual row height : 7840
[12/04 16:40:09    455s] (I)       GCell align ref   : 507360 507360
[12/04 16:40:09    455s] [NR-eGR] Track table information for default rule: 
[12/04 16:40:09    455s] [NR-eGR] METAL1 has no routable track
[12/04 16:40:09    455s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:40:09    455s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:40:09    455s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:40:09    455s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:40:09    455s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:40:09    455s] (I)       ============== Default via ===============
[12/04 16:40:09    455s] (I)       +---+------------------+-----------------+
[12/04 16:40:09    455s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:40:09    455s] (I)       +---+------------------+-----------------+
[12/04 16:40:09    455s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:40:09    455s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:40:09    455s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:40:09    455s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:40:09    455s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 16:40:09    455s] (I)       +---+------------------+-----------------+
[12/04 16:40:09    455s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read routing blockages ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read instance blockages ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read PG blockages ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] [NR-eGR] Read 3164 PG shapes
[12/04 16:40:09    455s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read boundary cut boxes ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:40:09    455s] [NR-eGR] #Instance Blockages : 20264
[12/04 16:40:09    455s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:40:09    455s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:40:09    455s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:40:09    455s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.06 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read blackboxes ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:40:09    455s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read prerouted ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:40:09    455s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read unlegalized nets ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read nets ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] [NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[12/04 16:40:09    455s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Set up via pillars ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       early_global_route_priority property id does not exist.
[12/04 16:40:09    455s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Model blockages into capacity
[12/04 16:40:09    455s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 16:40:09    455s] (I)       Started Initialize 3D capacity ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 16:40:09    455s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:40:09    455s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:40:09    455s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:40:09    455s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:40:09    455s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       -- layer congestion ratio --
[12/04 16:40:09    455s] (I)       Layer 1 : 0.100000
[12/04 16:40:09    455s] (I)       Layer 2 : 0.700000
[12/04 16:40:09    455s] (I)       Layer 3 : 0.700000
[12/04 16:40:09    455s] (I)       Layer 4 : 0.700000
[12/04 16:40:09    455s] (I)       Layer 5 : 0.700000
[12/04 16:40:09    455s] (I)       Layer 6 : 0.700000
[12/04 16:40:09    455s] (I)       ----------------------------
[12/04 16:40:09    455s] (I)       Number of ignored nets                =      0
[12/04 16:40:09    455s] (I)       Number of connected nets              =      0
[12/04 16:40:09    455s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:40:09    455s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:40:09    455s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:40:09    455s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.55 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.58 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Read aux data ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Others data preparation ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Started Create route kernel ( Curr Mem: 1523.02 MB )
[12/04 16:40:09    455s] (I)       Ndr track 0 does not exist
[12/04 16:40:09    455s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:40:09    455s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:40:09    455s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:40:09    455s] (I)       Site width          :  1120  (dbu)
[12/04 16:40:09    455s] (I)       Row height          :  7840  (dbu)
[12/04 16:40:09    455s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:40:09    455s] (I)       GCell width         :  7840  (dbu)
[12/04 16:40:09    455s] (I)       GCell height        :  7840  (dbu)
[12/04 16:40:09    455s] (I)       Grid                :   440   440     6
[12/04 16:40:09    455s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:40:09    455s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:40:09    455s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:40:09    455s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:40:09    455s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:40:09    455s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:40:09    455s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:40:09    455s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:40:09    455s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:40:09    455s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:40:09    455s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:40:09    455s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:40:09    455s] (I)       --------------------------------------------------------
[12/04 16:40:09    455s] 
[12/04 16:40:09    455s] [NR-eGR] ============ Routing rule table ============
[12/04 16:40:09    455s] [NR-eGR] Rule id: 0  Nets: 4566 
[12/04 16:40:09    455s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:40:09    455s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:40:09    455s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:40:09    455s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:40:09    455s] [NR-eGR] ========================================
[12/04 16:40:09    455s] [NR-eGR] 
[12/04 16:40:09    455s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:40:09    455s] (I)       blocked tracks on layer2 : = 654746 / 1356520 (48.27%)
[12/04 16:40:09    455s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:40:09    455s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:40:09    455s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:40:09    455s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:40:09    455s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.17 sec, Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.80 sec, Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Reset routing kernel
[12/04 16:40:09    455s] (I)       Started Global Routing ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Started Initialization ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       totalPins=13733  totalGlobalPin=13463 (98.03%)
[12/04 16:40:09    455s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Started Net group 1 ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Started Generate topology ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       total 2D Cap : 3338803 = (1544548 H, 1794255 V)
[12/04 16:40:09    455s] [NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1a Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1a ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Started Pattern routing (1T) ( Curr Mem: 1530.78 MB )
[12/04 16:40:09    455s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1533.53 MB )
[12/04 16:40:09    455s] (I)       Usage: 40300 = (19581 H, 20719 V) = (1.27% H, 1.15% V) = (7.676e+04um H, 8.122e+04um V)
[12/04 16:40:09    455s] (I)       Started Add via demand to 2D ( Curr Mem: 1533.53 MB )
[12/04 16:40:09    455s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1b Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1b ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Usage: 40300 = (19581 H, 20719 V) = (1.27% H, 1.15% V) = (7.676e+04um H, 8.122e+04um V)
[12/04 16:40:09    455s] (I)       Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.579760e+05um
[12/04 16:40:09    455s] (I)       Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/04 16:40:09    455s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:40:09    455s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1c Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1c ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Usage: 40300 = (19581 H, 20719 V) = (1.27% H, 1.15% V) = (7.676e+04um H, 8.122e+04um V)
[12/04 16:40:09    455s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1d Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1d ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Usage: 40300 = (19581 H, 20719 V) = (1.27% H, 1.15% V) = (7.676e+04um H, 8.122e+04um V)
[12/04 16:40:09    455s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1e Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1e ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Started Route legalization ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Usage: 40300 = (19581 H, 20719 V) = (1.27% H, 1.15% V) = (7.676e+04um H, 8.122e+04um V)
[12/04 16:40:09    455s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.579760e+05um
[12/04 16:40:09    455s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.04 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] (I)       ============  Phase 1l Route ============
[12/04 16:40:09    455s] (I)       Started Phase 1l ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Started Layer assignment (1T) ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.14 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Started Clean cong LA ( Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:09    455s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:40:09    455s] (I)       Layer  2:     713803     18838        48      614985      737135    (45.48%) 
[12/04 16:40:09    455s] (I)       Layer  3:     827961     18248         0      482783      869337    (35.71%) 
[12/04 16:40:09    455s] (I)       Layer  4:     714071      9245         0      612829      739291    (45.32%) 
[12/04 16:40:09    455s] (I)       Layer  5:     720314      3032         1      613081      739039    (45.34%) 
[12/04 16:40:09    455s] (I)       Layer  6:     369766       177         0      295799      380261    (43.75%) 
[12/04 16:40:09    455s] (I)       Total:       3345915     49540        49     2619477     3465063    (43.05%) 
[12/04 16:40:09    455s] (I)       
[12/04 16:40:09    455s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:40:09    455s] [NR-eGR]                        OverCon           OverCon            
[12/04 16:40:09    455s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 16:40:09    455s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/04 16:40:09    455s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:40:09    455s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:09    455s] [NR-eGR]  METAL2  (2)        44( 0.04%)         1( 0.00%)   ( 0.04%) 
[12/04 16:40:09    455s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:09    455s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:09    455s] [NR-eGR]  METAL5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:09    455s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:09    455s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:40:09    455s] [NR-eGR] Total               45( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/04 16:40:09    455s] [NR-eGR] 
[12/04 16:40:09    455s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.29 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Started Export 3D cong map ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       total 2D Cap : 3347902 = (1549228 H, 1798674 V)
[12/04 16:40:10    455s] (I)       Started Export 2D cong map ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:40:10    455s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:40:10    455s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] Early Global Route congestion estimation runtime: 1.15 seconds, mem = 1536.5M
[12/04 16:40:10    455s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.145, REAL:1.147, MEM:1536.5M
[12/04 16:40:10    455s] OPERPROF: Starting HotSpotCal at level 1, MEM:1536.5M
[12/04 16:40:10    455s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:10    455s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:40:10    455s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:10    455s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:40:10    455s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:10    455s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:40:10    455s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:40:10    455s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.015, MEM:1536.5M
[12/04 16:40:10    455s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1536.5M
[12/04 16:40:10    455s] Starting Early Global Route wiring: mem = 1536.5M
[12/04 16:40:10    455s] (I)       ============= Track Assignment ============
[12/04 16:40:10    455s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Started Track Assignment (1T) ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[12/04 16:40:10    455s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Run Multi-thread track assignment
[12/04 16:40:10    455s] (I)       Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Started Export ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Started Export DB wires ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Started Export all nets ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Started Set wire vias ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:40:10    455s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 13681
[12/04 16:40:10    455s] [NR-eGR] METAL2  (2V) length: 5.032561e+04um, number of vias: 17633
[12/04 16:40:10    455s] [NR-eGR] METAL3  (3H) length: 6.682788e+04um, number of vias: 3444
[12/04 16:40:10    455s] [NR-eGR] METAL4  (4V) length: 3.546538e+04um, number of vias: 491
[12/04 16:40:10    455s] [NR-eGR] METAL5  (5H) length: 1.167628e+04um, number of vias: 29
[12/04 16:40:10    455s] [NR-eGR] METAL6  (6V) length: 7.039250e+02um, number of vias: 0
[12/04 16:40:10    455s] [NR-eGR] Total length: 1.649991e+05um, number of vias: 35278
[12/04 16:40:10    455s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:40:10    455s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[12/04 16:40:10    455s] [NR-eGR] --------------------------------------------------------------------------
[12/04 16:40:10    455s] (I)       Started Update net boxes ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Started Update timing ( Curr Mem: 1536.50 MB )
[12/04 16:40:10    455s] (I)       Finished Update timing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1526.98 MB )
[12/04 16:40:10    455s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.10 sec, Curr Mem: 1526.98 MB )
[12/04 16:40:10    455s] (I)       Started Postprocess design ( Curr Mem: 1526.98 MB )
[12/04 16:40:10    455s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.98 MB )
[12/04 16:40:10    455s] Early Global Route wiring runtime: 0.18 seconds, mem = 1514.0M
[12/04 16:40:10    455s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.089, REAL:0.183, MEM:1514.0M
[12/04 16:40:10    455s] Tdgp not successfully inited but do clear! skip clearing
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] *** Finished incrementalPlace (cpu=0:00:26.8, real=0:00:29.0)***
[12/04 16:40:10    455s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1514.0M
[12/04 16:40:10    455s] All LLGs are deleted
[12/04 16:40:10    455s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1514.0M
[12/04 16:40:10    455s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1514.0M
[12/04 16:40:10    455s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.009, MEM:1507.0M
[12/04 16:40:10    455s] Start to check current routing status for nets...
[12/04 16:40:10    455s] All nets are already routed correctly.
[12/04 16:40:10    455s] End to check current routing status for nets (mem=1507.0M)
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] Creating Lib Analyzer ...
[12/04 16:40:10    455s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:40:10    455s] Summary for sequential cells identification: 
[12/04 16:40:10    455s]   Identified SBFF number: 4
[12/04 16:40:10    455s]   Identified MBFF number: 0
[12/04 16:40:10    455s]   Identified SB Latch number: 0
[12/04 16:40:10    455s]   Identified MB Latch number: 0
[12/04 16:40:10    455s]   Not identified SBFF number: 0
[12/04 16:40:10    455s]   Not identified MBFF number: 0
[12/04 16:40:10    455s]   Not identified SB Latch number: 0
[12/04 16:40:10    455s]   Not identified MB Latch number: 0
[12/04 16:40:10    455s]   Number of sequential cells which are not FFs: 0
[12/04 16:40:10    455s]  Visiting view : wc
[12/04 16:40:10    455s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:40:10    455s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:40:10    455s]  Visiting view : bc
[12/04 16:40:10    455s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:40:10    455s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:40:10    455s] TLC MultiMap info (StdDelay):
[12/04 16:40:10    455s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:40:10    455s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:40:10    455s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:40:10    455s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:40:10    455s]  Setting StdDelay to: 40.9ps
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] Trim Metal Layers:
[12/04 16:40:10    455s] LayerId::1 widthSet size::4
[12/04 16:40:10    455s] LayerId::2 widthSet size::4
[12/04 16:40:10    455s] LayerId::3 widthSet size::4
[12/04 16:40:10    455s] LayerId::4 widthSet size::4
[12/04 16:40:10    455s] LayerId::5 widthSet size::4
[12/04 16:40:10    455s] LayerId::6 widthSet size::3
[12/04 16:40:10    455s] Updating RC grid for preRoute extraction ...
[12/04 16:40:10    455s] eee: pegSigSF::1.070000
[12/04 16:40:10    455s] Initializing multi-corner capacitance tables ... 
[12/04 16:40:10    455s] Initializing multi-corner resistance tables ...
[12/04 16:40:10    455s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:40:10    455s] eee: l::2 avDens::0.037429 usedTrk::1283.816453 availTrk::34300.000000 sigTrk::1283.816453
[12/04 16:40:10    455s] eee: l::3 avDens::0.050111 usedTrk::1704.792860 availTrk::34020.000000 sigTrk::1704.792860
[12/04 16:40:10    455s] eee: l::4 avDens::0.061755 usedTrk::1158.516834 availTrk::18760.000000 sigTrk::1158.516834
[12/04 16:40:10    455s] eee: l::5 avDens::0.045969 usedTrk::424.758164 availTrk::9240.000000 sigTrk::424.758164
[12/04 16:40:10    455s] eee: l::6 avDens::0.030180 usedTrk::17.957270 availTrk::595.000000 sigTrk::17.957270
[12/04 16:40:10    455s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:10    455s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.263274 ; uaWl: 1.000000 ; uaWlH: 0.289975 ; aWlH: 0.000000 ; Pmax: 0.848200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:40:10    455s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:40:10    455s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:40:10    455s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:10    455s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:36 mem=1513.0M
[12/04 16:40:10    455s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:36 mem=1513.0M
[12/04 16:40:10    455s] Creating Lib Analyzer, finished. 
[12/04 16:40:10    455s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4606 and nets=4670 using extraction engine 'preRoute' .
[12/04 16:40:10    455s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 16:40:10    455s] RC Extraction called in multi-corner(2) mode.
[12/04 16:40:10    455s] RCMode: PreRoute
[12/04 16:40:10    455s]       RC Corner Indexes            0       1   
[12/04 16:40:10    455s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 16:40:10    455s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:10    455s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:10    455s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:10    455s] Shrink Factor                : 1.00000
[12/04 16:40:10    455s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 16:40:10    455s] Using capacitance table file ...
[12/04 16:40:10    455s] 
[12/04 16:40:10    455s] Trim Metal Layers:
[12/04 16:40:10    455s] LayerId::1 widthSet size::4
[12/04 16:40:10    455s] LayerId::2 widthSet size::4
[12/04 16:40:10    455s] LayerId::3 widthSet size::4
[12/04 16:40:10    455s] LayerId::4 widthSet size::4
[12/04 16:40:10    455s] LayerId::5 widthSet size::4
[12/04 16:40:10    455s] LayerId::6 widthSet size::3
[12/04 16:40:10    455s] Updating RC grid for preRoute extraction ...
[12/04 16:40:10    455s] eee: pegSigSF::1.070000
[12/04 16:40:10    455s] Initializing multi-corner capacitance tables ... 
[12/04 16:40:10    455s] Initializing multi-corner resistance tables ...
[12/04 16:40:10    455s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:40:10    455s] eee: l::2 avDens::0.037429 usedTrk::1283.816453 availTrk::34300.000000 sigTrk::1283.816453
[12/04 16:40:10    455s] eee: l::3 avDens::0.050111 usedTrk::1704.792860 availTrk::34020.000000 sigTrk::1704.792860
[12/04 16:40:10    455s] eee: l::4 avDens::0.061755 usedTrk::1158.516834 availTrk::18760.000000 sigTrk::1158.516834
[12/04 16:40:10    455s] eee: l::5 avDens::0.045969 usedTrk::424.758164 availTrk::9240.000000 sigTrk::424.758164
[12/04 16:40:10    455s] eee: l::6 avDens::0.030180 usedTrk::17.957270 availTrk::595.000000 sigTrk::17.957270
[12/04 16:40:10    455s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:10    455s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.263274 ; uaWl: 1.000000 ; uaWlH: 0.289975 ; aWlH: 0.000000 ; Pmax: 0.848200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:40:10    455s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1513.000M)
[12/04 16:40:10    455s] Compute RC Scale Done ...
[12/04 16:40:10    455s] **optDesign ... cpu = 0:00:31, real = 0:00:37, mem = 1409.3M, totSessionCpu=0:07:36 **
[12/04 16:40:10    455s] #################################################################################
[12/04 16:40:10    455s] # Design Stage: PreRoute
[12/04 16:40:10    455s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:40:10    455s] # Design Mode: 180nm
[12/04 16:40:10    455s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:40:10    455s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:40:10    455s] # Signoff Settings: SI Off 
[12/04 16:40:10    455s] #################################################################################
[12/04 16:40:10    455s] Calculate delays in BcWc mode...
[12/04 16:40:10    455s] Topological Sorting (REAL = 0:00:00.0, MEM = 1507.0M, InitMEM = 1507.0M)
[12/04 16:40:10    455s] Start delay calculation (fullDC) (1 T). (MEM=1507.02)
[12/04 16:40:10    455s] End AAE Lib Interpolated Model. (MEM=1518.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:40:11    456s] Total number of fetched objects 4618
[12/04 16:40:11    456s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:40:11    456s] End delay calculation. (MEM=1526.96 CPU=0:00:00.3 REAL=0:00:01.0)
[12/04 16:40:11    456s] End delay calculation (fullDC). (MEM=1526.96 CPU=0:00:00.4 REAL=0:00:01.0)
[12/04 16:40:11    456s] *** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1527.0M) ***
[12/04 16:40:11    456s] *** IncrReplace #1 [finish] : cpu/real = 0:00:27.6/0:00:30.1 (0.9), totSession cpu/real = 0:07:36.3/1:49:52.9 (0.1), mem = 1527.0M
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] =============================================================================================
[12/04 16:40:11    456s]  Step TAT Report for IncrReplace #1                                             20.15-s105_1
[12/04 16:40:11    456s] =============================================================================================
[12/04 16:40:11    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:11    456s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/04 16:40:11    456s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:11    456s] [ LibAnalyzerInit        ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:40:11    456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:11    456s] [ MISC                   ]          0:00:29.4  (  97.8 % )     0:00:29.4 /  0:00:27.0    0.9
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s]  IncrReplace #1 TOTAL               0:00:30.1  ( 100.0 % )     0:00:30.1 /  0:00:27.6    0.9
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:11    456s] *** Check timing (0:00:00.0)
[12/04 16:40:11    456s] Deleting Lib Analyzer.
[12/04 16:40:11    456s] Begin: GigaOpt Optimization in WNS mode
[12/04 16:40:11    456s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[12/04 16:40:11    456s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:40:11    456s] Info: 52 io nets excluded
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:11    456s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:11    456s] *Info: 32 ununiquified hinsts
[12/04 16:40:11    456s] *** WnsOpt #1 [begin] : totSession cpu/real = 0:07:36.3/1:49:53.0 (0.1), mem = 1543.0M
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.7
[12/04 16:40:11    456s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:40:11    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:40:11    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:1543.0M
[12/04 16:40:11    456s] z: 2, totalTracks: 1
[12/04 16:40:11    456s] z: 4, totalTracks: 1
[12/04 16:40:11    456s] z: 6, totalTracks: 1
[12/04 16:40:11    456s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 16:40:11    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1543.0M
[12/04 16:40:11    456s] Core basic site is core7T
[12/04 16:40:11    456s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1543.0M
[12/04 16:40:11    456s] Fast DP-INIT is on for default
[12/04 16:40:11    456s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/04 16:40:11    456s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.013, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:     Starting CMU at level 3, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1543.0M
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:11    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.024, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1543.0M
[12/04 16:40:11    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1543.0M
[12/04 16:40:11    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1543.0MB).
[12/04 16:40:11    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.048, MEM:1543.0M
[12/04 16:40:11    456s] TotalInstCnt at PhyDesignMc Initialization: 4,548
[12/04 16:40:11    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] ### Creating RouteCongInterface, started
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] Creating Lib Analyzer ...
[12/04 16:40:11    456s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:40:11    456s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:40:11    456s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:11    456s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] Creating Lib Analyzer, finished. 
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] #optDebug: {0, 1.000}
[12/04 16:40:11    456s] ### Creating RouteCongInterface, finished
[12/04 16:40:11    456s] {MG  {5 0 44.8 1.0973} }
[12/04 16:40:11    456s] ### Creating LA Mngr. totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:36 mem=1543.0M
[12/04 16:40:11    456s] *info: 52 io nets excluded
[12/04 16:40:11    456s] *info: 2 multi-driver nets excluded.
[12/04 16:40:11    456s] *info: 50 no-driver nets excluded.
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:11    456s] Type 'man IMPOPT-3213' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:11    456s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:11    456s] *Info: 32 ununiquified hinsts
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3912764.1
[12/04 16:40:11    456s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/04 16:40:11    456s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 4.61
[12/04 16:40:11    456s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/04 16:40:11    456s] Bottom Preferred Layer:
[12/04 16:40:11    456s]     None
[12/04 16:40:11    456s] Via Pillar Rule:
[12/04 16:40:11    456s]     None
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1578.0M) ***
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3912764.1
[12/04 16:40:11    456s] Total-nets :: 4618, Stn-nets :: 52, ratio :: 1.12603 %
[12/04 16:40:11    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1559.0M
[12/04 16:40:11    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:1506.0M
[12/04 16:40:11    456s] TotalInstCnt at PhyDesignMc Destruction: 4,548
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.7
[12/04 16:40:11    456s] *** WnsOpt #1 [finish] : cpu/real = 0:00:00.3/0:00:00.4 (0.7), totSession cpu/real = 0:07:36.6/1:49:53.4 (0.1), mem = 1506.0M
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] =============================================================================================
[12/04 16:40:11    456s]  Step TAT Report for WnsOpt #1                                                  20.15-s105_1
[12/04 16:40:11    456s] =============================================================================================
[12/04 16:40:11    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:11    456s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  23.7 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:11    456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:11    456s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  20.2 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 16:40:11    456s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:40:11    456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:11    456s] [ TransformInit          ]      1   0:00:00.1  (  22.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:11    456s] [ MISC                   ]          0:00:00.1  (  27.2 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s]  WnsOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    0.7
[12/04 16:40:11    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] End: GigaOpt Optimization in WNS mode
[12/04 16:40:11    456s] *** Check timing (0:00:00.0)
[12/04 16:40:11    456s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/04 16:40:11    456s] Deleting Lib Analyzer.
[12/04 16:40:11    456s] Begin: GigaOpt Optimization in TNS mode
[12/04 16:40:11    456s] **INFO: Flow update: Low effort is not optimizable.
[12/04 16:40:11    456s] **INFO: Flow update: High effort is not optimizable.
[12/04 16:40:11    456s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[12/04 16:40:11    456s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:40:11    456s] Info: 52 io nets excluded
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:11    456s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:11    456s] *Info: 32 ununiquified hinsts
[12/04 16:40:11    456s] *** TnsOpt #1 [begin] : totSession cpu/real = 0:07:36.6/1:49:53.5 (0.1), mem = 1506.0M
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.8
[12/04 16:40:11    456s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:40:11    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=1506.0M
[12/04 16:40:11    456s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:40:11    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:1506.0M
[12/04 16:40:11    456s] z: 2, totalTracks: 1
[12/04 16:40:11    456s] z: 4, totalTracks: 1
[12/04 16:40:11    456s] z: 6, totalTracks: 1
[12/04 16:40:11    456s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:40:11    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1506.0M
[12/04 16:40:11    456s] OPERPROF:     Starting CMU at level 3, MEM:1506.0M
[12/04 16:40:11    456s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1506.0M
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:11    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.011, MEM:1506.0M
[12/04 16:40:11    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1506.0M
[12/04 16:40:11    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.003, MEM:1506.0M
[12/04 16:40:11    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1506.0MB).
[12/04 16:40:11    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.037, MEM:1506.0M
[12/04 16:40:11    456s] TotalInstCnt at PhyDesignMc Initialization: 4,548
[12/04 16:40:11    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=1506.0M
[12/04 16:40:11    456s] ### Creating RouteCongInterface, started
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] Creating Lib Analyzer ...
[12/04 16:40:11    456s] Total number of usable buffers from Lib Analyzer: 1 ( BUFX1)
[12/04 16:40:11    456s] Total number of usable inverters from Lib Analyzer: 6 ( INVX2 INVX1 INVX4 INVX8 INVX16 INVX32)
[12/04 16:40:11    456s] Total number of usable delay cells from Lib Analyzer: 0 ()
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:11    456s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:37 mem=1508.0M
[12/04 16:40:11    456s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:37 mem=1508.0M
[12/04 16:40:11    456s] Creating Lib Analyzer, finished. 
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.8500} {6, 0.135, 0.8500} 
[12/04 16:40:11    456s] 
[12/04 16:40:11    456s] #optDebug: {0, 1.000}
[12/04 16:40:11    456s] ### Creating RouteCongInterface, finished
[12/04 16:40:11    456s] {MG  {5 0 44.8 1.0973} }
[12/04 16:40:11    456s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1508.0M
[12/04 16:40:11    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1508.0M
[12/04 16:40:11    456s] *info: 52 io nets excluded
[12/04 16:40:11    456s] *info: 2 multi-driver nets excluded.
[12/04 16:40:11    456s] *info: 50 no-driver nets excluded.
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:11    456s] Type 'man IMPOPT-3213' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:11    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:11    456s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:11    456s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:11    456s] *Info: 32 ununiquified hinsts
[12/04 16:40:11    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3912764.2
[12/04 16:40:11    456s] PathGroup :  reg2reg  TargetSlack : 0.0409 
[12/04 16:40:11    456s] ** GigaOpt Optimizer WNS Slack 0.061 TNS Slack 0.000 Density 4.61
[12/04 16:40:11    456s] Optimizer TNS Opt
[12/04 16:40:11    456s] OptDebug: Start of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/04 16:40:12    456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1527.1M
[12/04 16:40:12    456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:1527.1M
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1527.1M) ***
[12/04 16:40:12    456s] OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/04 16:40:12    456s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[12/04 16:40:12    456s] Bottom Preferred Layer:
[12/04 16:40:12    456s]     None
[12/04 16:40:12    456s] Via Pillar Rule:
[12/04 16:40:12    456s]     None
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:01.0 mem=1527.1M) ***
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3912764.2
[12/04 16:40:12    456s] Total-nets :: 4618, Stn-nets :: 52, ratio :: 1.12603 %
[12/04 16:40:12    456s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1508.0M
[12/04 16:40:12    456s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1506.0M
[12/04 16:40:12    456s] TotalInstCnt at PhyDesignMc Destruction: 4,548
[12/04 16:40:12    456s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.8
[12/04 16:40:12    456s] *** TnsOpt #1 [finish] : cpu/real = 0:00:00.2/0:00:00.3 (0.7), totSession cpu/real = 0:07:36.8/1:49:53.8 (0.1), mem = 1506.0M
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] =============================================================================================
[12/04 16:40:12    456s]  Step TAT Report for TnsOpt #1                                                  20.15-s105_1
[12/04 16:40:12    456s] =============================================================================================
[12/04 16:40:12    456s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:12    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:12    456s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:12    456s] [ LibAnalyzerInit        ]      1   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:12    456s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:12    456s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  19.6 % )     0:00:00.1 /  0:00:00.0    0.4
[12/04 16:40:12    456s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:40:12    456s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:12    456s] [ TransformInit          ]      1   0:00:00.1  (  29.4 % )     0:00:00.1 /  0:00:00.1    0.7
[12/04 16:40:12    456s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:12    456s] [ MISC                   ]          0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.0    0.3
[12/04 16:40:12    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:12    456s]  TnsOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.6
[12/04 16:40:12    456s] ---------------------------------------------------------------------------------------------
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] End: GigaOpt Optimization in TNS mode
[12/04 16:40:12    456s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/04 16:40:12    456s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:40:12    456s] Info: 52 io nets excluded
[12/04 16:40:12    456s] **WARN: (IMPECO-560):	The netlist is not unique, because the module 'pad_out_buffered' is instantiated multiple times. Make the netlist unique by running 'set init_design_uniquify 1' before loading the design to avoid the problem.
[12/04 16:40:12    456s] Type 'man IMPECO-560' for more detail.
[12/04 16:40:12    456s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:12    456s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:12    456s] *Info: 32 ununiquified hinsts
[12/04 16:40:12    456s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1506.0M
[12/04 16:40:12    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1506.0M
[12/04 16:40:12    456s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/04 16:40:12    456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:40:12    456s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=1525.1M
[12/04 16:40:12    456s] OPERPROF: Starting DPlace-Init at level 1, MEM:1525.1M
[12/04 16:40:12    456s] z: 2, totalTracks: 1
[12/04 16:40:12    456s] z: 4, totalTracks: 1
[12/04 16:40:12    456s] z: 6, totalTracks: 1
[12/04 16:40:12    456s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:40:12    456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1525.1M
[12/04 16:40:12    456s] OPERPROF:     Starting CMU at level 3, MEM:1525.1M
[12/04 16:40:12    456s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1525.1M
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:12    456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.011, MEM:1525.1M
[12/04 16:40:12    456s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1525.1M
[12/04 16:40:12    456s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1525.1M
[12/04 16:40:12    456s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1525.1MB).
[12/04 16:40:12    456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.041, MEM:1525.1M
[12/04 16:40:12    456s] TotalInstCnt at PhyDesignMc Initialization: 4,548
[12/04 16:40:12    456s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=1525.1M
[12/04 16:40:12    456s] Begin: Area Reclaim Optimization
[12/04 16:40:12    456s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:07:36.9/1:49:53.9 (0.1), mem = 1525.1M
[12/04 16:40:12    456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.9
[12/04 16:40:12    456s] ### Creating RouteCongInterface, started
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[12/04 16:40:12    456s] 
[12/04 16:40:12    456s] #optDebug: {0, 1.000}
[12/04 16:40:12    456s] ### Creating RouteCongInterface, finished
[12/04 16:40:12    456s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1525.1M
[12/04 16:40:12    456s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1525.1M
[12/04 16:40:12    456s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1525.1M
[12/04 16:40:12    456s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1525.1M
[12/04 16:40:12    456s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.61
[12/04 16:40:12    456s] +---------+---------+--------+--------+------------+--------+
[12/04 16:40:12    456s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/04 16:40:12    456s] +---------+---------+--------+--------+------------+--------+
[12/04 16:40:12    456s] |    4.61%|        -|   0.000|   0.000|   0:00:00.0| 1525.1M|
[12/04 16:40:12    456s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 16:40:12    456s] |    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1525.1M|
[12/04 16:40:12    457s] |    4.61%|        3|   0.000|   0.000|   0:00:00.0| 1569.7M|
[12/04 16:40:12    457s] |    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1569.7M|
[12/04 16:40:12    457s] #optDebug: <stH: 3.9200 MiSeL: 160.1280>
[12/04 16:40:12    457s] |    4.61%|        0|   0.000|   0.000|   0:00:00.0| 1569.7M|
[12/04 16:40:12    457s] +---------+---------+--------+--------+------------+--------+
[12/04 16:40:12    457s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.61
[12/04 16:40:12    457s] 
[12/04 16:40:12    457s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 0 **
[12/04 16:40:12    457s] --------------------------------------------------------------
[12/04 16:40:12    457s] |                                   | Total     | Sequential |
[12/04 16:40:12    457s] --------------------------------------------------------------
[12/04 16:40:12    457s] | Num insts resized                 |       0  |       0    |
[12/04 16:40:12    457s] | Num insts undone                  |       0  |       0    |
[12/04 16:40:12    457s] | Num insts Downsized               |       0  |       0    |
[12/04 16:40:12    457s] | Num insts Samesized               |       0  |       0    |
[12/04 16:40:12    457s] | Num insts Upsized                 |       0  |       0    |
[12/04 16:40:12    457s] | Num multiple commits+uncommits    |       0  |       -    |
[12/04 16:40:12    457s] --------------------------------------------------------------
[12/04 16:40:12    457s] Bottom Preferred Layer:
[12/04 16:40:12    457s]     None
[12/04 16:40:12    457s] Via Pillar Rule:
[12/04 16:40:12    457s]     None
[12/04 16:40:12    457s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[12/04 16:40:12    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:       Starting CMU at level 4, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.007, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.004, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.001, REAL:0.002, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.024, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.026, MEM:1569.7M
[12/04 16:40:12    457s] TDRefine: refinePlace mode is spiral
[12/04 16:40:12    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3912764.3
[12/04 16:40:12    457s] OPERPROF: Starting RefinePlace at level 1, MEM:1569.7M
[12/04 16:40:12    457s] *** Starting refinePlace (0:07:37 mem=1569.7M) ***
[12/04 16:40:12    457s] Total net bbox length = 1.446e+05 (7.089e+04 7.369e+04) (ext = 2.053e+04)
[12/04 16:40:12    457s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:40:12    457s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1569.7M
[12/04 16:40:12    457s] Starting refinePlace ...
[12/04 16:40:12    457s] One DDP V2 for no tweak run.
[12/04 16:40:12    457s] 
[12/04 16:40:12    457s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 16:40:12    457s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/04 16:40:12    457s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1569.7MB) @(0:07:37 - 0:07:37).
[12/04 16:40:12    457s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:40:12    457s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.7MB
[12/04 16:40:12    457s] Statistics of distance of Instance movement in refine placement:
[12/04 16:40:12    457s]   maximum (X+Y) =         0.00 um
[12/04 16:40:12    457s]   mean    (X+Y) =         0.00 um
[12/04 16:40:12    457s] Summary Report:
[12/04 16:40:12    457s] Instances move: 0 (out of 4545 movable)
[12/04 16:40:12    457s] Instances flipped: 0
[12/04 16:40:12    457s] Mean displacement: 0.00 um
[12/04 16:40:12    457s] Max displacement: 0.00 um 
[12/04 16:40:12    457s] Total instances moved : 0
[12/04 16:40:12    457s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.033, REAL:0.067, MEM:1569.7M
[12/04 16:40:12    457s] Total net bbox length = 1.446e+05 (7.089e+04 7.369e+04) (ext = 2.053e+04)
[12/04 16:40:12    457s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1569.7MB
[12/04 16:40:12    457s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1569.7MB) @(0:07:37 - 0:07:37).
[12/04 16:40:12    457s] *** Finished refinePlace (0:07:37 mem=1569.7M) ***
[12/04 16:40:12    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3912764.3
[12/04 16:40:12    457s] OPERPROF: Finished RefinePlace at level 1, CPU:0.039, REAL:0.091, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.005, MEM:1569.7M
[12/04 16:40:12    457s] *** maximum move = 0.00 um ***
[12/04 16:40:12    457s] *** Finished re-routing un-routed nets (1569.7M) ***
[12/04 16:40:12    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Starting CMU at level 3, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.006, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:1569.7M
[12/04 16:40:12    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.019, MEM:1569.7M
[12/04 16:40:12    457s] 
[12/04 16:40:12    457s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1569.7M) ***
[12/04 16:40:12    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.9
[12/04 16:40:12    457s] *** AreaOpt #2 [finish] : cpu/real = 0:00:00.4/0:00:00.8 (0.5), totSession cpu/real = 0:07:37.3/1:49:54.8 (0.1), mem = 1569.7M
[12/04 16:40:12    457s] 
[12/04 16:40:12    457s] =============================================================================================
[12/04 16:40:12    457s]  Step TAT Report for AreaOpt #2                                                 20.15-s105_1
[12/04 16:40:12    457s] =============================================================================================
[12/04 16:40:12    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:12    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:12    457s] [ RefinePlace            ]      1   0:00:00.2  (  24.2 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 16:40:12    457s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:12    457s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 16:40:13    457s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ OptSingleIteration     ]      4   0:00:00.0  (   5.4 % )     0:00:00.2 /  0:00:00.2    0.9
[12/04 16:40:13    457s] [ OptGetWeight           ]    186   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ OptEval                ]    186   0:00:00.2  (  19.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/04 16:40:13    457s] [ OptCommit              ]    186   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.0
[12/04 16:40:13    457s] [ PostCommitDelayUpdate  ]    186   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/04 16:40:13    457s] [ IncrDelayCalc          ]     12   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ MISC                   ]          0:00:00.4  (  43.8 % )     0:00:00.4 /  0:00:00.1    0.2
[12/04 16:40:13    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:13    457s]  AreaOpt #2 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.4    0.5
[12/04 16:40:13    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1550.7M
[12/04 16:40:13    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.009, MEM:1508.7M
[12/04 16:40:13    457s] TotalInstCnt at PhyDesignMc Destruction: 4,545
[12/04 16:40:13    457s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=1508.65M, totSessionCpu=0:07:37).
[12/04 16:40:13    457s] Begin: GigaOpt postEco DRV Optimization
[12/04 16:40:13    457s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/04 16:40:13    457s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:07:37.3/1:49:54.8 (0.1), mem = 1508.7M
[12/04 16:40:13    457s] Info: 128 multi-instantiated hierarchical instance nets excluded from IPO operation.
[12/04 16:40:13    457s] Info: 52 io nets excluded
[12/04 16:40:13    457s] **WARN: (EMS-27):	Message (IMPECO-560) has exceeded the current message display limit of 20.
[12/04 16:40:13    457s] To increase the message display limit, refer to the product command reference manual.
[12/04 16:40:13    457s] **WARN: (IMPOPT-3115):	Netlist is not uniquified, optimization will be ignoring nets around modules that are not uniquified.
[12/04 16:40:13    457s] Type 'man IMPOPT-3115' for more detail.
[12/04 16:40:13    457s] *Info: 32 ununiquified hinsts
[12/04 16:40:13    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3912764.10
[12/04 16:40:13    457s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/04 16:40:13    457s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=1508.7M
[12/04 16:40:13    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:1508.7M
[12/04 16:40:13    457s] z: 2, totalTracks: 1
[12/04 16:40:13    457s] z: 4, totalTracks: 1
[12/04 16:40:13    457s] z: 6, totalTracks: 1
[12/04 16:40:13    457s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 
[12/04 16:40:13    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1508.7M
[12/04 16:40:13    457s] OPERPROF:     Starting CMU at level 3, MEM:1508.7M
[12/04 16:40:13    457s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1508.7M
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:13    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.008, MEM:1508.7M
[12/04 16:40:13    457s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1508.7M
[12/04 16:40:13    457s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.004, MEM:1508.7M
[12/04 16:40:13    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1508.7MB).
[12/04 16:40:13    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.036, MEM:1508.7M
[12/04 16:40:13    457s] TotalInstCnt at PhyDesignMc Initialization: 4,545
[12/04 16:40:13    457s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=1508.7M
[12/04 16:40:13    457s] ### Creating RouteCongInterface, started
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] #optDebug:  {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] #optDebug: {0, 1.000}
[12/04 16:40:13    457s] ### Creating RouteCongInterface, finished
[12/04 16:40:13    457s] {MG  {5 0 44.8 1.0973} }
[12/04 16:40:13    457s] ### Creating LA Mngr. totSessionCpu=0:07:37 mem=1508.7M
[12/04 16:40:13    457s] ### Creating LA Mngr, finished. totSessionCpu=0:07:37 mem=1508.7M
[12/04 16:40:13    457s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1527.7M
[12/04 16:40:13    457s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1527.7M
[12/04 16:40:13    457s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:40:13    457s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/04 16:40:13    457s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:40:13    457s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/04 16:40:13    457s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:40:13    457s] Info: violation cost 0.633717 (cap = 0.000000, tran = 0.633717, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:40:13    457s] |     3|    34|    -0.05|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.61%|          |         |
[12/04 16:40:13    457s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:40:13    457s] |     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       3|       0|       0|  4.61%| 0:00:00.0|  1589.5M|
[12/04 16:40:13    457s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/04 16:40:13    457s] |     0|     0|     0.00|    24|    24|    -0.01|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  4.61%| 0:00:00.0|  1589.5M|
[12/04 16:40:13    457s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] ###############################################################################
[12/04 16:40:13    457s] #
[12/04 16:40:13    457s] #  Large fanout net report:  
[12/04 16:40:13    457s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/04 16:40:13    457s] #     - current density: 4.61
[12/04 16:40:13    457s] #
[12/04 16:40:13    457s] #  List of high fanout nets:
[12/04 16:40:13    457s] #
[12/04 16:40:13    457s] ###############################################################################
[12/04 16:40:13    457s] Bottom Preferred Layer:
[12/04 16:40:13    457s]     None
[12/04 16:40:13    457s] Via Pillar Rule:
[12/04 16:40:13    457s]     None
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] =======================================================================
[12/04 16:40:13    457s]                 Reasons for remaining drv violations
[12/04 16:40:13    457s] =======================================================================
[12/04 16:40:13    457s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] MultiBuffering failure reasons
[12/04 16:40:13    457s] ------------------------------------------------
[12/04 16:40:13    457s] *info:    24 net(s): Could not be fixed as the net is considered as IPO ignored by the process.
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1589.5M) ***
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Total-nets :: 4618, Stn-nets :: 59, ratio :: 1.27761 %
[12/04 16:40:13    457s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1570.4M
[12/04 16:40:13    457s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.008, MEM:1508.4M
[12/04 16:40:13    457s] TotalInstCnt at PhyDesignMc Destruction: 4,548
[12/04 16:40:13    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3912764.10
[12/04 16:40:13    457s] *** DrvOpt #4 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.6), totSession cpu/real = 0:07:37.5/1:49:55.2 (0.1), mem = 1508.4M
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] =============================================================================================
[12/04 16:40:13    457s]  Step TAT Report for DrvOpt #4                                                  20.15-s105_1
[12/04 16:40:13    457s] =============================================================================================
[12/04 16:40:13    457s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:13    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:13    457s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  17.7 % )     0:00:00.1 /  0:00:00.0    0.5
[12/04 16:40:13    457s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 16:40:13    457s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 16:40:13    457s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ OptEval                ]      2   0:00:00.0  (   5.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/04 16:40:13    457s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ IncrDelayCalc          ]      7   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ DrvFindVioNets         ]      3   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    1.5
[12/04 16:40:13    457s] [ DrvComputeSummary      ]      3   0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.0    0.0
[12/04 16:40:13    457s] [ MISC                   ]          0:00:00.2  (  42.8 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 16:40:13    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:13    457s]  DrvOpt #4 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.2    0.6
[12/04 16:40:13    457s] ---------------------------------------------------------------------------------------------
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] End: GigaOpt postEco DRV Optimization
[12/04 16:40:13    457s] **INFO: Flow update: High effort is not optimizable.
[12/04 16:40:13    457s] Running refinePlace -preserveRouting true -hardFence false
[12/04 16:40:13    457s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1508.4M
[12/04 16:40:13    457s] z: 2, totalTracks: 1
[12/04 16:40:13    457s] z: 4, totalTracks: 1
[12/04 16:40:13    457s] z: 6, totalTracks: 1
[12/04 16:40:13    457s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 
[12/04 16:40:13    457s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:         Starting CMU at level 5, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.000, MEM:1508.4M
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Bad Lib Cell Checking (CMU) is done! (0)
[12/04 16:40:13    457s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.011, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.004, MEM:1508.4M
[12/04 16:40:13    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1508.4MB).
[12/04 16:40:13    457s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.027, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.028, MEM:1508.4M
[12/04 16:40:13    457s] TDRefine: refinePlace mode is spiral
[12/04 16:40:13    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3912764.4
[12/04 16:40:13    457s] OPERPROF:   Starting RefinePlace at level 2, MEM:1508.4M
[12/04 16:40:13    457s] *** Starting refinePlace (0:07:38 mem=1508.4M) ***
[12/04 16:40:13    457s] Total net bbox length = 1.447e+05 (7.098e+04 7.369e+04) (ext = 2.053e+04)
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Starting Small incrNP...
[12/04 16:40:13    457s] User Input Parameters:
[12/04 16:40:13    457s] - Congestion Driven    : Off
[12/04 16:40:13    457s] - Timing Driven        : Off
[12/04 16:40:13    457s] - Area-Violation Based : Off
[12/04 16:40:13    457s] - Start Rollback Level : -5
[12/04 16:40:13    457s] - Legalized            : On
[12/04 16:40:13    457s] - Window Based         : Off
[12/04 16:40:13    457s] - eDen incr mode       : Off
[12/04 16:40:13    457s] - Small incr mode      : On
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1508.4M
[12/04 16:40:13    457s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.002, MEM:1508.4M
[12/04 16:40:13    457s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1024 )
[12/04 16:40:13    457s] Density distribution unevenness ratio = 87.226%
[12/04 16:40:13    457s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.003, REAL:0.003, MEM:1508.4M
[12/04 16:40:13    457s] cost 0.745714, thresh 1.000000
[12/04 16:40:13    457s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1508.4M)
[12/04 16:40:13    457s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/04 16:40:13    457s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1508.4M
[12/04 16:40:13    457s] Starting refinePlace ...
[12/04 16:40:13    457s] One DDP V2 for no tweak run.
[12/04 16:40:13    457s]   Spread Effort: high, pre-route mode, useDDP on.
[12/04 16:40:13    457s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1508.4MB) @(0:07:38 - 0:07:38).
[12/04 16:40:13    457s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/04 16:40:13    457s] wireLenOptFixPriorityInst 0 inst fixed
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Running Spiral with 1 thread in Normal Mode  fetchWidth=225 
[12/04 16:40:13    457s] Move report: legalization moves 6 insts, mean move: 2.80 um, max move: 6.72 um spiral
[12/04 16:40:13    457s] 	Max move on inst (cpu/datapath/FE_OFC155_src2_9): (845.60, 841.68) --> (848.40, 845.60)
[12/04 16:40:13    457s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1511.5MB) @(0:07:38 - 0:07:38).
[12/04 16:40:13    457s] Move report: Detail placement moves 6 insts, mean move: 2.80 um, max move: 6.72 um 
[12/04 16:40:13    457s] 	Max move on inst (cpu/datapath/FE_OFC155_src2_9): (845.60, 841.68) --> (848.40, 845.60)
[12/04 16:40:13    457s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1511.5MB
[12/04 16:40:13    457s] Statistics of distance of Instance movement in refine placement:
[12/04 16:40:13    457s]   maximum (X+Y) =         6.72 um
[12/04 16:40:13    457s]   inst (cpu/datapath/FE_OFC155_src2_9) with max move: (845.6, 841.68) -> (848.4, 845.6)
[12/04 16:40:13    457s]   mean    (X+Y) =         2.80 um
[12/04 16:40:13    457s] Summary Report:
[12/04 16:40:13    457s] Instances move: 6 (out of 4548 movable)
[12/04 16:40:13    457s] Instances flipped: 0
[12/04 16:40:13    457s] Mean displacement: 2.80 um
[12/04 16:40:13    457s] Max displacement: 6.72 um (Instance: cpu/datapath/FE_OFC155_src2_9) (845.6, 841.68) -> (848.4, 845.6)
[12/04 16:40:13    457s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: BUFX1
[12/04 16:40:13    457s] Total instances moved : 6
[12/04 16:40:13    457s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.046, REAL:0.097, MEM:1511.5M
[12/04 16:40:13    457s] Total net bbox length = 1.447e+05 (7.098e+04 7.369e+04) (ext = 2.053e+04)
[12/04 16:40:13    457s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1511.5MB
[12/04 16:40:13    457s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1511.5MB) @(0:07:38 - 0:07:38).
[12/04 16:40:13    457s] *** Finished refinePlace (0:07:38 mem=1511.5M) ***
[12/04 16:40:13    457s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3912764.4
[12/04 16:40:13    457s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.056, REAL:0.128, MEM:1511.5M
[12/04 16:40:13    457s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1511.5M
[12/04 16:40:13    457s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.008, MEM:1508.5M
[12/04 16:40:13    457s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.070, REAL:0.173, MEM:1508.5M
[12/04 16:40:13    457s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[12/04 16:40:13    457s] GigaOpt: Skipping nonLegal postEco optimization
[12/04 16:40:13    457s] **INFO: Flow update: High effort is not optimizable.
[12/04 16:40:13    457s] VT info 5.61082736635 5
[12/04 16:40:13    457s] No multi-vt cells found. Aborting this optimization step
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Active setup views:
[12/04 16:40:13    457s]  wc
[12/04 16:40:13    457s]   Dominating endpoints: 0
[12/04 16:40:13    457s]   Dominating TNS: -0.000
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Extraction called for design 'sixteenbitcpu_top_pads' of instances=4606 and nets=4670 using extraction engine 'preRoute' .
[12/04 16:40:13    457s] PreRoute RC Extraction called for design sixteenbitcpu_top_pads.
[12/04 16:40:13    457s] RC Extraction called in multi-corner(2) mode.
[12/04 16:40:13    457s] RCMode: PreRoute
[12/04 16:40:13    457s]       RC Corner Indexes            0       1   
[12/04 16:40:13    457s] Capacitance Scaling Factor   : 1.00000 1.00000 
[12/04 16:40:13    457s] Resistance Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:13    457s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:13    457s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[12/04 16:40:13    457s] Shrink Factor                : 1.00000
[12/04 16:40:13    457s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/04 16:40:13    457s] Using capacitance table file ...
[12/04 16:40:13    457s] RC Grid backup saved.
[12/04 16:40:13    457s] 
[12/04 16:40:13    457s] Trim Metal Layers:
[12/04 16:40:13    457s] LayerId::1 widthSet size::4
[12/04 16:40:13    457s] LayerId::2 widthSet size::4
[12/04 16:40:13    457s] LayerId::3 widthSet size::4
[12/04 16:40:13    457s] LayerId::4 widthSet size::4
[12/04 16:40:13    457s] LayerId::5 widthSet size::4
[12/04 16:40:13    457s] LayerId::6 widthSet size::3
[12/04 16:40:13    457s] Skipped RC grid update for preRoute extraction.
[12/04 16:40:13    457s] eee: pegSigSF::1.070000
[12/04 16:40:13    457s] Initializing multi-corner capacitance tables ... 
[12/04 16:40:13    457s] Initializing multi-corner resistance tables ...
[12/04 16:40:13    457s] eee: l::1 avDens::0.138082 usedTrk::9897.722439 availTrk::71680.000000 sigTrk::9897.722439
[12/04 16:40:13    457s] eee: l::2 avDens::0.037429 usedTrk::1283.816453 availTrk::34300.000000 sigTrk::1283.816453
[12/04 16:40:13    457s] eee: l::3 avDens::0.050111 usedTrk::1704.792860 availTrk::34020.000000 sigTrk::1704.792860
[12/04 16:40:13    457s] eee: l::4 avDens::0.061755 usedTrk::1158.516834 availTrk::18760.000000 sigTrk::1158.516834
[12/04 16:40:13    457s] eee: l::5 avDens::0.045969 usedTrk::424.758164 availTrk::9240.000000 sigTrk::424.758164
[12/04 16:40:13    457s] eee: l::6 avDens::0.030180 usedTrk::17.957270 availTrk::595.000000 sigTrk::17.957270
[12/04 16:40:13    457s] {RT wc 0 6 6 {5 0} 1}
[12/04 16:40:13    457s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.263274 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.848200 ; wcR: 0.555600 ; newSi: 0.078100 ; pMod: 81 ; 
[12/04 16:40:13    457s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1494.949M)
[12/04 16:40:13    457s] Skewing Data Summary (End_of_FINAL)
[12/04 16:40:13    457s] --------------------------------------------------
[12/04 16:40:13    457s]  Total skewed count:0
[12/04 16:40:13    457s] --------------------------------------------------
[12/04 16:40:13    457s] Starting delay calculation for Setup views
[12/04 16:40:13    457s] #################################################################################
[12/04 16:40:13    457s] # Design Stage: PreRoute
[12/04 16:40:13    457s] # Design Name: sixteenbitcpu_top_pads
[12/04 16:40:13    457s] # Design Mode: 180nm
[12/04 16:40:13    457s] # Analysis Mode: MMMC Non-OCV 
[12/04 16:40:13    457s] # Parasitics Mode: No SPEF/RCDB 
[12/04 16:40:13    457s] # Signoff Settings: SI Off 
[12/04 16:40:13    457s] #################################################################################
[12/04 16:40:13    457s] Calculate delays in BcWc mode...
[12/04 16:40:13    457s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.0M, InitMEM = 1497.0M)
[12/04 16:40:13    457s] Start delay calculation (fullDC) (1 T). (MEM=1496.96)
[12/04 16:40:13    457s] End AAE Lib Interpolated Model. (MEM=1508.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:40:14    458s] Total number of fetched objects 4618
[12/04 16:40:14    458s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/04 16:40:14    458s] End delay calculation. (MEM=1524.18 CPU=0:00:00.3 REAL=0:00:00.0)
[12/04 16:40:14    458s] End delay calculation (fullDC). (MEM=1524.18 CPU=0:00:00.4 REAL=0:00:01.0)
[12/04 16:40:14    458s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1524.2M) ***
[12/04 16:40:14    458s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:07:38 mem=1524.2M)
[12/04 16:40:14    458s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Import and model ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Create place DB ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Import place data ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read instances and placement ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read nets ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Create route DB ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       == Non-default Options ==
[12/04 16:40:14    458s] (I)       Build term to term wires                           : false
[12/04 16:40:14    458s] (I)       Maximum routing layer                              : 6
[12/04 16:40:14    458s] (I)       Number of threads                                  : 1
[12/04 16:40:14    458s] (I)       Method to set GCell size                           : row
[12/04 16:40:14    458s] (I)       Counted 2836 PG shapes. We will not process PG shapes layer by layer.
[12/04 16:40:14    458s] (I)       Started Import route data (1T) ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       ============== Pin Summary ==============
[12/04 16:40:14    458s] (I)       +-------+--------+---------+------------+
[12/04 16:40:14    458s] (I)       | Layer | # pins | % total |      Group |
[12/04 16:40:14    458s] (I)       +-------+--------+---------+------------+
[12/04 16:40:14    458s] (I)       |     1 |  13680 |   98.87 |        Pin |
[12/04 16:40:14    458s] (I)       |     2 |     52 |    0.38 | Pin access |
[12/04 16:40:14    458s] (I)       |     3 |      0 |    0.00 | Pin access |
[12/04 16:40:14    458s] (I)       |     4 |      0 |    0.00 |      Upper |
[12/04 16:40:14    458s] (I)       |     5 |      0 |    0.00 |      Upper |
[12/04 16:40:14    458s] (I)       |     6 |    104 |    0.75 |      Upper |
[12/04 16:40:14    458s] (I)       +-------+--------+---------+------------+
[12/04 16:40:14    458s] (I)       Use row-based GCell size
[12/04 16:40:14    458s] (I)       Use row-based GCell align
[12/04 16:40:14    458s] (I)       GCell unit size   : 7840
[12/04 16:40:14    458s] (I)       GCell multiplier  : 1
[12/04 16:40:14    458s] (I)       GCell row height  : 7840
[12/04 16:40:14    458s] (I)       Actual row height : 7840
[12/04 16:40:14    458s] (I)       GCell align ref   : 507360 507360
[12/04 16:40:14    458s] [NR-eGR] Track table information for default rule: 
[12/04 16:40:14    458s] [NR-eGR] METAL1 has no routable track
[12/04 16:40:14    458s] [NR-eGR] METAL2 has single uniform track structure
[12/04 16:40:14    458s] [NR-eGR] METAL3 has single uniform track structure
[12/04 16:40:14    458s] [NR-eGR] METAL4 has single uniform track structure
[12/04 16:40:14    458s] [NR-eGR] METAL5 has single uniform track structure
[12/04 16:40:14    458s] [NR-eGR] METAL6 has single uniform track structure
[12/04 16:40:14    458s] (I)       ============== Default via ===============
[12/04 16:40:14    458s] (I)       +---+------------------+-----------------+
[12/04 16:40:14    458s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut |
[12/04 16:40:14    458s] (I)       +---+------------------+-----------------+
[12/04 16:40:14    458s] (I)       | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[12/04 16:40:14    458s] (I)       | 2 |    5  VIA2       |    5  VIA2      |
[12/04 16:40:14    458s] (I)       | 3 |    8  VIA3       |    8  VIA3      |
[12/04 16:40:14    458s] (I)       | 4 |   11  VIA4       |   11  VIA4      |
[12/04 16:40:14    458s] (I)       | 5 |   14  VIA5       |   14  VIA5      |
[12/04 16:40:14    458s] (I)       +---+------------------+-----------------+
[12/04 16:40:14    458s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read routing blockages ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read instance blockages ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read PG blockages ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] [NR-eGR] Read 3164 PG shapes
[12/04 16:40:14    458s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read boundary cut boxes ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] [NR-eGR] #Routing Blockages  : 0
[12/04 16:40:14    458s] [NR-eGR] #Instance Blockages : 20264
[12/04 16:40:14    458s] [NR-eGR] #PG Blockages       : 3164
[12/04 16:40:14    458s] [NR-eGR] #Halo Blockages     : 0
[12/04 16:40:14    458s] [NR-eGR] #Boundary Blockages : 0
[12/04 16:40:14    458s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.05 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read blackboxes ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Design has 0 blackboxes considered as all layer blockages.
[12/04 16:40:14    458s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read prerouted ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/04 16:40:14    458s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read unlegalized nets ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Read nets ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] [NR-eGR] Read numTotalNets=4618  numIgnoredNets=0
[12/04 16:40:14    458s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Started Set up via pillars ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       early_global_route_priority property id does not exist.
[12/04 16:40:14    458s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Model blockages into capacity
[12/04 16:40:14    458s] (I)       Read Num Blocks=23428  Num Prerouted Wires=0  Num CS=0
[12/04 16:40:14    458s] (I)       Started Initialize 3D capacity ( Curr Mem: 1524.18 MB )
[12/04 16:40:14    458s] (I)       Layer 1 (V) : #blockages 15966 : #preroutes 0
[12/04 16:40:14    458s] (I)       Layer 2 (H) : #blockages 6454 : #preroutes 0
[12/04 16:40:15    458s] (I)       Layer 3 (V) : #blockages 764 : #preroutes 0
[12/04 16:40:15    458s] (I)       Layer 4 (H) : #blockages 132 : #preroutes 0
[12/04 16:40:15    458s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[12/04 16:40:15    458s] (I)       Finished Initialize 3D capacity ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       -- layer congestion ratio --
[12/04 16:40:15    458s] (I)       Layer 1 : 0.100000
[12/04 16:40:15    458s] (I)       Layer 2 : 0.700000
[12/04 16:40:15    458s] (I)       Layer 3 : 0.700000
[12/04 16:40:15    458s] (I)       Layer 4 : 0.700000
[12/04 16:40:15    458s] (I)       Layer 5 : 0.700000
[12/04 16:40:15    458s] (I)       Layer 6 : 0.700000
[12/04 16:40:15    458s] (I)       ----------------------------
[12/04 16:40:15    458s] (I)       Number of ignored nets                =      0
[12/04 16:40:15    458s] (I)       Number of connected nets              =      0
[12/04 16:40:15    458s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of clock nets                  =      0.  Ignored: No
[12/04 16:40:15    458s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of special nets                =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[12/04 16:40:15    458s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/04 16:40:15    458s] (I)       Finished Import route data (1T) ( CPU: 0.05 sec, Real: 0.61 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Create route DB ( CPU: 0.05 sec, Real: 0.64 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Read aux data ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Others data preparation ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Create route kernel ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Ndr track 0 does not exist
[12/04 16:40:15    458s] (I)       ---------------------Grid Graph Info--------------------
[12/04 16:40:15    458s] (I)       Routing area        : (0, 0) - (3452800, 3452800)
[12/04 16:40:15    458s] (I)       Core area           : (507360, 507360) - (2946080, 2945600)
[12/04 16:40:15    458s] (I)       Site width          :  1120  (dbu)
[12/04 16:40:15    458s] (I)       Row height          :  7840  (dbu)
[12/04 16:40:15    458s] (I)       GCell row height    :  7840  (dbu)
[12/04 16:40:15    458s] (I)       GCell width         :  7840  (dbu)
[12/04 16:40:15    458s] (I)       GCell height        :  7840  (dbu)
[12/04 16:40:15    458s] (I)       Grid                :   440   440     6
[12/04 16:40:15    458s] (I)       Layer numbers       :     1     2     3     4     5     6
[12/04 16:40:15    458s] (I)       Vertical capacity   :     0  7840     0  7840     0  7840
[12/04 16:40:15    458s] (I)       Horizontal capacity :     0     0  7840     0  7840     0
[12/04 16:40:15    458s] (I)       Default wire width  :   460   560   560   560   560   880
[12/04 16:40:15    458s] (I)       Default wire space  :   460   560   560   560   560   920
[12/04 16:40:15    458s] (I)       Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/04 16:40:15    458s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[12/04 16:40:15    458s] (I)       First track coord   :     0   560   560   560   560  1680
[12/04 16:40:15    458s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[12/04 16:40:15    458s] (I)       Total num of tracks :     0  3083  3083  3083  3083  1541
[12/04 16:40:15    458s] (I)       Num of masks        :     1     1     1     1     1     1
[12/04 16:40:15    458s] (I)       Num of trim masks   :     0     0     0     0     0     0
[12/04 16:40:15    458s] (I)       --------------------------------------------------------
[12/04 16:40:15    458s] 
[12/04 16:40:15    458s] [NR-eGR] ============ Routing rule table ============
[12/04 16:40:15    458s] [NR-eGR] Rule id: 0  Nets: 4566 
[12/04 16:40:15    458s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[12/04 16:40:15    458s] (I)       Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[12/04 16:40:15    458s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:40:15    458s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[12/04 16:40:15    458s] [NR-eGR] ========================================
[12/04 16:40:15    458s] [NR-eGR] 
[12/04 16:40:15    458s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[12/04 16:40:15    458s] (I)       blocked tracks on layer2 : = 654746 / 1356520 (48.27%)
[12/04 16:40:15    458s] (I)       blocked tracks on layer3 : = 540876 / 1356520 (39.87%)
[12/04 16:40:15    458s] (I)       blocked tracks on layer4 : = 647745 / 1356520 (47.75%)
[12/04 16:40:15    458s] (I)       blocked tracks on layer5 : = 641371 / 1356520 (47.28%)
[12/04 16:40:15    458s] (I)       blocked tracks on layer6 : = 311501 / 678040 (45.94%)
[12/04 16:40:15    458s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.19 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Import and model ( CPU: 0.06 sec, Real: 0.87 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Reset routing kernel
[12/04 16:40:15    458s] (I)       Started Global Routing ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Initialization ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       totalPins=13732  totalGlobalPin=13459 (98.01%)
[12/04 16:40:15    458s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Net group 1 ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Generate topology ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       total 2D Cap : 3338803 = (1544548 H, 1794255 V)
[12/04 16:40:15    458s] [NR-eGR] Layer group 1: route 4566 net(s) in layer range [2, 6]
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1a Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1a ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Pattern routing (1T) ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Usage: 40280 = (19583 H, 20697 V) = (1.27% H, 1.15% V) = (7.677e+04um H, 8.113e+04um V)
[12/04 16:40:15    458s] (I)       Started Add via demand to 2D ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1b Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1b ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Usage: 40280 = (19583 H, 20697 V) = (1.27% H, 1.15% V) = (7.677e+04um H, 8.113e+04um V)
[12/04 16:40:15    458s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.578976e+05um
[12/04 16:40:15    458s] (I)       Congestion metric : 0.00%H 0.00%V, 0.01%HV
[12/04 16:40:15    458s] (I)       Congestion threshold : each 60.00, sum 90.00
[12/04 16:40:15    458s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1c Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1c ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Usage: 40280 = (19583 H, 20697 V) = (1.27% H, 1.15% V) = (7.677e+04um H, 8.113e+04um V)
[12/04 16:40:15    458s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1d Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1d ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Usage: 40280 = (19583 H, 20697 V) = (1.27% H, 1.15% V) = (7.677e+04um H, 8.113e+04um V)
[12/04 16:40:15    458s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1e Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1e ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Route legalization ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Usage: 40280 = (19583 H, 20697 V) = (1.27% H, 1.15% V) = (7.677e+04um H, 8.113e+04um V)
[12/04 16:40:15    458s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.578976e+05um
[12/04 16:40:15    458s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] (I)       ============  Phase 1l Route ============
[12/04 16:40:15    458s] (I)       Started Phase 1l ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Started Layer assignment (1T) ( Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1524.18 MB )
[12/04 16:40:15    458s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.20 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Started Clean cong LA ( Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[12/04 16:40:15    458s] (I)       Layer  2:     713803     18891        48      614985      737135    (45.48%) 
[12/04 16:40:15    458s] (I)       Layer  3:     827961     18161         0      482783      869337    (35.71%) 
[12/04 16:40:15    458s] (I)       Layer  4:     714071      9156         0      612829      739291    (45.32%) 
[12/04 16:40:15    458s] (I)       Layer  5:     720314      3118         0      613081      739039    (45.34%) 
[12/04 16:40:15    458s] (I)       Layer  6:     369766       183         0      295799      380261    (43.75%) 
[12/04 16:40:15    458s] (I)       Total:       3345915     49509        48     2619477     3465063    (43.05%) 
[12/04 16:40:15    458s] (I)       
[12/04 16:40:15    458s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/04 16:40:15    458s] [NR-eGR]                        OverCon           OverCon            
[12/04 16:40:15    458s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/04 16:40:15    458s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[12/04 16:40:15    458s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:40:15    458s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:15    458s] [NR-eGR]  METAL2  (2)        44( 0.04%)         1( 0.00%)   ( 0.04%) 
[12/04 16:40:15    458s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:15    458s] [NR-eGR]  METAL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:15    458s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:15    458s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/04 16:40:15    458s] [NR-eGR] ---------------------------------------------------------------
[12/04 16:40:15    458s] [NR-eGR] Total               44( 0.01%)         1( 0.00%)   ( 0.01%) 
[12/04 16:40:15    458s] [NR-eGR] 
[12/04 16:40:15    458s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.36 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Started Export 3D cong map ( Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       total 2D Cap : 3347902 = (1549228 H, 1798674 V)
[12/04 16:40:15    458s] (I)       Started Export 2D cong map ( Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[12/04 16:40:15    458s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/04 16:40:15    458s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] (I)       Finished Export 3D cong map ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 1.29 sec, Curr Mem: 1532.18 MB )
[12/04 16:40:15    458s] OPERPROF: Starting HotSpotCal at level 1, MEM:1532.2M
[12/04 16:40:15    458s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:15    458s] [hotspot] |            |   max hotspot | total hotspot |
[12/04 16:40:15    458s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:15    458s] [hotspot] | normalized |          0.00 |          0.00 |
[12/04 16:40:15    458s] [hotspot] +------------+---------------+---------------+
[12/04 16:40:15    458s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/04 16:40:15    458s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/04 16:40:15    458s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.023, MEM:1532.2M
[12/04 16:40:15    458s] Reported timing to dir ./timingReports
[12/04 16:40:15    458s] **optDesign ... cpu = 0:00:34, real = 0:00:42, mem = 1438.3M, totSessionCpu=0:07:38 **
[12/04 16:40:15    458s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1483.2M
[12/04 16:40:15    458s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1483.2M
[12/04 16:40:15    458s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:15    458s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:16    458s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:16    458s] **WARN: (IMPOPT-3213):	The netlist contains multi-instanciated modules. The optimization engine will consider these modules as dont touch. Uniquify the netlist to get better quality of results.
[12/04 16:40:16    458s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/04 16:40:16    458s] Density: 4.611%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:43, mem = 1439.2M, totSessionCpu=0:07:39 **
[12/04 16:40:16    458s] *** Finished optDesign ***
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:34.7 real=0:00:45.9)
[12/04 16:40:16    458s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.5 real=0:00:00.8)
[12/04 16:40:16    458s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.2 real=0:00:00.9)
[12/04 16:40:16    458s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:02.1)
[12/04 16:40:16    458s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:27.1 real=0:00:29.5)
[12/04 16:40:16    458s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.3 real=0:00:00.5)
[12/04 16:40:16    458s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.2 real=0:00:00.4)
[12/04 16:40:16    458s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.3 real=0:00:00.6)
[12/04 16:40:16    458s] Info: pop threads available for lower-level modules during optimization.
[12/04 16:40:16    458s] Deleting Lib Analyzer.
[12/04 16:40:16    458s] clean pInstBBox. size 0
[12/04 16:40:16    458s] All LLGs are deleted
[12/04 16:40:16    458s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1498.4M
[12/04 16:40:16    458s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1498.4M
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] TimeStamp Deleting Cell Server Begin ...
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] TimeStamp Deleting Cell Server End ...
[12/04 16:40:16    458s] #optDebug: fT-D <X 1 0 0 0>
[12/04 16:40:16    458s] VSMManager cleared!
[12/04 16:40:16    458s] **place_opt_design ... cpu = 0:00:34, real = 0:00:43, mem = 1447.4M **
[12/04 16:40:16    458s] *** Finished GigaPlace ***
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:40:16    458s] Severity  ID               Count  Summary                                  
[12/04 16:40:16    458s] WARNING   IMPECO-560          25  The netlist is not unique, because the m...
[12/04 16:40:16    458s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/04 16:40:16    458s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/04 16:40:16    458s] WARNING   IMPOPT-3115         13  Netlist is not uniquified, optimization ...
[12/04 16:40:16    458s] WARNING   IMPOPT-3213         11  The netlist contains multi-instanciated ...
[12/04 16:40:16    458s] *** Message Summary: 51 warning(s), 0 error(s)
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] *** place_opt_design #1 [finish] : cpu/real = 0:00:33.8/0:00:43.3 (0.8), totSession cpu/real = 0:07:38.6/1:49:58.5 (0.1), mem = 1447.4M
[12/04 16:40:16    458s] 
[12/04 16:40:16    458s] =============================================================================================
[12/04 16:40:16    458s]  Final TAT Report for place_opt_design #1                                       20.15-s105_1
[12/04 16:40:16    458s] =============================================================================================
[12/04 16:40:16    458s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:40:16    458s] ---------------------------------------------------------------------------------------------
[12/04 16:40:16    458s] [ InitOpt                ]      1   0:00:00.5  (   1.1 % )     0:00:02.9 /  0:00:01.1    0.4
[12/04 16:40:16    458s] [ WnsOpt                 ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.3    0.7
[12/04 16:40:16    458s] [ TnsOpt                 ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.2    0.6
[12/04 16:40:16    458s] [ GlobalOpt              ]      1   0:00:00.9  (   2.0 % )     0:00:00.9 /  0:00:00.2    0.3
[12/04 16:40:16    458s] [ DrvOpt                 ]      4   0:00:01.9  (   4.4 % )     0:00:01.9 /  0:00:01.3    0.7
[12/04 16:40:16    458s] [ SimplifyNetlist        ]      1   0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.5    0.6
[12/04 16:40:16    458s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/04 16:40:16    458s] [ AreaOpt                ]      2   0:00:01.7  (   3.9 % )     0:00:01.9 /  0:00:01.1    0.6
[12/04 16:40:16    458s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/04 16:40:16    458s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:16    458s] [ IncrReplace            ]      1   0:00:29.6  (  68.2 % )     0:00:30.1 /  0:00:27.6    0.9
[12/04 16:40:16    458s] [ RefinePlace            ]      2   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.2    0.5
[12/04 16:40:16    458s] [ EarlyGlobalRoute       ]      2   0:00:02.7  (   6.2 % )     0:00:02.7 /  0:00:00.4    0.1
[12/04 16:40:16    458s] [ ExtractRC              ]      3   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.2    0.6
[12/04 16:40:16    458s] [ TimingUpdate           ]      4   0:00:00.1  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/04 16:40:16    458s] [ FullDelayCalc          ]      3   0:00:01.4  (   3.1 % )     0:00:01.4 /  0:00:01.3    1.0
[12/04 16:40:16    458s] [ OptSummaryReport       ]      2   0:00:00.6  (   1.4 % )     0:00:01.8 /  0:00:00.6    0.4
[12/04 16:40:16    458s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:16    458s] [ DrvReport              ]      2   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.1    0.2
[12/04 16:40:16    458s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:16    458s] [ SlackTraversorInit     ]     10   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[12/04 16:40:16    458s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:40:16    458s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.5
[12/04 16:40:16    458s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/04 16:40:16    458s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[12/04 16:40:16    458s] [ MISC                   ]          0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.4    0.5
[12/04 16:40:16    458s] ---------------------------------------------------------------------------------------------
[12/04 16:40:16    458s]  place_opt_design #1 TOTAL          0:00:43.3  ( 100.0 % )     0:00:43.3 /  0:00:33.8    0.8
[12/04 16:40:16    458s] ---------------------------------------------------------------------------------------------
[12/04 16:40:16    458s] 
[12/04 16:41:40    468s] <CMD> saveDesign tsmc_template/innovus/DBS/sixteenbitcpu_place.enc
[12/04 16:41:40    468s] #% Begin save design ... (date=12/04 16:41:40, mem=1382.0M)
[12/04 16:41:40    468s] % Begin Save ccopt configuration ... (date=12/04 16:41:40, mem=1384.0M)
[12/04 16:41:40    468s] % End Save ccopt configuration ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1384.6M, current mem=1384.6M)
[12/04 16:41:40    468s] % Begin Save netlist data ... (date=12/04 16:41:40, mem=1384.6M)
[12/04 16:41:40    468s] Writing Binary DB to tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.v.bin in single-threaded mode...
[12/04 16:41:40    468s] % End Save netlist data ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.9M, current mem=1385.9M)
[12/04 16:41:40    468s] Saving symbol-table file ...
[12/04 16:41:40    468s] Saving congestion map file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.route.congmap.gz ...
[12/04 16:41:40    468s] % Begin Save AAE data ... (date=12/04 16:41:40, mem=1386.2M)
[12/04 16:41:40    468s] Saving AAE Data ...
[12/04 16:41:40    468s] % End Save AAE data ... (date=12/04 16:41:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1386.2M, current mem=1386.2M)
[12/04 16:41:41    468s] Saving preference file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/gui.pref.tcl ...
[12/04 16:41:41    468s] Saving mode setting ...
[12/04 16:41:41    468s] Saving global file ...
[12/04 16:41:41    468s] % Begin Save floorplan data ... (date=12/04 16:41:41, mem=1387.4M)
[12/04 16:41:41    468s] Saving floorplan file ...
[12/04 16:41:41    468s] % End Save floorplan data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.6M, current mem=1387.6M)
[12/04 16:41:41    468s] Saving PG file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.pg.gz, version#2, (Created by Innovus v20.15-s105_1 on Sun Dec  4 16:41:41 2022)
[12/04 16:41:41    468s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1448.0M) ***
[12/04 16:41:41    468s] Saving Drc markers ...
[12/04 16:41:41    468s] ... No Drc file written since there is no markers found.
[12/04 16:41:41    468s] % Begin Save placement data ... (date=12/04 16:41:41, mem=1387.6M)
[12/04 16:41:41    468s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/04 16:41:41    468s] Save Adaptive View Pruning View Names to Binary file
[12/04 16:41:41    468s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1451.0M) ***
[12/04 16:41:41    468s] % End Save placement data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1387.7M, current mem=1387.7M)
[12/04 16:41:41    468s] % Begin Save routing data ... (date=12/04 16:41:41, mem=1387.7M)
[12/04 16:41:41    468s] Saving route file ...
[12/04 16:41:41    468s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1448.0M) ***
[12/04 16:41:41    468s] % End Save routing data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.0M, current mem=1388.0M)
[12/04 16:41:41    468s] Saving property file tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.prop
[12/04 16:41:41    468s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1451.0M) ***
[12/04 16:41:41    468s] Saving rc congestion map tsmc_template/innovus/DBS/sixteenbitcpu_place.enc.dat/sixteenbitcpu_top_pads.congmap.gz ...
[12/04 16:41:41    468s] % Begin Save power constraints data ... (date=12/04 16:41:41, mem=1389.1M)
[12/04 16:41:41    468s] % End Save power constraints data ... (date=12/04 16:41:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1389.1M, current mem=1389.1M)
[12/04 16:41:42    468s] Generated self-contained design sixteenbitcpu_place.enc.dat
[12/04 16:41:42    468s] #% End save design ... (date=12/04 16:41:42, total cpu=0:00:00.3, real=0:00:02.0, peak res=1392.2M, current mem=1392.2M)
[12/04 16:41:42    468s] *** Message Summary: 0 warning(s), 0 error(s)
[12/04 16:41:42    468s] 
[12/04 16:42:05    469s] invalid command name "ctsccopt_design"
[12/04 16:42:25    471s] <CMD> ccopt_design -cts
[12/04 16:42:25    471s] #% Begin ccopt_design (date=12/04 16:42:25, mem=1392.5M)
[12/04 16:42:25    471s] Turning off fast DC mode.
[12/04 16:42:25    471s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:07:51.0/1:52:06.8 (0.1), mem = 1477.7M
[12/04 16:42:25    471s] Runtime...
[12/04 16:42:25    471s] **INFO: User's settings:
[12/04 16:42:25    471s] setNanoRouteMode -droutePostRouteSpreadWire         1
[12/04 16:42:25    471s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/04 16:42:25    471s] setNanoRouteMode -grouteExpTdStdDelay               40.9
[12/04 16:42:25    471s] setNanoRouteMode -timingEngine                      {}
[12/04 16:42:25    471s] setDesignMode -process                              180
[12/04 16:42:25    471s] setExtractRCMode -coupling_c_th                     3
[12/04 16:42:25    471s] setExtractRCMode -engine                            preRoute
[12/04 16:42:25    471s] setExtractRCMode -relative_c_th                     0.03
[12/04 16:42:25    471s] setExtractRCMode -total_c_th                        5
[12/04 16:42:25    471s] setDelayCalMode -enable_high_fanout                 true
[12/04 16:42:25    471s] setDelayCalMode -eng_copyNetPropToNewNet            true
[12/04 16:42:25    471s] setDelayCalMode -engine                             aae
[12/04 16:42:25    471s] setDelayCalMode -ignoreNetLoad                      false
[12/04 16:42:25    471s] setDelayCalMode -socv_accuracy_mode                 low
[12/04 16:42:25    471s] setPlaceMode -place_design_floorplan_mode           false
[12/04 16:42:25    471s] setPlaceMode -place_detail_check_route              false
[12/04 16:42:25    471s] setPlaceMode -place_detail_preserve_routing         true
[12/04 16:42:25    471s] setPlaceMode -place_detail_remove_affected_routing  false
[12/04 16:42:25    471s] setPlaceMode -place_detail_swap_eeq_cells           false
[12/04 16:42:25    471s] setPlaceMode -place_global_clock_gate_aware         true
[12/04 16:42:25    471s] setPlaceMode -place_global_cong_effort              auto
[12/04 16:42:25    471s] setPlaceMode -place_global_ignore_scan              true
[12/04 16:42:25    471s] setPlaceMode -place_global_ignore_spare             false
[12/04 16:42:25    471s] setPlaceMode -place_global_module_aware_spare       false
[12/04 16:42:25    471s] setPlaceMode -place_global_place_io_pins            true
[12/04 16:42:25    471s] setPlaceMode -place_global_reorder_scan             true
[12/04 16:42:25    471s] setPlaceMode -powerDriven                           false
[12/04 16:42:25    471s] setPlaceMode -timingDriven                          true
[12/04 16:42:25    471s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[12/04 16:42:25    471s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/04 16:42:25    471s] (ccopt_design): create_ccopt_clock_tree_spec
[12/04 16:42:25    471s] Creating clock tree spec for modes (timing configs): constraint
[12/04 16:42:25    471s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/04 16:42:25    471s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/04 16:42:25    471s] Summary for sequential cells identification: 
[12/04 16:42:25    471s]   Identified SBFF number: 4
[12/04 16:42:25    471s]   Identified MBFF number: 0
[12/04 16:42:25    471s]   Identified SB Latch number: 0
[12/04 16:42:25    471s]   Identified MB Latch number: 0
[12/04 16:42:25    471s]   Not identified SBFF number: 0
[12/04 16:42:25    471s]   Not identified MBFF number: 0
[12/04 16:42:25    471s]   Not identified SB Latch number: 0
[12/04 16:42:25    471s]   Not identified MB Latch number: 0
[12/04 16:42:25    471s]   Number of sequential cells which are not FFs: 0
[12/04 16:42:25    471s]  Visiting view : wc
[12/04 16:42:25    471s]    : PowerDomain = none : Weighted F : unweighted  = 40.90 (1.000) with rcCorner = 0
[12/04 16:42:25    471s]    : PowerDomain = none : Weighted F : unweighted  = 38.70 (1.000) with rcCorner = -1
[12/04 16:42:25    471s]  Visiting view : bc
[12/04 16:42:25    471s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[12/04 16:42:25    471s]    : PowerDomain = none : Weighted F : unweighted  = 19.20 (1.000) with rcCorner = -1
[12/04 16:42:25    471s] TLC MultiMap info (StdDelay):
[12/04 16:42:25    471s]   : bc + bc + 1 + no RcCorner := 19.2ps
[12/04 16:42:25    471s]   : bc + bc + 1 + bc := 22.2ps
[12/04 16:42:25    471s]   : wc + wc + 1 + no RcCorner := 38.7ps
[12/04 16:42:25    471s]   : wc + wc + 1 + wc := 40.9ps
[12/04 16:42:25    471s]  Setting StdDelay to: 40.9ps
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/04 16:42:25    471s] Reset timing graph...
[12/04 16:42:25    471s] Ignoring AAE DB Resetting ...
[12/04 16:42:25    471s] Reset timing graph done.
[12/04 16:42:25    471s] Ignoring AAE DB Resetting ...
[12/04 16:42:25    471s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
Reset timing graph...
[12/04 16:42:25    471s] Ignoring AAE DB Resetting ...
[12/04 16:42:25    471s] Reset timing graph done.
[12/04 16:42:25    471s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/04 16:42:25    471s] Set place::cacheFPlanSiteMark to 1
[12/04 16:42:25    471s] CCOpt::Phase::Initialization...
[12/04 16:42:25    471s] Check Prerequisites...
[12/04 16:42:25    471s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 16:42:25    471s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/04 16:42:25    471s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[12/04 16:42:25    471s] Set place::cacheFPlanSiteMark to 0
[12/04 16:42:25    471s] All LLGs are deleted
[12/04 16:42:25    471s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1481.5M
[12/04 16:42:25    471s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1481.5M
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:42:25    471s] Severity  ID               Count  Summary                                  
[12/04 16:42:25    471s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[12/04 16:42:25    471s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/04 16:42:25    471s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[12/04 16:42:25    471s] *** Message Summary: 0 warning(s), 3 error(s)
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] *** ccopt_design #1 [finish] : cpu/real = 0:00:00.1/0:00:00.3 (0.5), totSession cpu/real = 0:07:51.2/1:52:07.1 (0.1), mem = 1481.5M
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] =============================================================================================
[12/04 16:42:25    471s]  Final TAT Report for ccopt_design #1                                           20.15-s105_1
[12/04 16:42:25    471s] =============================================================================================
[12/04 16:42:25    471s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/04 16:42:25    471s] ---------------------------------------------------------------------------------------------
[12/04 16:42:25    471s] [ CellServerInit         ]      1   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/04 16:42:25    471s] [ MISC                   ]          0:00:00.2  (  86.8 % )     0:00:00.2 /  0:00:00.1    0.6
[12/04 16:42:25    471s] ---------------------------------------------------------------------------------------------
[12/04 16:42:25    471s]  ccopt_design #1 TOTAL              0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.1    0.6
[12/04 16:42:25    471s] ---------------------------------------------------------------------------------------------
[12/04 16:42:25    471s] 
[12/04 16:42:25    471s] #% End ccopt_design (date=12/04 16:42:25, total cpu=0:00:00.2, real=0:00:00.0, peak res=1392.5M, current mem=1367.2M)
[12/04 16:42:25    471s] 
[12/04 16:44:16    478s] <CMD> selectInst pad_addr_out11/pad_out0
[12/04 16:44:17    478s] <CMD> deselectAll
[12/04 16:44:17    478s] <CMD> selectInst pad_addr_out11/pad_out0
[12/04 16:44:19    478s] <CMD> deselectAll
[12/04 16:44:19    478s] <CMD> selectInst pad_mem0
[12/04 16:44:21    478s] <CMD> deselectAll
[12/04 16:44:21    478s] <CMD> selectInst pad_mem0
[12/04 16:44:22    478s] <CMD> deselectAll
[12/04 16:44:22    478s] <CMD> selectInst pad_mem0
[12/04 16:44:22    478s] <CMD> deselectAll
[12/04 16:44:22    478s] <CMD> selectInst pad_mem0
[12/04 16:44:23    478s] <CMD> deselectAll
[12/04 16:44:23    478s] <CMD> selectInst pad_mem8
[12/04 16:44:24    478s] <CMD> deselectAll
[12/04 16:44:24    478s] <CMD> selectInst pad_mem8
[12/04 16:44:24    478s] <CMD> deselectAll
[12/04 16:44:24    478s] <CMD> selectInst pad_mem4
[12/04 16:44:25    478s] <CMD> deselectAll
[12/04 16:44:25    478s] <CMD> selectInst pad_addr_out0/pad_out0
[12/04 16:44:25    478s] <CMD> deselectAll
[12/04 16:44:25    478s] <CMD> selectInst pad_mem12
[12/04 16:48:59    496s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sun Dec  4 16:48:59 2022
  Total CPU time:     0:08:18
  Total real time:    1:58:44
  Peak memory (main): 1613.71MB

[12/04 16:48:59    496s] 
[12/04 16:48:59    496s] *** Memory Usage v#1 (Current mem = 1475.477M, initial mem = 290.164M) ***
[12/04 16:48:59    496s] 
[12/04 16:48:59    496s] *** Summary of all messages that are not suppressed in this session:
[12/04 16:48:59    496s] Severity  ID               Count  Summary                                  
[12/04 16:48:59    496s] WARNING   IMPLF-58             1  MACRO '%s' has been found in the databas...
[12/04 16:48:59    496s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[12/04 16:48:59    496s] WARNING   IMPLF-200           40  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/04 16:48:59    496s] WARNING   IMPLF-201           34  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/04 16:48:59    496s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[12/04 16:48:59    496s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[12/04 16:48:59    496s] ERROR     IMPSYT-6852          4  No more action to undo.                  
[12/04 16:48:59    496s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[12/04 16:48:59    496s] WARNING   IMPVL-159            2  Pin '%s' of cell '%s' is defined in LEF ...
[12/04 16:48:59    496s] WARNING   IMPECO-560          30  The netlist is not unique, because the m...
[12/04 16:48:59    496s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/04 16:48:59    496s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/04 16:48:59    496s] WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
[12/04 16:48:59    496s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/04 16:48:59    496s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[12/04 16:48:59    496s] WARNING   IMPOPT-3115         13  Netlist is not uniquified, optimization ...
[12/04 16:48:59    496s] WARNING   IMPOPT-3213         15  The netlist contains multi-instanciated ...
[12/04 16:48:59    496s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[12/04 16:48:59    496s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[12/04 16:48:59    496s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[12/04 16:48:59    496s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[12/04 16:48:59    496s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[12/04 16:48:59    496s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[12/04 16:48:59    496s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/04 16:48:59    496s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[12/04 16:48:59    496s] *** Message Summary: 163 warning(s), 9 error(s)
[12/04 16:48:59    496s] 
[12/04 16:48:59    496s] --- Ending "Innovus" (totcpu=0:08:16, real=1:58:42, mem=1475.5M) ---
