<profile>

<section name = "Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3'" level="0">
<item name = "Date">Mon Oct 13 17:12:29 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">fmm_reduce_kernel</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.750 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_174_3">?, ?, 4, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 271, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 97, -</column>
<column name="Register">-, -, 154, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln174_fu_129_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln176_fu_139_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln179_fu_161_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln181_fu_170_p2">+, 0, 0, 24, 17, 17</column>
<column name="v2_fu_179_p2">-, 0, 0, 39, 1, 32</column>
<column name="cmp80_i_i431_i_i_fu_105_p2">icmp, 0, 0, 10, 2, 1</column>
<column name="icmp_ln174_fu_123_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="icmp_ln177_fu_155_p2">icmp, 0, 0, 39, 32, 1</column>
<column name="v2_2_fu_184_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="M_e_address0_local">13, 3, 17, 51</column>
<column name="M_e_address1_local">13, 3, 17, 51</column>
<column name="M_e_d0_local">13, 3, 32, 96</column>
<column name="ap_NS_fsm">13, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_c_5">9, 2, 31, 62</column>
<column name="c_fu_38">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_e_addr_6_reg_238">17, 0, 17, 0</column>
<column name="M_e_addr_reg_222">17, 0, 17, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_38">31, 0, 31, 0</column>
<column name="cmp80_i_i431_i_i_reg_207">1, 0, 1, 0</column>
<column name="icmp_ln174_reg_212">1, 0, 1, 0</column>
<column name="icmp_ln177_reg_234">1, 0, 1, 0</column>
<column name="trunc_ln176_reg_216">17, 0, 17, 0</column>
<column name="v2_2_reg_243">32, 0, 32, 0</column>
<column name="v_reg_227">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3, return value</column>
<column name="move_type_2">in, 2, ap_none, move_type_2, scalar</column>
<column name="colt">in, 32, ap_none, colt, scalar</column>
<column name="mul_ln176">in, 17, ap_none, mul_ln176, scalar</column>
<column name="M_e_address0">out, 17, ap_memory, M_e, array</column>
<column name="M_e_ce0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_we0">out, 1, ap_memory, M_e, array</column>
<column name="M_e_d0">out, 32, ap_memory, M_e, array</column>
<column name="M_e_address1">out, 17, ap_memory, M_e, array</column>
<column name="M_e_ce1">out, 1, ap_memory, M_e, array</column>
<column name="M_e_we1">out, 1, ap_memory, M_e, array</column>
<column name="M_e_d1">out, 32, ap_memory, M_e, array</column>
<column name="M_e_q1">in, 32, ap_memory, M_e, array</column>
<column name="mul_ln172">in, 17, ap_none, mul_ln172, scalar</column>
<column name="mul_ln173">in, 17, ap_none, mul_ln173, scalar</column>
</table>
</item>
</section>
</profile>
