

================================================================
== Vitis HLS Report for 'hotspot_HW'
================================================================
* Date:           Sun Nov 26 22:31:53 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.653 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   111560|  7881560|  0.371 ms|  26.246 ms|  111561|  7881561|     none|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_178_2   |   111500|  7881500|  223 ~ 15763|          -|          -|   500|        no|
        | + VITIS_LOOP_181_3  |      110|     7880|     11 ~ 788|          -|          -|    10|        no|
        | + VITIS_LOOP_203_4  |      110|     7880|     11 ~ 788|          -|          -|    10|        no|
        +---------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 67
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 65 
63 --> 64 
64 --> 62 
65 --> 66 61 
66 --> 67 
67 --> 65 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%dt_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dt"   --->   Operation 68 'read' 'dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Cap_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Cap"   --->   Operation 69 'read' 'Cap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%top_buf0_0 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 70 'alloca' 'top_buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%top_buf0_1 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 71 'alloca' 'top_buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%top_buf0_2 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 72 'alloca' 'top_buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%top_buf0_3 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 73 'alloca' 'top_buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%top_buf0_4 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 74 'alloca' 'top_buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%top_buf0_5 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 75 'alloca' 'top_buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%top_buf0_6 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 76 'alloca' 'top_buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%top_buf0_7 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 77 'alloca' 'top_buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%top_buf0_8 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 78 'alloca' 'top_buf0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%top_buf0_9 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 79 'alloca' 'top_buf0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%top_buf0_10 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 80 'alloca' 'top_buf0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%top_buf0_11 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 81 'alloca' 'top_buf0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%top_buf0_12 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 82 'alloca' 'top_buf0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%top_buf0_13 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 83 'alloca' 'top_buf0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%top_buf0_14 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 84 'alloca' 'top_buf0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%top_buf0_15 = alloca i64 1" [3dHLS.cpp:143]   --->   Operation 85 'alloca' 'top_buf0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%center_buf0_0 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 86 'alloca' 'center_buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%center_buf0_1 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 87 'alloca' 'center_buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%center_buf0_2 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 88 'alloca' 'center_buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%center_buf0_3 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 89 'alloca' 'center_buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%center_buf0_4 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 90 'alloca' 'center_buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%center_buf0_5 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 91 'alloca' 'center_buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%center_buf0_6 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 92 'alloca' 'center_buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%center_buf0_7 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 93 'alloca' 'center_buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%center_buf0_8 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 94 'alloca' 'center_buf0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%center_buf0_9 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 95 'alloca' 'center_buf0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%center_buf0_10 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 96 'alloca' 'center_buf0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%center_buf0_11 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 97 'alloca' 'center_buf0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%center_buf0_12 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 98 'alloca' 'center_buf0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%center_buf0_13 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 99 'alloca' 'center_buf0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%center_buf0_14 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 100 'alloca' 'center_buf0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%center_buf0_15 = alloca i64 1" [3dHLS.cpp:145]   --->   Operation 101 'alloca' 'center_buf0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%bottom_buf0_0 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 102 'alloca' 'bottom_buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%bottom_buf0_1 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 103 'alloca' 'bottom_buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%bottom_buf0_2 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 104 'alloca' 'bottom_buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%bottom_buf0_3 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 105 'alloca' 'bottom_buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bottom_buf0_4 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 106 'alloca' 'bottom_buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bottom_buf0_5 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 107 'alloca' 'bottom_buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%bottom_buf0_6 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 108 'alloca' 'bottom_buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%bottom_buf0_7 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 109 'alloca' 'bottom_buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%bottom_buf0_8 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 110 'alloca' 'bottom_buf0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%bottom_buf0_9 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 111 'alloca' 'bottom_buf0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%bottom_buf0_10 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 112 'alloca' 'bottom_buf0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%bottom_buf0_11 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 113 'alloca' 'bottom_buf0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%bottom_buf0_12 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 114 'alloca' 'bottom_buf0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%bottom_buf0_13 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 115 'alloca' 'bottom_buf0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%bottom_buf0_14 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 116 'alloca' 'bottom_buf0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%bottom_buf0_15 = alloca i64 1" [3dHLS.cpp:147]   --->   Operation 117 'alloca' 'bottom_buf0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%power_buf0_0 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 118 'alloca' 'power_buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%power_buf0_1 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 119 'alloca' 'power_buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%power_buf0_2 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 120 'alloca' 'power_buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%power_buf0_3 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 121 'alloca' 'power_buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%power_buf0_4 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 122 'alloca' 'power_buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%power_buf0_5 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 123 'alloca' 'power_buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%power_buf0_6 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 124 'alloca' 'power_buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%power_buf0_7 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 125 'alloca' 'power_buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%power_buf0_8 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 126 'alloca' 'power_buf0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%power_buf0_9 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 127 'alloca' 'power_buf0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%power_buf0_10 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 128 'alloca' 'power_buf0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%power_buf0_11 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 129 'alloca' 'power_buf0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%power_buf0_12 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 130 'alloca' 'power_buf0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%power_buf0_13 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 131 'alloca' 'power_buf0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%power_buf0_14 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 132 'alloca' 'power_buf0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%power_buf0_15 = alloca i64 1" [3dHLS.cpp:149]   --->   Operation 133 'alloca' 'power_buf0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%result_buf0_0 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 134 'alloca' 'result_buf0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%result_buf0_1 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 135 'alloca' 'result_buf0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%result_buf0_2 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 136 'alloca' 'result_buf0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%result_buf0_3 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 137 'alloca' 'result_buf0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%result_buf0_4 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 138 'alloca' 'result_buf0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%result_buf0_5 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 139 'alloca' 'result_buf0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%result_buf0_6 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 140 'alloca' 'result_buf0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%result_buf0_7 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 141 'alloca' 'result_buf0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%result_buf0_8 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 142 'alloca' 'result_buf0_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%result_buf0_9 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 143 'alloca' 'result_buf0_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%result_buf0_10 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 144 'alloca' 'result_buf0_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%result_buf0_11 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 145 'alloca' 'result_buf0_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%result_buf0_12 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 146 'alloca' 'result_buf0_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%result_buf0_13 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 147 'alloca' 'result_buf0_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%result_buf0_14 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 148 'alloca' 'result_buf0_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%result_buf0_15 = alloca i64 1" [3dHLS.cpp:151]   --->   Operation 149 'alloca' 'result_buf0_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%top_buf1_0 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 150 'alloca' 'top_buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%top_buf1_1 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 151 'alloca' 'top_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%top_buf1_2 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 152 'alloca' 'top_buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%top_buf1_3 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 153 'alloca' 'top_buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%top_buf1_4 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 154 'alloca' 'top_buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%top_buf1_5 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 155 'alloca' 'top_buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%top_buf1_6 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 156 'alloca' 'top_buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%top_buf1_7 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 157 'alloca' 'top_buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%top_buf1_8 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 158 'alloca' 'top_buf1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%top_buf1_9 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 159 'alloca' 'top_buf1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%top_buf1_10 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 160 'alloca' 'top_buf1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%top_buf1_11 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 161 'alloca' 'top_buf1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%top_buf1_12 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 162 'alloca' 'top_buf1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%top_buf1_13 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 163 'alloca' 'top_buf1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%top_buf1_14 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 164 'alloca' 'top_buf1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%top_buf1_15 = alloca i64 1" [3dHLS.cpp:154]   --->   Operation 165 'alloca' 'top_buf1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%center_buf1_0 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 166 'alloca' 'center_buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%center_buf1_1 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 167 'alloca' 'center_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%center_buf1_2 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 168 'alloca' 'center_buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%center_buf1_3 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 169 'alloca' 'center_buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%center_buf1_4 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 170 'alloca' 'center_buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%center_buf1_5 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 171 'alloca' 'center_buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%center_buf1_6 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 172 'alloca' 'center_buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%center_buf1_7 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 173 'alloca' 'center_buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%center_buf1_8 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 174 'alloca' 'center_buf1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%center_buf1_9 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 175 'alloca' 'center_buf1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%center_buf1_10 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 176 'alloca' 'center_buf1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%center_buf1_11 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 177 'alloca' 'center_buf1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%center_buf1_12 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 178 'alloca' 'center_buf1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%center_buf1_13 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 179 'alloca' 'center_buf1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%center_buf1_14 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 180 'alloca' 'center_buf1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%center_buf1_15 = alloca i64 1" [3dHLS.cpp:156]   --->   Operation 181 'alloca' 'center_buf1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%bottom_buf1_0 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 182 'alloca' 'bottom_buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%bottom_buf1_1 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 183 'alloca' 'bottom_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%bottom_buf1_2 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 184 'alloca' 'bottom_buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%bottom_buf1_3 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 185 'alloca' 'bottom_buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%bottom_buf1_4 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 186 'alloca' 'bottom_buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%bottom_buf1_5 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 187 'alloca' 'bottom_buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%bottom_buf1_6 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 188 'alloca' 'bottom_buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%bottom_buf1_7 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 189 'alloca' 'bottom_buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%bottom_buf1_8 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 190 'alloca' 'bottom_buf1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%bottom_buf1_9 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 191 'alloca' 'bottom_buf1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%bottom_buf1_10 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 192 'alloca' 'bottom_buf1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%bottom_buf1_11 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 193 'alloca' 'bottom_buf1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%bottom_buf1_12 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 194 'alloca' 'bottom_buf1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%bottom_buf1_13 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 195 'alloca' 'bottom_buf1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%bottom_buf1_14 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 196 'alloca' 'bottom_buf1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%bottom_buf1_15 = alloca i64 1" [3dHLS.cpp:158]   --->   Operation 197 'alloca' 'bottom_buf1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%power_buf1_0 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 198 'alloca' 'power_buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%power_buf1_1 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 199 'alloca' 'power_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%power_buf1_2 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 200 'alloca' 'power_buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%power_buf1_3 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 201 'alloca' 'power_buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%power_buf1_4 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 202 'alloca' 'power_buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%power_buf1_5 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 203 'alloca' 'power_buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%power_buf1_6 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 204 'alloca' 'power_buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%power_buf1_7 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 205 'alloca' 'power_buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%power_buf1_8 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 206 'alloca' 'power_buf1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%power_buf1_9 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 207 'alloca' 'power_buf1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%power_buf1_10 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 208 'alloca' 'power_buf1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%power_buf1_11 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 209 'alloca' 'power_buf1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%power_buf1_12 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 210 'alloca' 'power_buf1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%power_buf1_13 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 211 'alloca' 'power_buf1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%power_buf1_14 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 212 'alloca' 'power_buf1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%power_buf1_15 = alloca i64 1" [3dHLS.cpp:160]   --->   Operation 213 'alloca' 'power_buf1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%result_buf1_0 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 214 'alloca' 'result_buf1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%result_buf1_1 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 215 'alloca' 'result_buf1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%result_buf1_2 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 216 'alloca' 'result_buf1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%result_buf1_3 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 217 'alloca' 'result_buf1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%result_buf1_4 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 218 'alloca' 'result_buf1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%result_buf1_5 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 219 'alloca' 'result_buf1_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%result_buf1_6 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 220 'alloca' 'result_buf1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%result_buf1_7 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 221 'alloca' 'result_buf1_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%result_buf1_8 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 222 'alloca' 'result_buf1_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%result_buf1_9 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 223 'alloca' 'result_buf1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%result_buf1_10 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 224 'alloca' 'result_buf1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%result_buf1_11 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 225 'alloca' 'result_buf1_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%result_buf1_12 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 226 'alloca' 'result_buf1_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%result_buf1_13 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 227 'alloca' 'result_buf1_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%result_buf1_14 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 228 'alloca' 'result_buf1_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%result_buf1_15 = alloca i64 1" [3dHLS.cpp:162]   --->   Operation 229 'alloca' 'result_buf1_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%top_buf2_0 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 230 'alloca' 'top_buf2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%top_buf2_1 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 231 'alloca' 'top_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%top_buf2_2 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 232 'alloca' 'top_buf2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%top_buf2_3 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 233 'alloca' 'top_buf2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%top_buf2_4 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 234 'alloca' 'top_buf2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%top_buf2_5 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 235 'alloca' 'top_buf2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%top_buf2_6 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 236 'alloca' 'top_buf2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%top_buf2_7 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 237 'alloca' 'top_buf2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%top_buf2_8 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 238 'alloca' 'top_buf2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%top_buf2_9 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 239 'alloca' 'top_buf2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%top_buf2_10 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 240 'alloca' 'top_buf2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%top_buf2_11 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 241 'alloca' 'top_buf2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%top_buf2_12 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 242 'alloca' 'top_buf2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%top_buf2_13 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 243 'alloca' 'top_buf2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%top_buf2_14 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 244 'alloca' 'top_buf2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%top_buf2_15 = alloca i64 1" [3dHLS.cpp:165]   --->   Operation 245 'alloca' 'top_buf2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%center_buf2_0 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 246 'alloca' 'center_buf2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%center_buf2_1 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 247 'alloca' 'center_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%center_buf2_2 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 248 'alloca' 'center_buf2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%center_buf2_3 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 249 'alloca' 'center_buf2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%center_buf2_4 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 250 'alloca' 'center_buf2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%center_buf2_5 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 251 'alloca' 'center_buf2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%center_buf2_6 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 252 'alloca' 'center_buf2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%center_buf2_7 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 253 'alloca' 'center_buf2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%center_buf2_8 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 254 'alloca' 'center_buf2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%center_buf2_9 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 255 'alloca' 'center_buf2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%center_buf2_10 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 256 'alloca' 'center_buf2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%center_buf2_11 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 257 'alloca' 'center_buf2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%center_buf2_12 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 258 'alloca' 'center_buf2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%center_buf2_13 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 259 'alloca' 'center_buf2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%center_buf2_14 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 260 'alloca' 'center_buf2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%center_buf2_15 = alloca i64 1" [3dHLS.cpp:167]   --->   Operation 261 'alloca' 'center_buf2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%bottom_buf2_0 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 262 'alloca' 'bottom_buf2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%bottom_buf2_1 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 263 'alloca' 'bottom_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%bottom_buf2_2 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 264 'alloca' 'bottom_buf2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%bottom_buf2_3 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 265 'alloca' 'bottom_buf2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%bottom_buf2_4 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 266 'alloca' 'bottom_buf2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%bottom_buf2_5 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 267 'alloca' 'bottom_buf2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%bottom_buf2_6 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 268 'alloca' 'bottom_buf2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%bottom_buf2_7 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 269 'alloca' 'bottom_buf2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%bottom_buf2_8 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 270 'alloca' 'bottom_buf2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%bottom_buf2_9 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 271 'alloca' 'bottom_buf2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%bottom_buf2_10 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 272 'alloca' 'bottom_buf2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%bottom_buf2_11 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 273 'alloca' 'bottom_buf2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%bottom_buf2_12 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 274 'alloca' 'bottom_buf2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%bottom_buf2_13 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 275 'alloca' 'bottom_buf2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%bottom_buf2_14 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 276 'alloca' 'bottom_buf2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%bottom_buf2_15 = alloca i64 1" [3dHLS.cpp:169]   --->   Operation 277 'alloca' 'bottom_buf2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%power_buf2_0 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 278 'alloca' 'power_buf2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%power_buf2_1 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 279 'alloca' 'power_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%power_buf2_2 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 280 'alloca' 'power_buf2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%power_buf2_3 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 281 'alloca' 'power_buf2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%power_buf2_4 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 282 'alloca' 'power_buf2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%power_buf2_5 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 283 'alloca' 'power_buf2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%power_buf2_6 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 284 'alloca' 'power_buf2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%power_buf2_7 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 285 'alloca' 'power_buf2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%power_buf2_8 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 286 'alloca' 'power_buf2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%power_buf2_9 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 287 'alloca' 'power_buf2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%power_buf2_10 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 288 'alloca' 'power_buf2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%power_buf2_11 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 289 'alloca' 'power_buf2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%power_buf2_12 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 290 'alloca' 'power_buf2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%power_buf2_13 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 291 'alloca' 'power_buf2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%power_buf2_14 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 292 'alloca' 'power_buf2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%power_buf2_15 = alloca i64 1" [3dHLS.cpp:171]   --->   Operation 293 'alloca' 'power_buf2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%result_buf2_0 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 294 'alloca' 'result_buf2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%result_buf2_1 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 295 'alloca' 'result_buf2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%result_buf2_2 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 296 'alloca' 'result_buf2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%result_buf2_3 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 297 'alloca' 'result_buf2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%result_buf2_4 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 298 'alloca' 'result_buf2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%result_buf2_5 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 299 'alloca' 'result_buf2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%result_buf2_6 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 300 'alloca' 'result_buf2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%result_buf2_7 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 301 'alloca' 'result_buf2_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%result_buf2_8 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 302 'alloca' 'result_buf2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%result_buf2_9 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 303 'alloca' 'result_buf2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%result_buf2_10 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 304 'alloca' 'result_buf2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%result_buf2_11 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 305 'alloca' 'result_buf2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%result_buf2_12 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 306 'alloca' 'result_buf2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%result_buf2_13 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 307 'alloca' 'result_buf2_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%result_buf2_14 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 308 'alloca' 'result_buf2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%result_buf2_15 = alloca i64 1" [3dHLS.cpp:173]   --->   Operation 309 'alloca' 'result_buf2_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [12/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 310 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 311 [11/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 311 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 312 [10/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 312 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 313 [9/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 313 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 314 [8/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 314 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 315 [7/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 315 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 316 [6/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 316 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 317 [5/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 317 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 318 [4/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 318 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 319 [3/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 319 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 320 [2/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 320 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 321 [1/12] (2.32ns)   --->   "%stepDivCap = fdiv i32 %dt_read, i32 %Cap_read" [3dHLS.cpp:136]   --->   Operation 321 'fdiv' 'stepDivCap' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%Ry_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Ry"   --->   Operation 322 'read' 'Ry_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (0.00ns)   --->   "%Rx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rx"   --->   Operation 323 'read' 'Rx_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 324 [12/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 324 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [12/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 325 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 326 [11/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 326 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [11/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 327 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 328 [10/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 328 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 329 [10/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 329 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 330 [9/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 330 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 331 [9/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 331 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 332 [8/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 332 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [8/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 333 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 334 [7/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 334 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [7/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 335 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 336 [6/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 336 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [6/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 337 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 338 [5/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 338 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 339 [5/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 339 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%Rz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Rz"   --->   Operation 340 'read' 'Rz_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [4/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 341 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 342 [4/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 342 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [12/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 343 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 344 [3/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 344 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 345 [3/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 345 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 346 [11/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 346 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 347 [2/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 347 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 348 [2/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 348 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 349 [10/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 349 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.32>
ST_24 : Operation 350 [1/12] (2.32ns)   --->   "%cw = fdiv i32 %stepDivCap, i32 %Rx_read" [3dHLS.cpp:137]   --->   Operation 350 'fdiv' 'cw' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/12] (2.32ns)   --->   "%cs = fdiv i32 %stepDivCap, i32 %Ry_read" [3dHLS.cpp:138]   --->   Operation 351 'fdiv' 'cs' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [9/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 352 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.32>
ST_25 : Operation 353 [8/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 353 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 354 [2/2] (1.54ns)   --->   "%conv = fpext i32 %cw" [3dHLS.cpp:141]   --->   Operation 354 'fpext' 'conv' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 355 [2/2] (1.54ns)   --->   "%conv6 = fpext i32 %cs" [3dHLS.cpp:141]   --->   Operation 355 'fpext' 'conv6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.32>
ST_26 : Operation 356 [7/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 356 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 357 [1/2] (1.54ns)   --->   "%conv = fpext i32 %cw" [3dHLS.cpp:141]   --->   Operation 357 'fpext' 'conv' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 358 [1/2] (1.54ns)   --->   "%conv6 = fpext i32 %cs" [3dHLS.cpp:141]   --->   Operation 358 'fpext' 'conv6' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.32>
ST_27 : Operation 359 [6/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 359 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 360 [8/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 360 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 361 [8/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 361 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.32>
ST_28 : Operation 362 [5/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 362 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [7/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 363 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 364 [7/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 364 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 365 [4/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 365 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 366 [6/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 366 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 367 [6/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 367 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.32>
ST_30 : Operation 368 [3/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 368 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 369 [5/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 369 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 370 [5/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 370 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.32>
ST_31 : Operation 371 [2/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 371 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 372 [4/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 372 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 373 [4/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 373 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.32>
ST_32 : Operation 374 [1/12] (2.32ns)   --->   "%cb = fdiv i32 %stepDivCap, i32 %Rz_read" [3dHLS.cpp:139]   --->   Operation 374 'fdiv' 'cb' <Predicate = true> <Delay = 2.32> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 375 [3/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 375 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 376 [3/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 376 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.32>
ST_33 : Operation 377 [2/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 377 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 378 [2/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 378 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 379 [2/2] (1.54ns)   --->   "%conv8 = fpext i32 %cb" [3dHLS.cpp:141]   --->   Operation 379 'fpext' 'conv8' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.32>
ST_34 : Operation 380 [1/8] (2.32ns)   --->   "%mul = dmul i64 %conv, i64 2" [3dHLS.cpp:141]   --->   Operation 380 'dmul' 'mul' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 381 [1/8] (2.32ns)   --->   "%mul7 = dmul i64 %conv6, i64 2" [3dHLS.cpp:141]   --->   Operation 381 'dmul' 'mul7' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 382 [1/2] (1.54ns)   --->   "%conv8 = fpext i32 %cb" [3dHLS.cpp:141]   --->   Operation 382 'fpext' 'conv8' <Predicate = true> <Delay = 1.54> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.32>
ST_35 : Operation 383 [8/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 383 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 384 [8/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 384 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.32>
ST_36 : Operation 385 [7/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 385 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 386 [7/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 386 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.32>
ST_37 : Operation 387 [6/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 387 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 388 [6/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 388 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.32>
ST_38 : Operation 389 [5/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 389 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 390 [5/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 390 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.32>
ST_39 : Operation 391 [4/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 391 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 392 [4/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 392 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 393 [3/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 393 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 394 [3/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 394 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 395 [2/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 395 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 396 [2/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 396 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 397 [1/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul7" [3dHLS.cpp:141]   --->   Operation 397 'dadd' 'add' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 398 [1/8] (2.32ns)   --->   "%mul9 = dmul i64 %conv8, i64 3" [3dHLS.cpp:141]   --->   Operation 398 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 399 [8/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 399 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 400 [7/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 400 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 401 [6/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 401 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 402 [5/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 402 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.90>
ST_47 : Operation 403 [4/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 403 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.90>
ST_48 : Operation 404 [3/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 404 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.90>
ST_49 : Operation 405 [2/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 405 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.90>
ST_50 : Operation 406 [1/8] (1.90ns)   --->   "%add1 = dadd i64 %add, i64 %mul9" [3dHLS.cpp:141]   --->   Operation 406 'dadd' 'add1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 1.90>
ST_51 : Operation 407 [8/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 407 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 1.90>
ST_52 : Operation 408 [7/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 408 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 1.90>
ST_53 : Operation 409 [6/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 409 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 1.90>
ST_54 : Operation 410 [5/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 410 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 1.90>
ST_55 : Operation 411 [4/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 411 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 1.90>
ST_56 : Operation 412 [3/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 412 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 1.90>
ST_57 : Operation 413 [2/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 413 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 1.90>
ST_58 : Operation 414 [1/8] (1.90ns)   --->   "%sub = dsub i64 1, i64 %add1" [3dHLS.cpp:141]   --->   Operation 414 'dsub' 'sub' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 1.82>
ST_59 : Operation 415 [2/2] (1.82ns)   --->   "%cc = fptrunc i64 %sub" [3dHLS.cpp:141]   --->   Operation 415 'fptrunc' 'cc' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 1.82>
ST_60 : Operation 416 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 416 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 417 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %result, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 417 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 418 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %result"   --->   Operation 418 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 419 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 419 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 420 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %temp"   --->   Operation 420 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 421 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %power, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 421 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 422 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %power"   --->   Operation 422 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 423 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Cap"   --->   Operation 423 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 424 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Cap, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 424 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 425 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rx"   --->   Operation 425 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 426 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rx, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 426 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 427 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Ry"   --->   Operation 427 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 428 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Ry, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 428 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 429 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Rz"   --->   Operation 429 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Rz, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 431 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dt"   --->   Operation 431 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dt, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 433 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %amb_temp"   --->   Operation 433 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %amb_temp, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 435 [1/1] (0.00ns)   --->   "%amb_temp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %amb_temp"   --->   Operation 435 'read' 'amb_temp_read' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 436 [1/2] (1.82ns)   --->   "%cc = fptrunc i64 %sub" [3dHLS.cpp:141]   --->   Operation 436 'fptrunc' 'cc' <Predicate = true> <Delay = 1.82> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 437 [1/1] (0.38ns)   --->   "%br_ln178 = br void" [3dHLS.cpp:178]   --->   Operation 437 'br' 'br_ln178' <Predicate = true> <Delay = 0.38>

State 61 <SV = 60> <Delay = 0.71>
ST_61 : Operation 438 [1/1] (0.00ns)   --->   "%i = phi i9 0, void, i9 %i_1, void"   --->   Operation 438 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 439 [1/1] (0.71ns)   --->   "%i_1 = add i9 %i, i9 1" [3dHLS.cpp:178]   --->   Operation 439 'add' 'i_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 440 [1/1] (0.59ns)   --->   "%icmp_ln178 = icmp_eq  i9 %i, i9 500" [3dHLS.cpp:178]   --->   Operation 440 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 441 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 500, i64 500, i64 500"   --->   Operation 441 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %.split4, void" [3dHLS.cpp:178]   --->   Operation 442 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 443 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [3dHLS.cpp:134]   --->   Operation 443 'specloopname' 'specloopname_ln134' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_61 : Operation 444 [1/1] (0.38ns)   --->   "%br_ln181 = br void" [3dHLS.cpp:181]   --->   Operation 444 'br' 'br_ln181' <Predicate = (!icmp_ln178)> <Delay = 0.38>
ST_61 : Operation 445 [1/1] (0.00ns)   --->   "%ret_ln227 = ret" [3dHLS.cpp:227]   --->   Operation 445 'ret' 'ret_ln227' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 0.77>
ST_62 : Operation 446 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %.split4, i4 %add_ln181, void" [3dHLS.cpp:195]   --->   Operation 446 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 447 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 0, void %.split4, i4 %idx_urem, void"   --->   Operation 447 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 448 [1/1] (0.70ns)   --->   "%add_ln181 = add i4 %j, i4 1" [3dHLS.cpp:181]   --->   Operation 448 'add' 'add_ln181' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 449 [1/1] (0.65ns)   --->   "%icmp_ln181 = icmp_eq  i4 %j, i4 10" [3dHLS.cpp:181]   --->   Operation 449 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 450 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 450 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %.split, void %.preheader.preheader" [3dHLS.cpp:181]   --->   Operation 451 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 452 [1/1] (0.65ns)   --->   "%icmp_ln184 = icmp_ne  i4 %j, i4 0" [3dHLS.cpp:184]   --->   Operation 452 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 453 [1/1] (0.65ns)   --->   "%icmp_ln184_1 = icmp_ult  i4 %j, i4 9" [3dHLS.cpp:184]   --->   Operation 453 'icmp' 'icmp_ln184_1' <Predicate = (!icmp_ln181)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 454 [1/1] (0.12ns)   --->   "%compute_flag = and i1 %icmp_ln184, i1 %icmp_ln184_1" [3dHLS.cpp:184]   --->   Operation 454 'and' 'compute_flag' <Predicate = (!icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 455 [1/1] (0.38ns)   --->   "%br_ln203 = br void %.preheader" [3dHLS.cpp:203]   --->   Operation 455 'br' 'br_ln203' <Predicate = (icmp_ln181)> <Delay = 0.38>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 456 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [3dHLS.cpp:134]   --->   Operation 456 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j, i32 3" [3dHLS.cpp:183]   --->   Operation 457 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 458 [1/1] (0.12ns)   --->   "%load_flag = xor i1 %tmp_6, i1 1" [3dHLS.cpp:183]   --->   Operation 458 'xor' 'load_flag' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j, i32 1, i32 3" [3dHLS.cpp:185]   --->   Operation 459 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 460 [1/1] (0.49ns)   --->   "%store_flag = icmp_ne  i3 %tmp_7, i3 0" [3dHLS.cpp:185]   --->   Operation 460 'icmp' 'store_flag' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i4 %phi_urem" [3dHLS.cpp:186]   --->   Operation 461 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 462 [1/1] (0.49ns)   --->   "%switch_ln186 = switch i2 %trunc_ln186, void, i2 0, void, i2 1, void" [3dHLS.cpp:186]   --->   Operation 462 'switch' 'switch_ln186' <Predicate = true> <Delay = 0.49>
ST_63 : Operation 463 [2/2] (1.13ns)   --->   "%call_ln192 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j" [3dHLS.cpp:192]   --->   Operation 463 'call' 'call_ln192' <Predicate = (trunc_ln186 == 1)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0" [3dHLS.cpp:195]   --->   Operation 464 'bitconcatenate' 'tmp_2' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i18 %tmp_2" [3dHLS.cpp:193]   --->   Operation 465 'zext' 'zext_ln193' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 466 [2/2] (0.51ns)   --->   "%call_ln193 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln193" [3dHLS.cpp:193]   --->   Operation 466 'call' 'call_ln193' <Predicate = (trunc_ln186 == 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 467 [2/2] (2.43ns)   --->   "%call_ln194 = call void @compute, i1 %compute_flag, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:194]   --->   Operation 467 'call' 'call_ln194' <Predicate = (trunc_ln186 == 1)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln195_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0" [3dHLS.cpp:195]   --->   Operation 468 'bitconcatenate' 'shl_ln195_1' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 469 [1/1] (0.78ns)   --->   "%add_ln195 = add i16 %shl_ln195_1, i16 57344" [3dHLS.cpp:195]   --->   Operation 469 'add' 'add_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln195, i32 15" [3dHLS.cpp:195]   --->   Operation 470 'bitselect' 'tmp_10' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 471 [1/1] (0.78ns)   --->   "%sub_ln195 = sub i16 8192, i16 %shl_ln195_1" [3dHLS.cpp:195]   --->   Operation 471 'sub' 'sub_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln195, i32 4, i32 15" [3dHLS.cpp:195]   --->   Operation 472 'partselect' 'trunc_ln195_1' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i12 %trunc_ln195_1" [3dHLS.cpp:195]   --->   Operation 473 'sext' 'sext_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i13 %sext_ln195" [3dHLS.cpp:195]   --->   Operation 474 'zext' 'zext_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 475 [1/1] (0.75ns)   --->   "%sub_ln195_1 = sub i14 0, i14 %zext_ln195" [3dHLS.cpp:195]   --->   Operation 475 'sub' 'sub_ln195_1' <Predicate = (trunc_ln186 == 1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln195, i32 4, i32 15" [3dHLS.cpp:195]   --->   Operation 476 'partselect' 'trunc_ln195_2' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln195_1 = sext i12 %trunc_ln195_2" [3dHLS.cpp:195]   --->   Operation 477 'sext' 'sext_ln195_1' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln195_1 = zext i13 %sext_ln195_1" [3dHLS.cpp:195]   --->   Operation 478 'zext' 'zext_ln195_1' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 479 [1/1] (0.34ns)   --->   "%select_ln195 = select i1 %tmp_10, i14 %sub_ln195_1, i14 %zext_ln195_1" [3dHLS.cpp:195]   --->   Operation 479 'select' 'select_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln195, i6 0" [3dHLS.cpp:195]   --->   Operation 480 'bitconcatenate' 'shl_ln4' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_63 : Operation 481 [2/2] (0.51ns)   --->   "%call_ln195 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln4, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15" [3dHLS.cpp:195]   --->   Operation 481 'call' 'call_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 482 [2/2] (1.13ns)   --->   "%call_ln187 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j" [3dHLS.cpp:187]   --->   Operation 482 'call' 'call_ln187' <Predicate = (trunc_ln186 == 0)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0" [3dHLS.cpp:195]   --->   Operation 483 'bitconcatenate' 'tmp_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i18 %tmp_1" [3dHLS.cpp:188]   --->   Operation 484 'zext' 'zext_ln188' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 485 [2/2] (0.51ns)   --->   "%call_ln188 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln188" [3dHLS.cpp:188]   --->   Operation 485 'call' 'call_ln188' <Predicate = (trunc_ln186 == 0)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 486 [2/2] (2.43ns)   --->   "%call_ln189 = call void @compute, i1 %compute_flag, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:189]   --->   Operation 486 'call' 'call_ln189' <Predicate = (trunc_ln186 == 0)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 487 [1/1] (0.00ns)   --->   "%shl_ln190_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0" [3dHLS.cpp:190]   --->   Operation 487 'bitconcatenate' 'shl_ln190_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 488 [1/1] (0.78ns)   --->   "%add_ln190 = add i16 %shl_ln190_1, i16 57344" [3dHLS.cpp:190]   --->   Operation 488 'add' 'add_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln190, i32 15" [3dHLS.cpp:190]   --->   Operation 489 'bitselect' 'tmp_9' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 490 [1/1] (0.78ns)   --->   "%sub_ln190 = sub i16 8192, i16 %shl_ln190_1" [3dHLS.cpp:190]   --->   Operation 490 'sub' 'sub_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln190, i32 4, i32 15" [3dHLS.cpp:190]   --->   Operation 491 'partselect' 'trunc_ln190_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln190 = sext i12 %trunc_ln190_1" [3dHLS.cpp:190]   --->   Operation 492 'sext' 'sext_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i13 %sext_ln190" [3dHLS.cpp:190]   --->   Operation 493 'zext' 'zext_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 494 [1/1] (0.75ns)   --->   "%sub_ln190_1 = sub i14 0, i14 %zext_ln190" [3dHLS.cpp:190]   --->   Operation 494 'sub' 'sub_ln190_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln190, i32 4, i32 15" [3dHLS.cpp:190]   --->   Operation 495 'partselect' 'trunc_ln190_2' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln190_1 = sext i12 %trunc_ln190_2" [3dHLS.cpp:190]   --->   Operation 496 'sext' 'sext_ln190_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i13 %sext_ln190_1" [3dHLS.cpp:190]   --->   Operation 497 'zext' 'zext_ln190_1' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 498 [1/1] (0.34ns)   --->   "%select_ln190 = select i1 %tmp_9, i14 %sub_ln190_1, i14 %zext_ln190_1" [3dHLS.cpp:190]   --->   Operation 498 'select' 'select_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 499 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln190, i6 0" [3dHLS.cpp:190]   --->   Operation 499 'bitconcatenate' 'shl_ln3' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_63 : Operation 500 [2/2] (0.51ns)   --->   "%call_ln190 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln3, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15" [3dHLS.cpp:190]   --->   Operation 500 'call' 'call_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 501 [2/2] (1.13ns)   --->   "%call_ln197 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j" [3dHLS.cpp:197]   --->   Operation 501 'call' 'call_ln197' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 502 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j, i14 0" [3dHLS.cpp:195]   --->   Operation 502 'bitconcatenate' 'tmp' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i18 %tmp" [3dHLS.cpp:198]   --->   Operation 503 'zext' 'zext_ln198' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 504 [2/2] (0.51ns)   --->   "%call_ln198 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln198" [3dHLS.cpp:198]   --->   Operation 504 'call' 'call_ln198' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 505 [2/2] (2.43ns)   --->   "%call_ln199 = call void @compute, i1 %compute_flag, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:199]   --->   Operation 505 'call' 'call_ln199' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln200_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j, i12 0" [3dHLS.cpp:200]   --->   Operation 506 'bitconcatenate' 'shl_ln200_1' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 507 [1/1] (0.78ns)   --->   "%add_ln200 = add i16 %shl_ln200_1, i16 57344" [3dHLS.cpp:200]   --->   Operation 507 'add' 'add_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln200, i32 15" [3dHLS.cpp:200]   --->   Operation 508 'bitselect' 'tmp_8' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 509 [1/1] (0.78ns)   --->   "%sub_ln200 = sub i16 8192, i16 %shl_ln200_1" [3dHLS.cpp:200]   --->   Operation 509 'sub' 'sub_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln200, i32 4, i32 15" [3dHLS.cpp:200]   --->   Operation 510 'partselect' 'trunc_ln200_1' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln200 = sext i12 %trunc_ln200_1" [3dHLS.cpp:200]   --->   Operation 511 'sext' 'sext_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i13 %sext_ln200" [3dHLS.cpp:200]   --->   Operation 512 'zext' 'zext_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 513 [1/1] (0.75ns)   --->   "%sub_ln200_1 = sub i14 0, i14 %zext_ln200" [3dHLS.cpp:200]   --->   Operation 513 'sub' 'sub_ln200_1' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 514 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln200, i32 4, i32 15" [3dHLS.cpp:200]   --->   Operation 514 'partselect' 'trunc_ln200_2' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln200_1 = sext i12 %trunc_ln200_2" [3dHLS.cpp:200]   --->   Operation 515 'sext' 'sext_ln200_1' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i13 %sext_ln200_1" [3dHLS.cpp:200]   --->   Operation 516 'zext' 'zext_ln200_1' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 517 [1/1] (0.34ns)   --->   "%select_ln200 = select i1 %tmp_8, i14 %sub_ln200_1, i14 %zext_ln200_1" [3dHLS.cpp:200]   --->   Operation 517 'select' 'select_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 518 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln200, i6 0" [3dHLS.cpp:200]   --->   Operation 518 'bitconcatenate' 'shl_ln' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_63 : Operation 519 [2/2] (0.51ns)   --->   "%call_ln200 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15" [3dHLS.cpp:200]   --->   Operation 519 'call' 'call_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 1.71>
ST_64 : Operation 520 [1/2] (0.00ns)   --->   "%call_ln192 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j" [3dHLS.cpp:192]   --->   Operation 520 'call' 'call_ln192' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 521 [1/2] (0.00ns)   --->   "%call_ln193 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln193" [3dHLS.cpp:193]   --->   Operation 521 'call' 'call_ln193' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 522 [1/2] (0.00ns)   --->   "%call_ln194 = call void @compute, i1 %compute_flag, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:194]   --->   Operation 522 'call' 'call_ln194' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 523 [1/2] (0.00ns)   --->   "%call_ln195 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln4, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15" [3dHLS.cpp:195]   --->   Operation 523 'call' 'call_ln195' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln196 = br void" [3dHLS.cpp:196]   --->   Operation 524 'br' 'br_ln196' <Predicate = (trunc_ln186 == 1)> <Delay = 0.00>
ST_64 : Operation 525 [1/2] (0.00ns)   --->   "%call_ln187 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j" [3dHLS.cpp:187]   --->   Operation 525 'call' 'call_ln187' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 526 [1/2] (0.00ns)   --->   "%call_ln188 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln188" [3dHLS.cpp:188]   --->   Operation 526 'call' 'call_ln188' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 527 [1/2] (0.00ns)   --->   "%call_ln189 = call void @compute, i1 %compute_flag, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:189]   --->   Operation 527 'call' 'call_ln189' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 528 [1/2] (0.00ns)   --->   "%call_ln190 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln3, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15" [3dHLS.cpp:190]   --->   Operation 528 'call' 'call_ln190' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln191 = br void" [3dHLS.cpp:191]   --->   Operation 529 'br' 'br_ln191' <Predicate = (trunc_ln186 == 0)> <Delay = 0.00>
ST_64 : Operation 530 [1/2] (0.00ns)   --->   "%call_ln197 = call void @selectLayer, i512 %temp, i1 %load_flag, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j" [3dHLS.cpp:197]   --->   Operation 530 'call' 'call_ln197' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 531 [1/2] (0.00ns)   --->   "%call_ln198 = call void @buffer_load, i512 %power, i1 %load_flag, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln198" [3dHLS.cpp:198]   --->   Operation 531 'call' 'call_ln198' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 532 [1/2] (0.00ns)   --->   "%call_ln199 = call void @compute, i1 %compute_flag, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:199]   --->   Operation 532 'call' 'call_ln199' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 533 [1/2] (0.00ns)   --->   "%call_ln200 = call void @buffer_store, i512 %result, i1 %store_flag, i20 %shl_ln, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15" [3dHLS.cpp:200]   --->   Operation 533 'call' 'call_ln200' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 534 'br' 'br_ln0' <Predicate = (trunc_ln186 != 0 & trunc_ln186 != 1)> <Delay = 0.00>
ST_64 : Operation 535 [1/1] (0.70ns)   --->   "%next_urem = add i4 %phi_urem, i4 1"   --->   Operation 535 'add' 'next_urem' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 536 [1/1] (0.65ns)   --->   "%empty_25 = icmp_ult  i4 %next_urem, i4 3"   --->   Operation 536 'icmp' 'empty_25' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 537 [1/1] (0.35ns)   --->   "%idx_urem = select i1 %empty_25, i4 %next_urem, i4 0"   --->   Operation 537 'select' 'idx_urem' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 538 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 65 <SV = 62> <Delay = 0.77>
ST_65 : Operation 539 [1/1] (0.00ns)   --->   "%j_1 = phi i4 %add_ln203, void, i4 0, void %.preheader.preheader" [3dHLS.cpp:217]   --->   Operation 539 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 540 [1/1] (0.00ns)   --->   "%phi_urem1 = phi i4 %idx_urem3, void, i4 0, void %.preheader.preheader"   --->   Operation 540 'phi' 'phi_urem1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 541 [1/1] (0.70ns)   --->   "%add_ln203 = add i4 %j_1, i4 1" [3dHLS.cpp:203]   --->   Operation 541 'add' 'add_ln203' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 542 [1/1] (0.65ns)   --->   "%icmp_ln203 = icmp_eq  i4 %j_1, i4 10" [3dHLS.cpp:203]   --->   Operation 542 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 543 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 543 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %.split2, void" [3dHLS.cpp:203]   --->   Operation 544 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 545 [1/1] (0.65ns)   --->   "%icmp_ln206 = icmp_ne  i4 %j_1, i4 0" [3dHLS.cpp:206]   --->   Operation 545 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln203)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 546 [1/1] (0.65ns)   --->   "%icmp_ln206_1 = icmp_ult  i4 %j_1, i4 9" [3dHLS.cpp:206]   --->   Operation 546 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln203)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 547 [1/1] (0.12ns)   --->   "%compute_flag_1 = and i1 %icmp_ln206, i1 %icmp_ln206_1" [3dHLS.cpp:206]   --->   Operation 547 'and' 'compute_flag_1' <Predicate = (!icmp_ln203)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 548 'br' 'br_ln0' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 66 <SV = 63> <Delay = 2.43>
ST_66 : Operation 549 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [3dHLS.cpp:134]   --->   Operation 549 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %j_1, i32 3" [3dHLS.cpp:205]   --->   Operation 550 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 551 [1/1] (0.12ns)   --->   "%load_flag_1 = xor i1 %tmp_11, i1 1" [3dHLS.cpp:205]   --->   Operation 551 'xor' 'load_flag_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %j_1, i32 1, i32 3" [3dHLS.cpp:207]   --->   Operation 552 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 553 [1/1] (0.49ns)   --->   "%store_flag_1 = icmp_ne  i3 %tmp_12, i3 0" [3dHLS.cpp:207]   --->   Operation 553 'icmp' 'store_flag_1' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i4 %phi_urem1" [3dHLS.cpp:208]   --->   Operation 554 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 555 [1/1] (0.49ns)   --->   "%switch_ln208 = switch i2 %trunc_ln208, void, i2 0, void, i2 1, void" [3dHLS.cpp:208]   --->   Operation 555 'switch' 'switch_ln208' <Predicate = true> <Delay = 0.49>
ST_66 : Operation 556 [2/2] (1.13ns)   --->   "%call_ln214 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j_1" [3dHLS.cpp:214]   --->   Operation 556 'call' 'call_ln214' <Predicate = (trunc_ln208 == 1)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0" [3dHLS.cpp:217]   --->   Operation 557 'bitconcatenate' 'tmp_5' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i18 %tmp_5" [3dHLS.cpp:215]   --->   Operation 558 'zext' 'zext_ln215' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 559 [2/2] (0.51ns)   --->   "%call_ln215 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln215" [3dHLS.cpp:215]   --->   Operation 559 'call' 'call_ln215' <Predicate = (trunc_ln208 == 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 560 [2/2] (2.43ns)   --->   "%call_ln216 = call void @compute, i1 %compute_flag_1, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:216]   --->   Operation 560 'call' 'call_ln216' <Predicate = (trunc_ln208 == 1)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 561 [1/1] (0.00ns)   --->   "%shl_ln217_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0" [3dHLS.cpp:217]   --->   Operation 561 'bitconcatenate' 'shl_ln217_1' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 562 [1/1] (0.78ns)   --->   "%add_ln217 = add i16 %shl_ln217_1, i16 57344" [3dHLS.cpp:217]   --->   Operation 562 'add' 'add_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln217, i32 15" [3dHLS.cpp:217]   --->   Operation 563 'bitselect' 'tmp_15' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 564 [1/1] (0.78ns)   --->   "%sub_ln217 = sub i16 8192, i16 %shl_ln217_1" [3dHLS.cpp:217]   --->   Operation 564 'sub' 'sub_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln217_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln217, i32 4, i32 15" [3dHLS.cpp:217]   --->   Operation 565 'partselect' 'trunc_ln217_1' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln217 = sext i12 %trunc_ln217_1" [3dHLS.cpp:217]   --->   Operation 566 'sext' 'sext_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i13 %sext_ln217" [3dHLS.cpp:217]   --->   Operation 567 'zext' 'zext_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 568 [1/1] (0.75ns)   --->   "%sub_ln217_1 = sub i14 0, i14 %zext_ln217" [3dHLS.cpp:217]   --->   Operation 568 'sub' 'sub_ln217_1' <Predicate = (trunc_ln208 == 1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 569 [1/1] (0.00ns)   --->   "%trunc_ln217_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln217, i32 4, i32 15" [3dHLS.cpp:217]   --->   Operation 569 'partselect' 'trunc_ln217_2' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln217_1 = sext i12 %trunc_ln217_2" [3dHLS.cpp:217]   --->   Operation 570 'sext' 'sext_ln217_1' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i13 %sext_ln217_1" [3dHLS.cpp:217]   --->   Operation 571 'zext' 'zext_ln217_1' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 572 [1/1] (0.34ns)   --->   "%select_ln217 = select i1 %tmp_15, i14 %sub_ln217_1, i14 %zext_ln217_1" [3dHLS.cpp:217]   --->   Operation 572 'select' 'select_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 573 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln217, i6 0" [3dHLS.cpp:217]   --->   Operation 573 'bitconcatenate' 'shl_ln7' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_66 : Operation 574 [2/2] (0.51ns)   --->   "%call_ln217 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln7, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15" [3dHLS.cpp:217]   --->   Operation 574 'call' 'call_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 575 [2/2] (1.13ns)   --->   "%call_ln209 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j_1" [3dHLS.cpp:209]   --->   Operation 575 'call' 'call_ln209' <Predicate = (trunc_ln208 == 0)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0" [3dHLS.cpp:217]   --->   Operation 576 'bitconcatenate' 'tmp_4' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i18 %tmp_4" [3dHLS.cpp:210]   --->   Operation 577 'zext' 'zext_ln210' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 578 [2/2] (0.51ns)   --->   "%call_ln210 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln210" [3dHLS.cpp:210]   --->   Operation 578 'call' 'call_ln210' <Predicate = (trunc_ln208 == 0)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 579 [2/2] (2.43ns)   --->   "%call_ln211 = call void @compute, i1 %compute_flag_1, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:211]   --->   Operation 579 'call' 'call_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 580 [1/1] (0.00ns)   --->   "%shl_ln212_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0" [3dHLS.cpp:212]   --->   Operation 580 'bitconcatenate' 'shl_ln212_1' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln212 = add i16 %shl_ln212_1, i16 57344" [3dHLS.cpp:212]   --->   Operation 581 'add' 'add_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 582 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln212, i32 15" [3dHLS.cpp:212]   --->   Operation 582 'bitselect' 'tmp_14' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 583 [1/1] (0.78ns)   --->   "%sub_ln212 = sub i16 8192, i16 %shl_ln212_1" [3dHLS.cpp:212]   --->   Operation 583 'sub' 'sub_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln212_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln212, i32 4, i32 15" [3dHLS.cpp:212]   --->   Operation 584 'partselect' 'trunc_ln212_1' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i12 %trunc_ln212_1" [3dHLS.cpp:212]   --->   Operation 585 'sext' 'sext_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i13 %sext_ln212" [3dHLS.cpp:212]   --->   Operation 586 'zext' 'zext_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 587 [1/1] (0.75ns)   --->   "%sub_ln212_1 = sub i14 0, i14 %zext_ln212" [3dHLS.cpp:212]   --->   Operation 587 'sub' 'sub_ln212_1' <Predicate = (trunc_ln208 == 0)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln212_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln212, i32 4, i32 15" [3dHLS.cpp:212]   --->   Operation 588 'partselect' 'trunc_ln212_2' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln212_1 = sext i12 %trunc_ln212_2" [3dHLS.cpp:212]   --->   Operation 589 'sext' 'sext_ln212_1' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln212_1 = zext i13 %sext_ln212_1" [3dHLS.cpp:212]   --->   Operation 590 'zext' 'zext_ln212_1' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 591 [1/1] (0.34ns)   --->   "%select_ln212 = select i1 %tmp_14, i14 %sub_ln212_1, i14 %zext_ln212_1" [3dHLS.cpp:212]   --->   Operation 591 'select' 'select_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln212, i6 0" [3dHLS.cpp:212]   --->   Operation 592 'bitconcatenate' 'shl_ln6' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_66 : Operation 593 [2/2] (0.51ns)   --->   "%call_ln212 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln6, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15" [3dHLS.cpp:212]   --->   Operation 593 'call' 'call_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 594 [2/2] (1.13ns)   --->   "%call_ln219 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j_1" [3dHLS.cpp:219]   --->   Operation 594 'call' 'call_ln219' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i4.i14, i4 %j_1, i14 0" [3dHLS.cpp:217]   --->   Operation 595 'bitconcatenate' 'tmp_3' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i18 %tmp_3" [3dHLS.cpp:220]   --->   Operation 596 'zext' 'zext_ln220' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 597 [2/2] (0.51ns)   --->   "%call_ln220 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln220" [3dHLS.cpp:220]   --->   Operation 597 'call' 'call_ln220' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 598 [2/2] (2.43ns)   --->   "%call_ln221 = call void @compute, i1 %compute_flag_1, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:221]   --->   Operation 598 'call' 'call_ln221' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 599 [1/1] (0.00ns)   --->   "%shl_ln222_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %j_1, i12 0" [3dHLS.cpp:222]   --->   Operation 599 'bitconcatenate' 'shl_ln222_1' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 600 [1/1] (0.78ns)   --->   "%add_ln222 = add i16 %shl_ln222_1, i16 57344" [3dHLS.cpp:222]   --->   Operation 600 'add' 'add_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 601 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln222, i32 15" [3dHLS.cpp:222]   --->   Operation 601 'bitselect' 'tmp_13' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 602 [1/1] (0.78ns)   --->   "%sub_ln222 = sub i16 8192, i16 %shl_ln222_1" [3dHLS.cpp:222]   --->   Operation 602 'sub' 'sub_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 603 [1/1] (0.00ns)   --->   "%trunc_ln222_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %sub_ln222, i32 4, i32 15" [3dHLS.cpp:222]   --->   Operation 603 'partselect' 'trunc_ln222_1' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln222 = sext i12 %trunc_ln222_1" [3dHLS.cpp:222]   --->   Operation 604 'sext' 'sext_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i13 %sext_ln222" [3dHLS.cpp:222]   --->   Operation 605 'zext' 'zext_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 606 [1/1] (0.75ns)   --->   "%sub_ln222_1 = sub i14 0, i14 %zext_ln222" [3dHLS.cpp:222]   --->   Operation 606 'sub' 'sub_ln222_1' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln222_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %add_ln222, i32 4, i32 15" [3dHLS.cpp:222]   --->   Operation 607 'partselect' 'trunc_ln222_2' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln222_1 = sext i12 %trunc_ln222_2" [3dHLS.cpp:222]   --->   Operation 608 'sext' 'sext_ln222_1' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln222_1 = zext i13 %sext_ln222_1" [3dHLS.cpp:222]   --->   Operation 609 'zext' 'zext_ln222_1' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 610 [1/1] (0.34ns)   --->   "%select_ln222 = select i1 %tmp_13, i14 %sub_ln222_1, i14 %zext_ln222_1" [3dHLS.cpp:222]   --->   Operation 610 'select' 'select_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i14.i6, i14 %select_ln222, i6 0" [3dHLS.cpp:222]   --->   Operation 611 'bitconcatenate' 'shl_ln5' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_66 : Operation 612 [2/2] (0.51ns)   --->   "%call_ln222 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln5, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15" [3dHLS.cpp:222]   --->   Operation 612 'call' 'call_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 64> <Delay = 1.71>
ST_67 : Operation 613 [1/2] (0.00ns)   --->   "%call_ln214 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i4 %j_1" [3dHLS.cpp:214]   --->   Operation 613 'call' 'call_ln214' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 614 [1/2] (0.00ns)   --->   "%call_ln215 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i21 %zext_ln215" [3dHLS.cpp:215]   --->   Operation 614 'call' 'call_ln215' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 615 [1/2] (0.00ns)   --->   "%call_ln216 = call void @compute, i1 %compute_flag_1, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:216]   --->   Operation 615 'call' 'call_ln216' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 616 [1/2] (0.00ns)   --->   "%call_ln217 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln7, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15" [3dHLS.cpp:217]   --->   Operation 616 'call' 'call_ln217' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln218 = br void" [3dHLS.cpp:218]   --->   Operation 617 'br' 'br_ln218' <Predicate = (trunc_ln208 == 1)> <Delay = 0.00>
ST_67 : Operation 618 [1/2] (0.00ns)   --->   "%call_ln209 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf0_0, i32 %center_buf0_1, i32 %center_buf0_2, i32 %center_buf0_3, i32 %center_buf0_4, i32 %center_buf0_5, i32 %center_buf0_6, i32 %center_buf0_7, i32 %center_buf0_8, i32 %center_buf0_9, i32 %center_buf0_10, i32 %center_buf0_11, i32 %center_buf0_12, i32 %center_buf0_13, i32 %center_buf0_14, i32 %center_buf0_15, i32 %top_buf0_0, i32 %top_buf0_1, i32 %top_buf0_2, i32 %top_buf0_3, i32 %top_buf0_4, i32 %top_buf0_5, i32 %top_buf0_6, i32 %top_buf0_7, i32 %top_buf0_8, i32 %top_buf0_9, i32 %top_buf0_10, i32 %top_buf0_11, i32 %top_buf0_12, i32 %top_buf0_13, i32 %top_buf0_14, i32 %top_buf0_15, i32 %bottom_buf0_0, i32 %bottom_buf0_1, i32 %bottom_buf0_2, i32 %bottom_buf0_3, i32 %bottom_buf0_4, i32 %bottom_buf0_5, i32 %bottom_buf0_6, i32 %bottom_buf0_7, i32 %bottom_buf0_8, i32 %bottom_buf0_9, i32 %bottom_buf0_10, i32 %bottom_buf0_11, i32 %bottom_buf0_12, i32 %bottom_buf0_13, i32 %bottom_buf0_14, i32 %bottom_buf0_15, i4 %j_1" [3dHLS.cpp:209]   --->   Operation 618 'call' 'call_ln209' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 619 [1/2] (0.00ns)   --->   "%call_ln210 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf0_0, i32 %power_buf0_1, i32 %power_buf0_2, i32 %power_buf0_3, i32 %power_buf0_4, i32 %power_buf0_5, i32 %power_buf0_6, i32 %power_buf0_7, i32 %power_buf0_8, i32 %power_buf0_9, i32 %power_buf0_10, i32 %power_buf0_11, i32 %power_buf0_12, i32 %power_buf0_13, i32 %power_buf0_14, i32 %power_buf0_15, i21 %zext_ln210" [3dHLS.cpp:210]   --->   Operation 619 'call' 'call_ln210' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 620 [1/2] (0.00ns)   --->   "%call_ln211 = call void @compute, i1 %compute_flag_1, i32 %result_buf2_0, i32 %result_buf2_1, i32 %result_buf2_2, i32 %result_buf2_3, i32 %result_buf2_4, i32 %result_buf2_5, i32 %result_buf2_6, i32 %result_buf2_7, i32 %result_buf2_8, i32 %result_buf2_9, i32 %result_buf2_10, i32 %result_buf2_11, i32 %result_buf2_12, i32 %result_buf2_13, i32 %result_buf2_14, i32 %result_buf2_15, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:211]   --->   Operation 620 'call' 'call_ln211' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 621 [1/2] (0.00ns)   --->   "%call_ln212 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln6, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15" [3dHLS.cpp:212]   --->   Operation 621 'call' 'call_ln212' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln213 = br void" [3dHLS.cpp:213]   --->   Operation 622 'br' 'br_ln213' <Predicate = (trunc_ln208 == 0)> <Delay = 0.00>
ST_67 : Operation 623 [1/2] (0.00ns)   --->   "%call_ln219 = call void @selectLayer, i512 %result, i1 %load_flag_1, i32 %center_buf2_0, i32 %center_buf2_1, i32 %center_buf2_2, i32 %center_buf2_3, i32 %center_buf2_4, i32 %center_buf2_5, i32 %center_buf2_6, i32 %center_buf2_7, i32 %center_buf2_8, i32 %center_buf2_9, i32 %center_buf2_10, i32 %center_buf2_11, i32 %center_buf2_12, i32 %center_buf2_13, i32 %center_buf2_14, i32 %center_buf2_15, i32 %top_buf2_0, i32 %top_buf2_1, i32 %top_buf2_2, i32 %top_buf2_3, i32 %top_buf2_4, i32 %top_buf2_5, i32 %top_buf2_6, i32 %top_buf2_7, i32 %top_buf2_8, i32 %top_buf2_9, i32 %top_buf2_10, i32 %top_buf2_11, i32 %top_buf2_12, i32 %top_buf2_13, i32 %top_buf2_14, i32 %top_buf2_15, i32 %bottom_buf2_0, i32 %bottom_buf2_1, i32 %bottom_buf2_2, i32 %bottom_buf2_3, i32 %bottom_buf2_4, i32 %bottom_buf2_5, i32 %bottom_buf2_6, i32 %bottom_buf2_7, i32 %bottom_buf2_8, i32 %bottom_buf2_9, i32 %bottom_buf2_10, i32 %bottom_buf2_11, i32 %bottom_buf2_12, i32 %bottom_buf2_13, i32 %bottom_buf2_14, i32 %bottom_buf2_15, i4 %j_1" [3dHLS.cpp:219]   --->   Operation 623 'call' 'call_ln219' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 624 [1/2] (0.00ns)   --->   "%call_ln220 = call void @buffer_load, i512 %power, i1 %load_flag_1, i32 %power_buf2_0, i32 %power_buf2_1, i32 %power_buf2_2, i32 %power_buf2_3, i32 %power_buf2_4, i32 %power_buf2_5, i32 %power_buf2_6, i32 %power_buf2_7, i32 %power_buf2_8, i32 %power_buf2_9, i32 %power_buf2_10, i32 %power_buf2_11, i32 %power_buf2_12, i32 %power_buf2_13, i32 %power_buf2_14, i32 %power_buf2_15, i21 %zext_ln220" [3dHLS.cpp:220]   --->   Operation 624 'call' 'call_ln220' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 625 [1/2] (0.00ns)   --->   "%call_ln221 = call void @compute, i1 %compute_flag_1, i32 %result_buf1_0, i32 %result_buf1_1, i32 %result_buf1_2, i32 %result_buf1_3, i32 %result_buf1_4, i32 %result_buf1_5, i32 %result_buf1_6, i32 %result_buf1_7, i32 %result_buf1_8, i32 %result_buf1_9, i32 %result_buf1_10, i32 %result_buf1_11, i32 %result_buf1_12, i32 %result_buf1_13, i32 %result_buf1_14, i32 %result_buf1_15, i32 %center_buf1_0, i32 %center_buf1_1, i32 %center_buf1_2, i32 %center_buf1_3, i32 %center_buf1_4, i32 %center_buf1_5, i32 %center_buf1_6, i32 %center_buf1_7, i32 %center_buf1_8, i32 %center_buf1_9, i32 %center_buf1_10, i32 %center_buf1_11, i32 %center_buf1_12, i32 %center_buf1_13, i32 %center_buf1_14, i32 %center_buf1_15, i32 %top_buf1_0, i32 %top_buf1_1, i32 %top_buf1_2, i32 %top_buf1_3, i32 %top_buf1_4, i32 %top_buf1_5, i32 %top_buf1_6, i32 %top_buf1_7, i32 %top_buf1_8, i32 %top_buf1_9, i32 %top_buf1_10, i32 %top_buf1_11, i32 %top_buf1_12, i32 %top_buf1_13, i32 %top_buf1_14, i32 %top_buf1_15, i32 %bottom_buf1_0, i32 %bottom_buf1_1, i32 %bottom_buf1_2, i32 %bottom_buf1_3, i32 %bottom_buf1_4, i32 %bottom_buf1_5, i32 %bottom_buf1_6, i32 %bottom_buf1_7, i32 %bottom_buf1_8, i32 %bottom_buf1_9, i32 %bottom_buf1_10, i32 %bottom_buf1_11, i32 %bottom_buf1_12, i32 %bottom_buf1_13, i32 %bottom_buf1_14, i32 %bottom_buf1_15, i32 %power_buf1_0, i32 %power_buf1_1, i32 %power_buf1_2, i32 %power_buf1_3, i32 %power_buf1_4, i32 %power_buf1_5, i32 %power_buf1_6, i32 %power_buf1_7, i32 %power_buf1_8, i32 %power_buf1_9, i32 %power_buf1_10, i32 %power_buf1_11, i32 %power_buf1_12, i32 %power_buf1_13, i32 %power_buf1_14, i32 %power_buf1_15, i32 %cc, i32 %cs, i32 %cs, i32 %cw, i32 %cw, i32 %cb, i32 %cb, i32 %Cap_read, i32 %dt_read, i32 %amb_temp_read" [3dHLS.cpp:221]   --->   Operation 625 'call' 'call_ln221' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 626 [1/2] (0.00ns)   --->   "%call_ln222 = call void @buffer_store, i512 %temp, i1 %store_flag_1, i20 %shl_ln5, i32 %result_buf0_0, i32 %result_buf0_1, i32 %result_buf0_2, i32 %result_buf0_3, i32 %result_buf0_4, i32 %result_buf0_5, i32 %result_buf0_6, i32 %result_buf0_7, i32 %result_buf0_8, i32 %result_buf0_9, i32 %result_buf0_10, i32 %result_buf0_11, i32 %result_buf0_12, i32 %result_buf0_13, i32 %result_buf0_14, i32 %result_buf0_15" [3dHLS.cpp:222]   --->   Operation 626 'call' 'call_ln222' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_67 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 627 'br' 'br_ln0' <Predicate = (trunc_ln208 != 0 & trunc_ln208 != 1)> <Delay = 0.00>
ST_67 : Operation 628 [1/1] (0.70ns)   --->   "%next_urem2 = add i4 %phi_urem1, i4 1"   --->   Operation 628 'add' 'next_urem2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 629 [1/1] (0.65ns)   --->   "%empty_27 = icmp_ult  i4 %next_urem2, i4 3"   --->   Operation 629 'icmp' 'empty_27' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 630 [1/1] (0.35ns)   --->   "%idx_urem3 = select i1 %empty_27, i4 %next_urem2, i4 0"   --->   Operation 630 'select' 'idx_urem3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 631 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 2.33ns
The critical path consists of the following:
	wire read on port 'dt' [30]  (0 ns)
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 2>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 3>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 4>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 5>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 6>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 7>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 8>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 10>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 11>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 12>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('stepDivCap', 3dHLS.cpp:136) [275]  (2.33 ns)

 <State 13>: 2.33ns
The critical path consists of the following:
	wire read on port 'Rx' [33]  (0 ns)
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 14>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 15>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 16>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 17>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 18>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 19>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 20>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 21>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 22>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 23>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 24>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cw', 3dHLS.cpp:137) [276]  (2.33 ns)

 <State 25>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 26>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 27>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 28>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 29>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 30>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 31>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 32>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('cb', 3dHLS.cpp:139) [278]  (2.33 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', 3dHLS.cpp:141) [280]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', 3dHLS.cpp:141) [280]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul9', 3dHLS.cpp:141) [285]  (2.32 ns)

 <State 43>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 44>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 45>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 46>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 47>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 48>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 49>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add1', 3dHLS.cpp:141) [286]  (1.91 ns)

 <State 51>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 52>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 53>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 54>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 55>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 56>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 57>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('sub', 3dHLS.cpp:141) [287]  (1.91 ns)

 <State 59>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('cc', 3dHLS.cpp:141) [288]  (1.82 ns)

 <State 60>: 1.82ns
The critical path consists of the following:
	'fptrunc' operation ('cc', 3dHLS.cpp:141) [288]  (1.82 ns)

 <State 61>: 0.715ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', 3dHLS.cpp:178) [291]  (0 ns)
	'add' operation ('i', 3dHLS.cpp:178) [292]  (0.715 ns)

 <State 62>: 0.778ns
The critical path consists of the following:
	'phi' operation ('j', 3dHLS.cpp:195) with incoming values : ('add_ln181', 3dHLS.cpp:181) [300]  (0 ns)
	'icmp' operation ('icmp_ln184', 3dHLS.cpp:184) [310]  (0.656 ns)
	'and' operation ('compute_flag', 3dHLS.cpp:184) [312]  (0.122 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln194', 3dHLS.cpp:194) to 'compute' [322]  (2.43 ns)

 <State 64>: 1.71ns
The critical path consists of the following:
	'add' operation ('next_urem') [381]  (0.708 ns)
	'icmp' operation ('empty_25') [382]  (0.656 ns)
	'select' operation ('idx_urem') [383]  (0.351 ns)

 <State 65>: 0.778ns
The critical path consists of the following:
	'phi' operation ('j', 3dHLS.cpp:217) with incoming values : ('add_ln203', 3dHLS.cpp:203) [388]  (0 ns)
	'icmp' operation ('icmp_ln206', 3dHLS.cpp:206) [398]  (0.656 ns)
	'and' operation ('compute_flag', 3dHLS.cpp:206) [400]  (0.122 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln216', 3dHLS.cpp:216) to 'compute' [410]  (2.43 ns)

 <State 67>: 1.71ns
The critical path consists of the following:
	'add' operation ('next_urem2') [469]  (0.708 ns)
	'icmp' operation ('empty_27') [470]  (0.656 ns)
	'select' operation ('idx_urem3') [471]  (0.351 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
