set tool_name "Active-HDL (Verilog)"
set corner_file_list {
	{{"Slow Model"} {HK1_1718.vo HK1_1718_v.sdo}}
}
