--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 3.751ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 5.486ns (period - min period limit)
  Period: 6.735ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------
Slack: 53.751ns (period - min period limit)
  Period: 55.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s
--------------------------------------------------------------------------------
Slack: 95.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 100.000ns (10.000MHz) (Tmmcmper_CLKIN(Finmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y0.CLKIN1
  Clock network: system_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 158.360ns (max period limit - period)
  Period: 55.000ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKFBOUT(Foutmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKFBOUT
  Location pin: MMCME2_ADV_X0Y0.CLKFBOUT
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_fb_clk_s
--------------------------------------------------------------------------------
Slack: 206.625ns (max period limit - period)
  Period: 6.735ns
  Max period limit: 213.360ns (4.687MHz) (Tmmcmper_CLKOUT(Foutmin))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_mmcm/CLKOUT0
  Location pin: MMCME2_ADV_X0Y0.CLKOUT0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35039 paths analyzed, 6907 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.213ns.
--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU4    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.895ns (1.360ns logic, 3.535ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL7    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.895ns (1.360ns logic, 3.535ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL3    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.895ns (1.360ns logic, 3.535ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.849ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU0    net (fanout=27)       0.647   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.849ns (1.360ns logic, 3.489ns route)
                                                          (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.288ns (1.382 - 1.670)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y117.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X53Y121.A4        net (fanout=5)        0.741   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU4    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.790ns (1.360ns logic, 3.430ns route)
                                                          (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.288ns (1.382 - 1.670)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y117.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X53Y121.A4        net (fanout=5)        0.741   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL3    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.790ns (1.360ns logic, 3.430ns route)
                                                          (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.288ns (1.382 - 1.670)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y117.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X53Y121.A4        net (fanout=5)        0.741   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL7    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.790ns (1.360ns logic, 3.430ns route)
                                                          (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.360ns (1.382 - 1.742)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y120.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i
                                                          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i
    SLICE_X48Y121.B4        net (fanout=27)       1.285   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL7    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.236ns logic, 3.459ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.360ns (1.382 - 1.742)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y120.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i
                                                          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i
    SLICE_X48Y121.B4        net (fanout=27)       1.285   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL3    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.236ns logic, 3.459ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.360ns (1.382 - 1.742)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y120.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i
                                                          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i
    SLICE_X48Y121.B4        net (fanout=27)       1.285   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU4    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.236ns logic, 3.459ns route)
                                                          (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A3        net (fanout=4)        0.711   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL3    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.760ns (1.360ns logic, 3.400ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A3        net (fanout=4)        0.711   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU4    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.760ns (1.360ns logic, 3.400ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A3        net (fanout=4)        0.711   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL7    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.760ns (1.360ns logic, 3.400ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL1    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL0    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU5    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU3    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU2    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU7    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL6    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL5    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL4    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL2    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU1    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.753ns (Levels of Logic = 3)
  Clock Path Skew:      -0.283ns (1.382 - 1.665)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y121.AQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A1        net (fanout=5)        0.846   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d3
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU6    net (fanout=27)       0.551   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.753ns (1.360ns logic, 3.393ns route)
                                                          (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.288ns (1.382 - 1.670)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5 to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y117.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[6]
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_5
    SLICE_X53Y121.A4        net (fanout=5)        0.741   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[5]
    SLICE_X53Y121.A         Tilo                  0.124   system_i/axi_vdma_0/N188
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I/Mmux_GEN_FSYNC_MODE_MM2S_NO_SOF.frame_sync_i11
    SLICE_X48Y121.B6        net (fanout=10)       0.515   system_i/axi_vdma_0/axi_vdma_0/mm2s_frame_sync
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU0    net (fanout=27)       0.647   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.744ns (1.360ns logic, 3.384ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.649ns (Levels of Logic = 2)
  Clock Path Skew:      -0.360ns (1.382 - 1.742)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y120.BQ        Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i
                                                          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/prmry_resetn_i
    SLICE_X48Y121.B4        net (fanout=27)       1.285   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU0    net (fanout=27)       0.647   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.649ns (1.236ns logic, 3.413ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (1.382 - 1.688)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y111.AQ        Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X48Y121.B2        net (fanout=5)        1.223   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEU4    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKU Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.298ns logic, 3.397ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (1.382 - 1.688)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y111.AQ        Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X48Y121.B2        net (fanout=5)        1.223   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL3    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.298ns logic, 3.397ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 2)
  Clock Path Skew:      -0.306ns (1.382 - 1.688)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X46Y111.AQ        Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X48Y121.B2        net (fanout=5)        1.223   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_full_i
    SLICE_X48Y121.B         Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n017412
    SLICE_X35Y92.C6         net (fanout=17)       1.481   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/fifo_wren
    SLICE_X35Y92.C          Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB36_X2Y18.WEBWEL7    net (fanout=27)       0.693   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB36_X2Y18.CLKBWRCLKL Trcck_WEB             0.532   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.695ns (1.298ns logic, 3.397ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.056ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y23.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.056ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y23.CLKARDCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.056ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y23.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.056ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y23.CLKBWRCLKU
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARBURST[1]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y137.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARBURST[1]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[11].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y137.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARBURST[1]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y137.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARBURST[1]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[10].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y137.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[14].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[13].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARSIZE[2]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[12].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X30Y142.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[38].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[37].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[36].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARADDR[19]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[35].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y141.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARLEN[7]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y147.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARLEN[7]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[18].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y147.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARLEN[7]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y147.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARLEN[7]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[17].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y147.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------
Slack: 3.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp_S_ARLEN[7]/CLK
  Logical resource: system_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/STRUCTURAL_A_GEN.BIT_OF_WIDTH_GEN[16].CASCADES_GEN[0].W16_GEN.SRLC16E_I/CLK
  Location pin: SLICE_X42Y147.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 301949 paths analyzed, 6890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.921ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.785ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.C2      net (fanout=4)        1.184   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.785ns (1.788ns logic, 7.997ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.D2      net (fanout=1)        1.160   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.781ns logic, 7.973ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.762ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.852 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X11Y15.B1      net (fanout=64)       1.596   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X11Y15.B       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s110
    SLICE_X8Y17.B3       net (fanout=15)       0.883   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[0]
    SLICE_X8Y17.B        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>111
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X7Y14.A5       net (fanout=4)        0.720   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X7Y14.A        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X10Y14.A2      net (fanout=2)        1.055   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o
    SLICE_X10Y14.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C2       net (fanout=3)        0.981   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0
    SLICE_X9Y12.D4       net (fanout=3)        0.456   system_i/axi_clkgen_0/N41
    SLICE_X9Y12.CLK      Tas                   0.092   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.762ns (1.828ns logic, 7.934ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.C2      net (fanout=4)        1.184   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.725ns (1.790ns logic, 7.935ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.831 - 0.817)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.DQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.D2      net (fanout=9)        1.429   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X48Y45.A6      net (fanout=2)        0.702   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (1.843ns logic, 7.971ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.694ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.D2      net (fanout=1)        1.160   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.694ns (1.783ns logic, 7.911ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.703ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.852 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X7Y22.D4       net (fanout=64)       1.285   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X7Y22.D        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[26]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s191
    SLICE_X8Y17.B1       net (fanout=11)       1.135   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[26]
    SLICE_X8Y17.B        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>111
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X7Y14.A5       net (fanout=4)        0.720   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X7Y14.A        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_19_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X10Y14.A2      net (fanout=2)        1.055   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o
    SLICE_X10Y14.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C2       net (fanout=3)        0.981   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0
    SLICE_X9Y12.D4       net (fanout=3)        0.456   system_i/axi_clkgen_0/N41
    SLICE_X9Y12.CLK      Tas                   0.092   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (1.828ns logic, 7.875ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.C2      net (fanout=4)        1.184   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X58Y45.B2      net (fanout=4)        1.332   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X58Y45.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW4
    SLICE_X65Y43.A2      net (fanout=1)        1.108   system_i/axi_hdmi_tx_16b_0/N109
    SLICE_X65Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o<31>1
    SLICE_X65Y40.B2      net (fanout=4)        0.970   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
    SLICE_X65Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>1
    SLICE_X66Y40.B5      net (fanout=1)        0.420   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.790ns logic, 7.874ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X47Y48.C1      net (fanout=4)        1.201   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X47Y48.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A3      net (fanout=2)        0.828   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (1.788ns logic, 7.869ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.831 - 0.817)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.DQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.D2      net (fanout=9)        1.429   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X48Y45.A6      net (fanout=2)        0.702   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.754ns (1.845ns logic, 7.909ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.C2      net (fanout=4)        1.184   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X51Y48.A1      net (fanout=58)       1.368   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X51Y48.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321
    SLICE_X58Y45.A3      net (fanout=5)        1.146   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]
    SLICE_X58Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW7
    SLICE_X66Y43.A2      net (fanout=1)        0.983   system_i/axi_hdmi_tx_16b_0/N115
    SLICE_X66Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>1
    SLICE_X67Y40.B2      net (fanout=3)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (1.788ns logic, 7.847ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.633ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.D2      net (fanout=1)        1.160   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X58Y45.B2      net (fanout=4)        1.332   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X58Y45.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW4
    SLICE_X65Y43.A2      net (fanout=1)        1.108   system_i/axi_hdmi_tx_16b_0/N109
    SLICE_X65Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o<31>1
    SLICE_X65Y40.B2      net (fanout=4)        0.970   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
    SLICE_X65Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>1
    SLICE_X66Y40.B5      net (fanout=1)        0.420   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.633ns (1.783ns logic, 7.850ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.622ns (Levels of Logic = 8)
  Clock Path Skew:      -0.100ns (1.414 - 1.514)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y47.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16
    SLICE_X42Y47.D2      net (fanout=5)        1.096   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16
    SLICE_X42Y47.CMUX    Topdc                 0.539   system_i/axi_hdmi_gp_M_RDATA[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X48Y45.A4      net (fanout=2)        0.902   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.622ns (1.784ns logic, 7.838ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.654ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.852 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X18Y30.A1      net (fanout=64)       1.257   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X18Y30.A       Tilo                  0.124   system_i/axi_clkgen_0/N57
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s61
    SLICE_X10Y20.B4      net (fanout=2)        1.194   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[14]
    SLICE_X10Y20.B       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>11
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>113
    SLICE_X11Y20.A2      net (fanout=5)        0.679   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>11
    SLICE_X11Y20.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o<31>1
    SLICE_X10Y14.A3      net (fanout=3)        1.016   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_9_o
    SLICE_X10Y14.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C2       net (fanout=3)        0.981   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0
    SLICE_X9Y12.D4       net (fanout=3)        0.456   system_i/axi_clkgen_0/N41
    SLICE_X9Y12.CLK      Tas                   0.092   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.654ns (1.828ns logic, 7.826ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.615ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (1.414 - 1.512)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X33Y44.D1      net (fanout=11)       1.111   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X33Y44.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A5      net (fanout=2)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.615ns (1.843ns logic, 7.772ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.604ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.D2      net (fanout=1)        1.160   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
    SLICE_X44Y46.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X51Y48.A1      net (fanout=58)       1.368   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X51Y48.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321
    SLICE_X58Y45.A3      net (fanout=5)        1.146   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]
    SLICE_X58Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW7
    SLICE_X66Y43.A2      net (fanout=1)        0.983   system_i/axi_hdmi_tx_16b_0/N115
    SLICE_X66Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>1
    SLICE_X67Y40.B2      net (fanout=3)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.604ns (1.781ns logic, 7.823ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.597ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X47Y48.C1      net (fanout=4)        1.201   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X47Y48.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A3      net (fanout=2)        0.828   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.597ns (1.790ns logic, 7.807ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.704ns (Levels of Logic = 8)
  Clock Path Skew:      0.013ns (0.831 - 0.818)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.DQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26
    SLICE_X44Y46.D1      net (fanout=4)        1.048   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26
    SLICE_X44Y46.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (1.843ns logic, 7.861ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.579ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X42Y47.C1      net (fanout=4)        1.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X42Y47.CMUX    Tilo                  0.545   system_i/axi_hdmi_gp_M_RDATA[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X48Y45.A4      net (fanout=2)        0.902   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.579ns (1.790ns logic, 7.789ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.693ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.831 - 0.817)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.DQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.D2      net (fanout=9)        1.429   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X48Y45.A6      net (fanout=2)        0.702   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X58Y45.B2      net (fanout=4)        1.332   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X58Y45.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW4
    SLICE_X65Y43.A2      net (fanout=1)        1.108   system_i/axi_hdmi_tx_16b_0/N109
    SLICE_X65Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o<31>1
    SLICE_X65Y40.B2      net (fanout=4)        0.970   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_31_o
    SLICE_X65Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>1
    SLICE_X66Y40.B5      net (fanout=1)        0.420   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (1.845ns logic, 7.848ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.614ns (Levels of Logic = 8)
  Clock Path Skew:      -0.063ns (0.853 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X7Y15.D4       net (fanout=64)       1.796   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X7Y15.D        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X8Y15.A1       net (fanout=5)        0.933   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X8Y15.A        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>21
    SLICE_X9Y15.D4       net (fanout=8)        0.650   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>2
    SLICE_X9Y15.D        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o<31>1
    SLICE_X9Y11.B1       net (fanout=3)        1.281   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_18_o
    SLICE_X9Y11.B        Tilo                  0.124   system_i/axi_clkgen_0/N12
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>1_SW0
    SLICE_X9Y11.A4       net (fanout=1)        0.433   system_i/axi_clkgen_0/N12
    SLICE_X9Y11.A        Tilo                  0.124   system_i/axi_clkgen_0/N12
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X8Y11.A6       net (fanout=1)        0.495   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X8Y11.CLK      Tas                   0.047   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[3]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.614ns (1.783ns logic, 7.831ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.100ns (1.414 - 1.514)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y47.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_18
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16
    SLICE_X42Y47.D2      net (fanout=5)        1.096   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_16
    SLICE_X42Y47.CMUX    Topdc                 0.539   system_i/axi_hdmi_gp_M_RDATA[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X48Y45.A4      net (fanout=2)        0.902   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o[31]
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.562ns (1.786ns logic, 7.776ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.594ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.852 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X8Y17.C6       net (fanout=64)       1.107   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X8Y17.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>111
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1111
    SLICE_X8Y12.B2       net (fanout=13)       1.388   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>111
    SLICE_X8Y12.B        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1
    SLICE_X11Y12.C6      net (fanout=19)       0.542   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1
    SLICE_X11Y12.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<1>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_36_o<31>1
    SLICE_X10Y14.A1      net (fanout=5)        1.049   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_36_o
    SLICE_X10Y14.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C2       net (fanout=3)        0.981   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0
    SLICE_X9Y12.D4       net (fanout=3)        0.456   system_i/axi_clkgen_0/N41
    SLICE_X9Y12.CLK      Tas                   0.092   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.594ns (1.828ns logic, 7.766ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.159ns (1.597 - 1.756)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y47.AQ      Tcko                  0.518   system_i/axi_hdmi_gp_M_ARESETN[3]
                                                       system_i/axi_hdmi_gp/axi_hdmi_gp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X29Y48.D1      net (fanout=4)        1.415   system_i/axi_hdmi_gp_M_ARESETN[0]
    SLICE_X29Y48.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_Resetn_inv1_INV_0
    SLICE_X101Y68.SR     net (fanout=96)       7.034   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_rstpot
    SLICE_X101Y68.CLK    Trck                  0.405   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/up_vdma_unf_m1
    -------------------------------------------------  ---------------------------
    Total                                      9.496ns (1.047ns logic, 8.449ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (1.414 - 1.512)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X33Y44.D1      net (fanout=11)       1.111   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X33Y44.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A5      net (fanout=2)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X69Y40.C1      net (fanout=5)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X69Y40.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>3
    SLICE_X66Y40.B1      net (fanout=1)        0.821   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>2
    SLICE_X66Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X66Y40.A4      net (fanout=1)        0.452   system_i/axi_hdmi_tx_16b_0/N117
    SLICE_X66Y40.CLK     Tas                   0.047   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (1.845ns logic, 7.710ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 8)
  Clock Path Skew:      0.013ns (0.831 - 0.818)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y49.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_26
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23
    SLICE_X47Y48.D1      net (fanout=6)        1.153   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_23
    SLICE_X47Y48.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A3      net (fanout=2)        0.828   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X67Y40.B1      net (fanout=5)        1.121   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.843ns logic, 7.821ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.664ns (Levels of Logic = 8)
  Clock Path Skew:      0.014ns (0.831 - 0.817)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.DQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.D2      net (fanout=9)        1.429   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X48Y40.CMUX    Topdc                 0.536   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[24]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X48Y45.A6      net (fanout=2)        0.702   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X51Y48.A1      net (fanout=58)       1.368   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X51Y48.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s321
    SLICE_X58Y45.A3      net (fanout=5)        1.146   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[9]
    SLICE_X58Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW7
    SLICE_X66Y43.A2      net (fanout=1)        0.983   system_i/axi_hdmi_tx_16b_0/N115
    SLICE_X66Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>1
    SLICE_X67Y40.B2      net (fanout=3)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.664ns (1.843ns logic, 7.821ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.580ns (Levels of Logic = 8)
  Clock Path Skew:      -0.064ns (0.852 - 0.916)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.AQ      Tcko                  0.456   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_10
                                                       system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.D2      net (fanout=9)        1.353   system_i/axi_clkgen_0/axi_clkgen_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X13Y33.CMUX    Topdc                 0.536   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2_F
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X12Y29.C4      net (fanout=2)        0.890   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>1
    SLICE_X12Y29.C       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[15]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X7Y15.D4       net (fanout=64)       1.796   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X7Y15.D        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X8Y15.A1       net (fanout=5)        0.933   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X8Y15.A        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>21
    SLICE_X10Y14.B1      net (fanout=8)        0.891   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>2
    SLICE_X10Y14.B       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00777_SW0
    SLICE_X10Y14.A4      net (fanout=1)        0.452   system_i/axi_clkgen_0/N51
    SLICE_X10Y14.A       Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C2       net (fanout=3)        0.981   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/_n00778
    SLICE_X9Y12.C        Tilo                  0.124   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0
    SLICE_X9Y12.D4       net (fanout=3)        0.456   system_i/axi_clkgen_0/N41
    SLICE_X9Y12.CLK      Tas                   0.092   system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.580ns (1.828ns logic, 7.752ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.542ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (1.414 - 1.512)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y40.AQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_11
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X40Y39.B1      net (fanout=11)       1.084   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_8
    SLICE_X40Y39.BMUX    Tilo                  0.360   system_i/axi_hdmi_tx_16b_0/N85
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW0_SW0
    SLICE_X40Y39.A2      net (fanout=1)        0.806   system_i/axi_hdmi_tx_16b_0/N67
    SLICE_X40Y39.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N85
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW0_F
    SLICE_X52Y46.C2      net (fanout=1)        1.478   system_i/axi_hdmi_tx_16b_0/N241
    SLICE_X52Y46.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N101
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW01
    SLICE_X58Y45.A2      net (fanout=15)       1.331   system_i/axi_hdmi_tx_16b_0/N2
    SLICE_X58Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N109
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW7
    SLICE_X66Y43.A2      net (fanout=1)        0.983   system_i/axi_hdmi_tx_16b_0/N115
    SLICE_X66Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>1
    SLICE_X67Y40.B2      net (fanout=3)        0.965   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o
    SLICE_X67Y40.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A4      net (fanout=1)        0.433   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>1
    SLICE_X67Y40.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N39
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.C2      net (fanout=1)        0.795   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>2
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.542ns (1.667ns logic, 7.875ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.539ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.414 - 1.515)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y47.AQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_3
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.C2      net (fanout=4)        1.184   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1
    SLICE_X44Y46.CMUX    Tilo                  0.543   system_i/axi_hdmi_tx_16b_0/N131
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3_G_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>3
    SLICE_X48Y45.A2      net (fanout=2)        0.973   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>2
    SLICE_X48Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[0]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X53Y46.D1      net (fanout=58)       1.435   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X53Y46.D       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s301
    SLICE_X56Y45.A1      net (fanout=4)        1.080   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
    SLICE_X56Y45.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/N113
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW6
    SLICE_X64Y43.A2      net (fanout=1)        0.976   system_i/axi_hdmi_tx_16b_0/N113
    SLICE_X64Y43.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o<31>1
    SLICE_X66Y43.B2      net (fanout=5)        1.007   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_29_o
    SLICE_X66Y43.B       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X66Y39.C6      net (fanout=1)        0.449   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X66Y39.C       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X66Y40.D4      net (fanout=5)        0.647   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X66Y40.CLK     Tas                   0.045   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.539ns (1.788ns logic, 7.751ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK
  Location pin: SLICE_X38Y149.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]/CLK
  Logical resource: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK
  Location pin: SLICE_X38Y149.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_hdmi_gp_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.072ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.037ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.AQ       Tcko                  0.518   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X8Y49.BX       net (fanout=1)        0.474   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X8Y49.CLK      Tdick                 0.045   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.563ns logic, 0.474ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Delay:                  0.913ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.878ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y49.BQ       Tcko                  0.518   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X8Y49.CX       net (fanout=1)        0.332   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X8Y49.CLK      Tdick                 0.028   system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_hdmi_gp/axi_hdmi_gp/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.878ns (0.546ns logic, 0.332ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG;

 1140 paths analyzed, 386 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.410ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18 (FF)
  Data Path Delay:      7.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C3     net (fanout=38)       1.657   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>1
    SLICE_X48Y110.B1     net (fanout=1)        1.241   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]
    SLICE_X48Y110.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (0.797ns logic, 6.461ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  7.406ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19 (FF)
  Data Path Delay:      7.254ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A3     net (fanout=38)       1.650   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>1
    SLICE_X48Y110.A1     net (fanout=1)        1.242   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]
    SLICE_X48Y110.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (0.799ns logic, 6.455ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Delay:                  7.322ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18 (FF)
  Data Path Delay:      7.170ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C3     net (fanout=38)       1.657   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>1
    SLICE_X48Y110.B1     net (fanout=1)        1.241   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]
    SLICE_X48Y110.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    -------------------------------------------------  ---------------------------
    Total                                      7.170ns (1.157ns logic, 6.013ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Delay:                  7.318ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19 (FF)
  Data Path Delay:      7.166ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A3     net (fanout=38)       1.650   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>1
    SLICE_X48Y110.A1     net (fanout=1)        1.242   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]
    SLICE_X48Y110.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    -------------------------------------------------  ---------------------------
    Total                                      7.166ns (1.159ns logic, 6.007ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay:                  7.307ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      7.157ns (Levels of Logic = 3)
  Clock Path Skew:      -0.115ns (2.830 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.D3     net (fanout=38)       1.652   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.D      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>1
    SLICE_X46Y108.A1     net (fanout=1)        1.191   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]
    SLICE_X46Y108.CLK    Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (0.751ns logic, 6.406ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Delay:                  7.304ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.149ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C1     net (fanout=38)       2.290   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X41Y116.A5     net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X41Y116.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.149ns (1.032ns logic, 6.117ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  7.219ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      7.069ns (Levels of Logic = 4)
  Clock Path Skew:      -0.115ns (2.830 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.D3     net (fanout=38)       1.652   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.D      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>1
    SLICE_X46Y108.A1     net (fanout=1)        1.191   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[21]
    SLICE_X46Y108.CLK    Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.111ns logic, 5.958ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  7.216ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.061ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C1     net (fanout=38)       2.290   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X41Y116.A5     net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X41Y116.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.061ns (1.392ns logic, 5.669ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  7.159ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      7.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y116.A6     net (fanout=38)       1.643   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y116.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X41Y116.A2     net (fanout=1)        0.999   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X41Y116.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      7.004ns (0.799ns logic, 6.205ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay:                  7.153ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22 (FF)
  Data Path Delay:      7.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (2.829 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y116.A2     net (fanout=38)       1.656   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y116.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<22>1
    SLICE_X47Y109.B4     net (fanout=1)        0.986   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[22]
    SLICE_X47Y109.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<22>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22
    -------------------------------------------------  ---------------------------
    Total                                      7.002ns (0.797ns logic, 6.205ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay:                  7.127ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15 (FF)
  Data Path Delay:      6.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.C3      net (fanout=38)       2.570   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<15>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15
    -------------------------------------------------  ---------------------------
    Total                                      6.806ns (0.673ns logic, 6.133ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Delay:                  7.089ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.934ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X43Y117.B2     net (fanout=38)       1.630   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X43Y117.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X40Y116.C1     net (fanout=1)        0.944   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X40Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.934ns (0.797ns logic, 6.137ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Delay:                  7.071ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      6.916ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y116.A6     net (fanout=38)       1.643   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y116.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X41Y116.A2     net (fanout=1)        0.999   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X41Y116.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      6.916ns (1.159ns logic, 5.757ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  7.065ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22 (FF)
  Data Path Delay:      6.914ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (2.829 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y116.A2     net (fanout=38)       1.656   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y116.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[23]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<22>1
    SLICE_X47Y109.B4     net (fanout=1)        0.986   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[22]
    SLICE_X47Y109.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<22>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_22
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.157ns logic, 5.757ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay:                  7.039ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15 (FF)
  Data Path Delay:      6.718ns (Levels of Logic = 3)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.C3      net (fanout=38)       2.570   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.CLK     Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<15>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_15
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (1.033ns logic, 5.685ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  7.001ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.846ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X43Y117.B2     net (fanout=38)       1.630   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X43Y117.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X40Y116.C1     net (fanout=1)        0.944   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X40Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (1.157ns logic, 5.689ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  6.982ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17 (FF)
  Data Path Delay:      6.831ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (2.829 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y108.C1     net (fanout=38)       1.972   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y108.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>2
    SLICE_X49Y108.A5     net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>1
    SLICE_X49Y108.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (1.032ns logic, 5.799ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  6.956ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C1     net (fanout=38)       2.290   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>2
    SLICE_X41Y116.B6     net (fanout=1)        0.151   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X41Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (0.797ns logic, 6.004ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay:                  6.944ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14 (FF)
  Data Path Delay:      6.623ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.A3      net (fanout=38)       2.385   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<14>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (0.675ns logic, 5.948ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  6.918ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y116.D5     net (fanout=38)       2.038   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y116.DMUX   Tilo                  0.325   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X40Y116.C6     net (fanout=1)        0.164   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X40Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.763ns (0.998ns logic, 5.765ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  6.912ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18 (FF)
  Data Path Delay:      6.760ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X66Y115.C1     net (fanout=4)        2.416   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C3     net (fanout=38)       1.657   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y116.C      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>1
    SLICE_X48Y110.B1     net (fanout=1)        1.241   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]
    SLICE_X48Y110.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    -------------------------------------------------  ---------------------------
    Total                                      6.760ns (1.157ns logic, 5.603ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay:                  6.908ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19 (FF)
  Data Path Delay:      6.756ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.AQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X66Y115.C1     net (fanout=4)        2.416   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A3     net (fanout=38)       1.650   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y117.A      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/start_address_vid_1[27]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>1
    SLICE_X48Y110.A1     net (fanout=1)        1.242   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[19]
    SLICE_X48Y110.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    -------------------------------------------------  ---------------------------
    Total                                      6.756ns (1.159ns logic, 5.597ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  6.896ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12 (FF)
  Data Path Delay:      6.575ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y97.A2      net (fanout=38)       2.385   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y97.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[13]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<12>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_12
    -------------------------------------------------  ---------------------------
    Total                                      6.575ns (0.627ns logic, 5.948ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Delay:                  6.894ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17 (FF)
  Data Path Delay:      6.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.116ns (2.829 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y108.C1     net (fanout=38)       1.972   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X49Y108.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>2
    SLICE_X49Y108.A5     net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>1
    SLICE_X49Y108.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (1.392ns logic, 5.351ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  6.871ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13 (FF)
  Data Path Delay:      6.550ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y97.C4      net (fanout=38)       2.362   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X42Y97.CLK     Tas                   0.045   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[13]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<13>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_13
    -------------------------------------------------  ---------------------------
    Total                                      6.550ns (0.625ns logic, 5.925ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Delay:                  6.868ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      6.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C1     net (fanout=38)       2.290   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X41Y116.C      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>2
    SLICE_X41Y116.B6     net (fanout=1)        0.151   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X41Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      6.713ns (1.157ns logic, 5.556ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay:                  6.856ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14 (FF)
  Data Path Delay:      6.535ns (Levels of Logic = 3)
  Clock Path Skew:      -0.286ns (2.659 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.A3      net (fanout=38)       2.385   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y98.CLK     Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<14>4
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_14
    -------------------------------------------------  ---------------------------
    Total                                      6.535ns (1.035ns logic, 5.500ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  6.830ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      6.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (2.825 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.BQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X66Y115.C2     net (fanout=4)        2.826   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X66Y115.CMUX   Tilo                  0.360   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X66Y115.B5     net (fanout=1)        0.289   system_i/axi_vdma_0/N77
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y116.D5     net (fanout=38)       2.038   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X40Y116.DMUX   Tilo                  0.325   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X40Y116.C6     net (fanout=1)        0.164   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X40Y116.CLK    Tas                   0.093   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      6.675ns (1.358ns logic, 5.317ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  6.828ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19 (FF)
  Data Path Delay:      6.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.117ns (2.828 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y110.C1     net (fanout=38)       1.802   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X48Y110.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>2
    SLICE_X48Y110.A5     net (fanout=1)        0.279   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>1
    SLICE_X48Y110.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<19>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_19
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (1.032ns logic, 5.644ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  6.819ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23 (FF)
  Data Path Delay:      6.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (2.829 - 2.945)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3 to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y96.DQ      Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_3
    SLICE_X66Y115.B2     net (fanout=40)       3.563   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
    SLICE_X66Y115.B      Tilo                  0.124   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X47Y109.C1     net (fanout=38)       1.809   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X47Y109.CMUX   Tilo                  0.357   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<23>2
    SLICE_X47Y109.A5     net (fanout=1)        0.264   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<23>1
    SLICE_X47Y109.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[22]
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<23>3
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_23
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.032ns logic, 5.636ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_path" TIG;

 17 paths analyzed, 17 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.125ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      2.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.331ns (2.657 - 2.988)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y63.DQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X46Y93.A1      net (fanout=2)        2.194   system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X46Y93.CLK     Tas                   0.047   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/mm2s_hrd_resetn
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (0.565ns logic, 2.194ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  2.569ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (0.746 - 0.901)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y102.DQ     Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X52Y121.A4     net (fanout=2)        1.848   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X52Y121.CLK    Tas                   0.075   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.531ns logic, 1.848ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  2.221ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      2.179ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.170 - 0.177)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y123.BMUX   Tshcko                0.655   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X83Y105.D1     net (fanout=1)        1.432   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X83Y105.CLK    Tas                   0.092   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.747ns logic, 1.432ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Delay:                  2.168ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      2.053ns (Levels of Logic = 1)
  Clock Path Skew:      -0.080ns (0.820 - 0.900)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y106.AQ     Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_SOF_I/s_valid_d1
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X61Y128.A5     net (fanout=2)        1.502   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X61Y128.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_150_o_MUX_589_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      2.053ns (0.551ns logic, 1.502ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay:                  1.667ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.609ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.171 - 0.194)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y107.AQ     Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X87Y100.D1     net (fanout=1)        1.017   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X87Y100.CLK    Tas                   0.074   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (0.592ns logic, 1.017ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Delay:                  1.649ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.312ns (3.037 - 3.349)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y109.AMUX  Tshcko                0.649   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/lite_min_assert_sftrst
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X113Y109.BX    net (fanout=1)        0.572   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X113Y109.CLK   Tdick                 0.081   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.730ns logic, 0.572ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Delay:                  1.620ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.235ns (3.033 - 3.268)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.DMUX  Tshcko                0.594   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X109Y111.DX    net (fanout=2)        0.716   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X109Y111.CLK   Tdick                 0.040   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.634ns logic, 0.716ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Delay:                  1.618ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.169 - 0.196)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y101.AQ     Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X89Y107.A1     net (fanout=1)        1.005   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X89Y107.CLK    Tas                   0.095   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.551ns logic, 1.005ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Delay:                  1.569ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.893 - 0.887)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y119.BMUX   Tshcko                0.655   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X91Y112.AX     net (fanout=1)        0.818   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X91Y112.CLK    Tdick                 0.067   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.722ns logic, 0.818ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Delay:                  1.534ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.231ns (3.038 - 3.269)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y109.AQ    Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X113Y108.DX    net (fanout=2)        0.710   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X113Y108.CLK   Tdick                 0.040   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.558ns logic, 0.710ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Delay:                  1.506ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.978 - 0.961)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y109.AMUX  Tshcko                0.649   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X111Y104.DX    net (fanout=2)        0.799   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X111Y104.CLK   Tdick                 0.040   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.689ns logic, 0.799ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Delay:                  1.368ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.305ns (Levels of Logic = 1)
  Clock Path Skew:      -0.028ns (0.168 - 0.196)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y102.CQ     Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X93Y109.A4     net (fanout=1)        0.774   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X93Y109.CLK    Tas                   0.075   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_620_o_MUX_701_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.305ns (0.531ns logic, 0.774ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay:                  1.368ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.313ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.170 - 0.190)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y114.AQ     Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X87Y106.A4     net (fanout=1)        0.782   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X87Y106.CLK    Tas                   0.075   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_631_o_MUX_704_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.531ns logic, 0.782ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Delay:                  1.325ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.004ns (Levels of Logic = 0)
  Clock Path Skew:      -0.286ns (2.657 - 2.943)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y90.AQ      Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X42Y91.DX      net (fanout=1)        0.473   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X42Y91.CLK     Tdick                 0.013   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.004ns (0.531ns logic, 0.473ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Delay:                  1.321ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.153 - 0.175)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y106.CQ     Tcko                  0.518   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X97Y106.A3     net (fanout=1)        0.643   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X97Y106.CLK    Tas                   0.103   system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       system_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.264ns (0.621ns logic, 0.643ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Delay:                  1.313ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.293ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.975 - 0.960)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y111.DQ    Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X108Y105.AX    net (fanout=2)        0.806   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X108Y105.CLK   Tdick                 0.031   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.487ns logic, 0.806ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Delay:                  1.256ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.152ns (Levels of Logic = 0)
  Clock Path Skew:      -0.069ns (0.975 - 1.044)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y101.AQ    Tcko                  0.456   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X109Y104.AX    net (fanout=1)        0.629   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X109Y104.CLK   Tdick                 0.067   system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
                                                       system_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.523ns logic, 0.629ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_hdmi_hp_reset_resync_path" TIG;

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.373ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0 (FF)
  Destination:          system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 (FF)
  Data Path Delay:      1.338ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0 to system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y148.AQ     Tcko                  0.456   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0
    SLICE_X31Y148.BX     net (fanout=1)        0.801   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[0]
    SLICE_X31Y148.CLK    Tdick                 0.081   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.537ns logic, 0.801ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0 (FF)
  Destination:          system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0 to system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y148.AQ     Tcko                  0.456   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0
    SLICE_X29Y148.BX     net (fanout=1)        0.520   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[0]
    SLICE_X29Y148.CLK    Tdick                 0.081   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.025ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 (FF)
  Destination:          system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2 (FF)
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 to system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y148.BQ     Tcko                  0.456   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    SLICE_X29Y148.CX     net (fanout=1)        0.473   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[1]
    SLICE_X29Y148.CLK    Tdick                 0.061   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.517ns logic, 0.473ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Delay:                  1.025ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 (FF)
  Destination:          system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2 (FF)
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK1 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK1 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 to system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y148.BQ     Tcko                  0.456   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    SLICE_X31Y148.CX     net (fanout=1)        0.473   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[1]
    SLICE_X31Y148.CLK    Tdick                 0.061   system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       system_i/axi_hdmi_hp/axi_hdmi_hp/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.517ns logic, 0.473ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =        
 PERIOD TIMEGRP         
"system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s"         
TS_clk_fpga_2 * 0.742424242 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 43725 paths analyzed, 4719 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.308ns.
--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (3.025ns logic, 2.959ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (3.025ns logic, 2.959ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (3.025ns logic, 2.959ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  0.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.984ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.984ns (3.025ns logic, 2.959ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.315ns logic, 2.791ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.315ns logic, 2.791ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.315ns logic, 2.791ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.106ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (3.315ns logic, 2.791ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D5      net (fanout=1)        0.549   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (3.103ns logic, 2.867ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D5      net (fanout=1)        0.549   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (3.103ns logic, 2.867ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D5      net (fanout=1)        0.549   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (3.103ns logic, 2.867ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.970ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D5      net (fanout=1)        0.549   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.970ns (3.103ns logic, 2.867ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.002ns logic, 2.959ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.002ns logic, 2.959ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.002ns logic, 2.959ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (3.002ns logic, 2.959ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (3.292ns logic, 2.791ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (3.292ns logic, 2.791ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (3.292ns logic, 2.791ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.083ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y61.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X60Y61.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X60Y63.D4      net (fanout=1)        0.860   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[14]
    SLICE_X60Y63.DMUX    Topdd                 0.807   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi7
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (3.292ns logic, 2.791ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y63.B4      net (fanout=1)        0.723   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]
    SLICE_X60Y63.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.428ns logic, 2.654ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y63.B4      net (fanout=1)        0.723   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]
    SLICE_X60Y63.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.428ns logic, 2.654ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y63.B4      net (fanout=1)        0.723   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]
    SLICE_X60Y63.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.428ns logic, 2.654ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      6.082ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.831 - 0.891)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y57.BQ      Tcko                  0.518   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X60Y58.B5      net (fanout=1)        0.553   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X60Y58.COUT    Topcyb                0.674   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X60Y59.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X60Y59.COUT    Tbyp                  0.114   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X60Y60.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X60Y60.DMUX    Tcind                 0.495   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X60Y63.B4      net (fanout=1)        0.723   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[11]
    SLICE_X60Y63.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X65Y62.A5      net (fanout=9)        0.604   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (3.428ns logic, 2.654ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10
    SLICE_X64Y53.C5      net (fanout=1)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]
    SLICE_X64Y53.COUT    Topcyc                0.522   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<10>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_4
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (2.873ns logic, 3.064ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10
    SLICE_X64Y53.C5      net (fanout=1)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]
    SLICE_X64Y53.COUT    Topcyc                0.522   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<10>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (2.873ns logic, 3.064ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10
    SLICE_X64Y53.C5      net (fanout=1)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]
    SLICE_X64Y53.COUT    Topcyc                0.522   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<10>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (2.873ns logic, 3.064ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.937ns (Levels of Logic = 4)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.CQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_10
    SLICE_X64Y53.C5      net (fanout=1)        1.014   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[10]
    SLICE_X64Y53.COUT    Topcyc                0.522   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<10>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X64Y54.CIN     net (fanout=1)        0.000   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
    SLICE_X64Y54.CMUX    Tcinc                 0.417   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_xor<15>
    SLICE_X65Y55.D3      net (fanout=1)        0.641   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[14]
    SLICE_X65Y55.DMUX    Topdd                 0.830   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<7>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_5
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (2.873ns logic, 3.064ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.DMUX    Topbd                 0.946   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X65Y55.B4      net (fanout=1)        0.579   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[11]
    SLICE_X65Y55.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_6
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (3.029ns logic, 2.897ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 (FF)
  Destination:          system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7 (FF)
  Requirement:          6.734ns
  Data Path Delay:      5.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.541 - 1.727)
  Source Clock:         system_i/axi_clkgen_0_clk rising at 0.000ns
  Destination Clock:    system_i/axi_clkgen_0_clk rising at 6.734ns
  Clock Uncertainty:    0.138ns

  Clock Uncertainty:          0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.267ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9 to system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y44.BQ      Tcko                  0.456   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_9
    SLICE_X64Y53.B5      net (fanout=1)        0.909   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count[9]
    SLICE_X64Y53.DMUX    Topbd                 0.946   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy[11]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_lut<9>_INV_0
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_vs_count_s_cy<11>
    SLICE_X65Y55.B4      net (fanout=1)        0.579   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[11]
    SLICE_X65Y55.DMUX    Topbd                 0.979   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_lut<5>
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o_cy<7>
    SLICE_X65Y62.A6      net (fanout=1)        0.635   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_count_s[15]_hdmi_vs_count[15]_LessThan_43_o
    SLICE_X65Y62.A       Tilo                  0.124   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X66Y60.SR      net (fanout=4)        0.774   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X66Y60.CLK     Tsrck                 0.524   system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[7]
                                                       system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.926ns (3.029ns logic, 2.897ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s =
        PERIOD TIMEGRP
        "system_i_axi_clkgen_0_axi_clkgen_0_USER_LOGIC_I_i_clkgen_mmcm_clk_s"
        TS_clk_fpga_2 * 0.742424242 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.158ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.579ns (period - min period limit)
  Period: 6.734ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0
  Logical resource: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/i_buf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: system_i/axi_clkgen_0/axi_clkgen_0/USER_LOGIC_I/i_clkgen/mmcm_clk_s
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK
  Location pin: SLICE_X50Y66.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_cp_en_m3/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_up_cp_en_m2/CLK
  Location pin: SLICE_X50Y66.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK
  Location pin: SLICE_X50Y82.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_sel_2d/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mshreg_hdmi_data_sel_2d/CLK
  Location pin: SLICE_X50Y82.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_9/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_9/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_10/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_10/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_11/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_11/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_12/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[12]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_12/CLK
  Location pin: SLICE_X66Y7.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_13/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_13/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_14/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_14/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_15/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_15/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_16/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[16]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_16/CLK
  Location pin: SLICE_X66Y11.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_17/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_17/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_18/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_18/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_19/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_19/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.734ns
  Low pulse: 3.367ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_23/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------
Slack: 4.774ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.734ns
  High pulse: 3.367ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/data_p[23]/CLK
  Logical resource: system_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_csc/i_csc_Cr/i_mul_c2/Mshreg_data_p_23/CLK
  Location pin: SLICE_X66Y13.CLK
  Clock network: system_i/axi_clkgen_0_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      4.683ns|            0|            0|            0|        43725|
| TS_system_i_axi_clkgen_0_axi_c|      6.735ns|      6.308ns|          N/A|            0|            0|        43725|            0|
| lkgen_0_USER_LOGIC_I_i_clkgen_|             |             |             |             |             |             |             |
| mmcm_clk_s                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 18  Score: 1682  (Setup/Max: 1682, Hold: 0)

Constraints cover 381876 paths, 0 nets, and 22344 connections

Design statistics:
   Minimum period:   9.921ns{1}   (Maximum frequency: 100.796MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 24 10:22:58 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 676 MB



