open_project akshaya_shivprasad_ece8893_spring25_lab3_proj

open_solution "solution_1"

export_design -flow impl -format ip_catalog _rtl verilog

exit