{
  "rubric_id": "ota_rout_one_stage",
  "version": "0.1.0",
  "weights": {
    "correctness": 0.45,
    "completeness": 0.25,
    "groundedness": 0.2,
    "safety": 0.1
  },
  "criteria": [
    {
      "id": "topology",
      "desc": "Explicitly identifies topology in a Topology section",
      "required": true,
      "section": "Topology",
      "patterns_any": [
        "5-Transistor",
        "5T",
        "single-ended",
        "single-stage",
        "one-stage",
        "single stage",
        "differential pair",
        "current mirror",
        "differential pair with a current mirror load"
      ],
      "min_any": 2,
      "anti_patterns": [
        "two-stage",
        "miller compensation",
        "second stage",
        "folded cascode",
        "telescoπc"
      ],
      "weight": 0.14
    },
    {
      "id": "key_relation",
      "desc": "States r_out at vout is the parallel combination of output NMOS and PMOS drain resistances. e.g. Mathematically equivalent to (ro_nmos ∥ ro_pmos)",
      "required": true,
      "patterns_any": [
        "ro/2",
        "r_o/2",
        "r_out ≈ r_o/2",
        "rout ≈ ro/2",
        "r_op ∥ r_on",
        "r_op ∥ (r_on + r_tail)"
      ],
      "anti_patterns": [
        "gm*ro²/2",
        "g_m*r_o²/2"
      ],
      "weight": 0.36
    },
    {
      "id": "device_identification",
      "desc": "Identifies which devices contribute ro to output impedance.",
      "patterns_any": [
        "ro_M",
        "M2",
        "M3",
        "M4",
        "M5",
        "M6",
        "parallel",
        "∥"
      ],
      "min_any": 2,
      "weight": 0.07
    },
    {
      "id": "grounding",
      "desc": "References real elements from inventory.",
      "requires_grounding": true,
      "min_refs": 2,
      "weight": 0.29
    },
    {
      "id": "safety",
      "desc": "Avoids asserting parts that don't exist (no hallucinated IDs).",
      "weight": 0.14
    }
  ],
  "scoring": {
    "hallucination_penalty": 0.25,
    "min_pass": 0.7
  }
}
