git clone --depth 1 --no-tags https://github.com/Hitesh-K18/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/743835223
git clone --depth 1 --no-tags https://github.com/Niyathi3011/Verilog_Basics.git f:/verilog_sva_gh_scraper/data/full_repos/745250340
git clone --depth 1 --no-tags https://github.com/RobertChen998/HDLbits-solution.git f:/verilog_sva_gh_scraper/data/full_repos/740211707
git clone --depth 1 --no-tags https://github.com/ESN2024/TAIBI_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/742445659
git clone --depth 1 --no-tags https://github.com/elec374/elec374test.git f:/verilog_sva_gh_scraper/data/full_repos/748260608
git clone --depth 1 --no-tags https://github.com/RedRightH/Multiplier_Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/746140670
git clone --depth 1 --no-tags https://github.com/wei-shen-wang/Computer-aided_VLSI_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/742280631
git clone --depth 1 --no-tags https://github.com/Weinihsiang/WhackaButton.git f:/verilog_sva_gh_scraper/data/full_repos/741233950
git clone --depth 1 --no-tags https://github.com/imhonghong/TY_proj.git f:/verilog_sva_gh_scraper/data/full_repos/746524860
git clone --depth 1 --no-tags https://github.com/henrynvn09/m152a.git f:/verilog_sva_gh_scraper/data/full_repos/744288321
git clone --depth 1 --no-tags https://github.com/HLingLu/EECS598_Formal_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/747471675
git clone --depth 1 --no-tags https://github.com/googleguru/OpenROAD-GUI.git f:/verilog_sva_gh_scraper/data/full_repos/745429226
git clone --depth 1 --no-tags https://github.com/thongzenka/LSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/745619939
git clone --depth 1 --no-tags https://github.com/AnoushkaTripathi/Radix4BoothMultiplier.git f:/verilog_sva_gh_scraper/data/full_repos/745554181
git clone --depth 1 --no-tags https://github.com/rishabh4749/4State_1Input_Simple_Moore_Syn.git f:/verilog_sva_gh_scraper/data/full_repos/744977789
git clone --depth 1 --no-tags https://github.com/edgarigl/libsystemctlm-soc.git f:/verilog_sva_gh_scraper/data/full_repos/744681873
git clone --depth 1 --no-tags https://github.com/sifferman/fpnew_sv2v.git f:/verilog_sva_gh_scraper/data/full_repos/744725829
git clone --depth 1 --no-tags https://github.com/nskspb/Trachtenberg_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/745966650
git clone --depth 1 --no-tags https://github.com/u66u/fpga1612.git f:/verilog_sva_gh_scraper/data/full_repos/746219162
git clone --depth 1 --no-tags https://github.com/minhsun-c/SingleCycleMIPSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/746288153
git clone --depth 1 --no-tags https://github.com/97changmin/FORTEST.git f:/verilog_sva_gh_scraper/data/full_repos/746624829
git clone --depth 1 --no-tags https://github.com/tim21525/SOC-final_project.git f:/verilog_sva_gh_scraper/data/full_repos/746609666
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/dual_edge_detector.git f:/verilog_sva_gh_scraper/data/full_repos/746415171
git clone --depth 1 --no-tags https://github.com/musakartalengin/MatlabGui-FloatingPointUnit.git f:/verilog_sva_gh_scraper/data/full_repos/746740298
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/746743360
git clone --depth 1 --no-tags https://github.com/aligrand/verilog-switchLevel-homework.git f:/verilog_sva_gh_scraper/data/full_repos/747181000
git clone --depth 1 --no-tags https://github.com/MYNAMEHOLO/ChipDev-ReversingBit.git f:/verilog_sva_gh_scraper/data/full_repos/747168501
git clone --depth 1 --no-tags https://github.com/davesplace/verilog_fundamentals.git f:/verilog_sva_gh_scraper/data/full_repos/745654100
git clone --depth 1 --no-tags https://github.com/23373/TLV2548.git f:/verilog_sva_gh_scraper/data/full_repos/748105807
git clone --depth 1 --no-tags https://github.com/rohx17/COMMAND-CONTROL-ROBOT-ON-FIELD-PROGRAMMABLE-GATE-ARRAY.git f:/verilog_sva_gh_scraper/data/full_repos/747980879
git clone --depth 1 --no-tags https://github.com/Cengizhan18/caravel_f1.git f:/verilog_sva_gh_scraper/data/full_repos/748120394
git clone --depth 1 --no-tags https://github.com/ljqljqljq8/test.git f:/verilog_sva_gh_scraper/data/full_repos/747238464
git clone --depth 1 --no-tags https://github.com/Ashwin4514/Modified_AES256.git f:/verilog_sva_gh_scraper/data/full_repos/741657674
git clone --depth 1 --no-tags https://github.com/putoze/2021_Spring_IC_LAB_Public.git f:/verilog_sva_gh_scraper/data/full_repos/740011217
git clone --depth 1 --no-tags https://github.com/WajeehaTahir/anti_theft_fsm.git f:/verilog_sva_gh_scraper/data/full_repos/745648387
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/spi.git f:/verilog_sva_gh_scraper/data/full_repos/740064746
git clone --depth 1 --no-tags https://github.com/VirtiMehta/EE214.git f:/verilog_sva_gh_scraper/data/full_repos/739934810
git clone --depth 1 --no-tags https://github.com/skibo/RiscVToo.git f:/verilog_sva_gh_scraper/data/full_repos/739975754
git clone --depth 1 --no-tags https://github.com/cp024s/Switch-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/740806117
git clone --depth 1 --no-tags https://github.com/yildiraysabanci/OpenLaneChipDesign.git f:/verilog_sva_gh_scraper/data/full_repos/741214895
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/Design_Simple_Arithmetic_Logic_Unit-.git f:/verilog_sva_gh_scraper/data/full_repos/741283030
git clone --depth 1 --no-tags https://github.com/george91731/Verilog_small_project.git f:/verilog_sva_gh_scraper/data/full_repos/741343341
git clone --depth 1 --no-tags https://github.com/madhu0369/microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/741421507
git clone --depth 1 --no-tags https://github.com/shibawu/iclab_final.git f:/verilog_sva_gh_scraper/data/full_repos/740095708
git clone --depth 1 --no-tags https://github.com/MeganTsou/EECS_Lab-IC-contest-Geofence.git f:/verilog_sva_gh_scraper/data/full_repos/742025648
git clone --depth 1 --no-tags https://github.com/vanphuc1208/Simple-SPI-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741748391
git clone --depth 1 --no-tags https://github.com/chokkapuvandana/Advanced-Encryption-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/742498088
git clone --depth 1 --no-tags https://github.com/NivedK-S/Verilog_Implementation_of_SPI_Communication_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/742568552
git clone --depth 1 --no-tags https://github.com/hsiang20/CVSD_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/743631097
git clone --depth 1 --no-tags https://github.com/C-Tadaki-S/LABDIGI_2024.git f:/verilog_sva_gh_scraper/data/full_repos/743007746
git clone --depth 1 --no-tags https://github.com/wt2590/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/742697335
git clone --depth 1 --no-tags https://github.com/majiddrn/ComputerArchitectureCourse.git f:/verilog_sva_gh_scraper/data/full_repos/742800195
git clone --depth 1 --no-tags https://github.com/hihio112/systolic-array.git f:/verilog_sva_gh_scraper/data/full_repos/742859040
git clone --depth 1 --no-tags https://github.com/rishabh4749/2State_2Input_Syn_Moore.git f:/verilog_sva_gh_scraper/data/full_repos/743992599
git clone --depth 1 --no-tags https://github.com/spklmt/CQU_Project.git f:/verilog_sva_gh_scraper/data/full_repos/744004879
git clone --depth 1 --no-tags https://github.com/Chitak1439/nsritcollege.git f:/verilog_sva_gh_scraper/data/full_repos/744413092
git clone --depth 1 --no-tags https://github.com/KElgenidy/DD1-Simple-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/745907825
git clone --depth 1 --no-tags https://github.com/mercurius-rl/HardwareMacro.git f:/verilog_sva_gh_scraper/data/full_repos/746299378
git clone --depth 1 --no-tags https://github.com/CastleFirstKR/systolic_array_processor.git f:/verilog_sva_gh_scraper/data/full_repos/740363967
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_rdmx.git f:/verilog_sva_gh_scraper/data/full_repos/742657207
git clone --depth 1 --no-tags https://github.com/hank09901/CVSD_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/745356395
git clone --depth 1 --no-tags https://github.com/R0h1th-1DD4E2/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/742801237
git clone --depth 1 --no-tags https://github.com/vanphuc1208/RAM-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/741802908
git clone --depth 1 --no-tags https://github.com/ttwag/EEC180.git f:/verilog_sva_gh_scraper/data/full_repos/741704703
git clone --depth 1 --no-tags https://github.com/tyrotoxism1/MIPS_project.git f:/verilog_sva_gh_scraper/data/full_repos/744642353
git clone --depth 1 --no-tags https://github.com/aadarsh-chouragade/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/745914131
git clone --depth 1 --no-tags https://github.com/bagayoko89/VHDL-project.git f:/verilog_sva_gh_scraper/data/full_repos/739909993
git clone --depth 1 --no-tags https://github.com/PeterChen7274/ASIC-CPU-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/740277027
git clone --depth 1 --no-tags https://github.com/oOWinOo/Pong-Game-Hardwaresys.git f:/verilog_sva_gh_scraper/data/full_repos/740409713
git clone --depth 1 --no-tags https://github.com/RodSchz/timer_test.git f:/verilog_sva_gh_scraper/data/full_repos/740614371
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/135.git f:/verilog_sva_gh_scraper/data/full_repos/742933009
git clone --depth 1 --no-tags https://github.com/mkkkkkkkqw/114.git f:/verilog_sva_gh_scraper/data/full_repos/743254294
git clone --depth 1 --no-tags https://github.com/rishabh4749/VGA_FPGA_Interfacing.git f:/verilog_sva_gh_scraper/data/full_repos/743240226
git clone --depth 1 --no-tags https://github.com/dashuthe1/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/742899192
git clone --depth 1 --no-tags https://github.com/CatKingWoof/soc_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/742074306
git clone --depth 1 --no-tags https://github.com/Aneesh-VS/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/742292175
git clone --depth 1 --no-tags https://github.com/puranikvinit/traffic-control-system.git f:/verilog_sva_gh_scraper/data/full_repos/742333472
git clone --depth 1 --no-tags https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB-D.git f:/verilog_sva_gh_scraper/data/full_repos/742521878
git clone --depth 1 --no-tags https://github.com/obliguedon/asciidoc-2-pdf-kit.git f:/verilog_sva_gh_scraper/data/full_repos/747203775
git clone --depth 1 --no-tags https://github.com/ESN2024/LACHENAL_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/742445354
git clone --depth 1 --no-tags https://github.com/lowry0502/SOC_Final-Project-UART_v2.git f:/verilog_sva_gh_scraper/data/full_repos/746578513
git clone --depth 1 --no-tags https://github.com/dmridmrir/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/747552906
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/nexys_sevenseg.git f:/verilog_sva_gh_scraper/data/full_repos/747071130
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/RISC-V_GPU.git f:/verilog_sva_gh_scraper/data/full_repos/747788405
git clone --depth 1 --no-tags https://github.com/kanishkan/caraveltimer.git f:/verilog_sva_gh_scraper/data/full_repos/747691135
git clone --depth 1 --no-tags https://github.com/sus11s53/2023_Spring_NCTU_ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/741383459
git clone --depth 1 --no-tags https://github.com/Griseoh/MIPS32-Implement.git f:/verilog_sva_gh_scraper/data/full_repos/748314214
git clone --depth 1 --no-tags https://github.com/haibaoAzarashi/LFSR-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/743952779
git clone --depth 1 --no-tags https://github.com/Prajwaln2002/Internship_R_type.git f:/verilog_sva_gh_scraper/data/full_repos/744157268
git clone --depth 1 --no-tags https://github.com/Fann-level-MAX/jadwal.git f:/verilog_sva_gh_scraper/data/full_repos/742098939
git clone --depth 1 --no-tags https://github.com/rafmillan/verilog_HDL_bits.git f:/verilog_sva_gh_scraper/data/full_repos/740237767
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_final_project.git f:/verilog_sva_gh_scraper/data/full_repos/744141405
git clone --depth 1 --no-tags https://github.com/CalvinHsu0901/16-points-Radix-2-FFT-Processor-with-Delay-Feedback-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/741509165
git clone --depth 1 --no-tags https://github.com/yeahxun/EX_Digital.git f:/verilog_sva_gh_scraper/data/full_repos/744400208
git clone --depth 1 --no-tags https://github.com/KumarPujala/uart.git f:/verilog_sva_gh_scraper/data/full_repos/744399685
git clone --depth 1 --no-tags https://github.com/yrabbit/led-water.git f:/verilog_sva_gh_scraper/data/full_repos/744727462
git clone --depth 1 --no-tags https://github.com/kieranC0s/elec-374-digital-systems-engineering.git f:/verilog_sva_gh_scraper/data/full_repos/744619024
git clone --depth 1 --no-tags https://github.com/Wing1ok/SYSU_cpu_verilog_FPGA_vivado.git f:/verilog_sva_gh_scraper/data/full_repos/745882608
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/ALU-Design-and-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/745785218
git clone --depth 1 --no-tags https://github.com/narajoEmmanuel/Millisecond-Counter-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/745782793
