ARM GAS  /tmp/ccdFpxvD.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./Start/system_stm32f4xx.c"
  20              		.global	SystemCoreClock
  21              		.section	.data.SystemCoreClock,"aw"
  22              		.align	2
  25              	SystemCoreClock:
  26 0000 0024F400 		.word	16000000
  27              		.global	AHBPrescTable
  28              		.section	.data.AHBPrescTable,"aw"
  29              		.align	2
  32              	AHBPrescTable:
  33 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  33      00000000 
  33      01020304 
  33      06
  34 000d 070809   		.ascii	"\007\010\011"
  35              		.section	.text.SystemInit,"ax",%progbits
  36              		.align	1
  37              		.global	SystemInit
  38              		.syntax unified
  39              		.thumb
  40              		.thumb_func
  42              	SystemInit:
  43              	.LFB123:
   1:./Start/system_stm32f4xx.c **** /**
   2:./Start/system_stm32f4xx.c ****   ******************************************************************************
   3:./Start/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:./Start/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:./Start/system_stm32f4xx.c ****   * @version V1.8.1
   6:./Start/system_stm32f4xx.c ****   * @date    27-January-2022
   7:./Start/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:./Start/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices.
   9:./Start/system_stm32f4xx.c ****   *             
  10:./Start/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  11:./Start/system_stm32f4xx.c ****   *     user application:
  12:./Start/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  13:./Start/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  14:./Start/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  15:./Start/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  16:./Start/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
ARM GAS  /tmp/ccdFpxvD.s 			page 2


  17:./Start/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  18:./Start/system_stm32f4xx.c ****   *
  19:./Start/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  20:./Start/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  21:./Start/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  22:./Start/system_stm32f4xx.c ****   *                                     
  23:./Start/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  24:./Start/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  25:./Start/system_stm32f4xx.c ****   *                                 during program execution.
  26:./Start/system_stm32f4xx.c ****   *
  27:./Start/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  28:./Start/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  29:./Start/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  30:./Start/system_stm32f4xx.c ****   *
  31:./Start/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  32:./Start/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  33:./Start/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  34:./Start/system_stm32f4xx.c ****   *
  35:./Start/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  36:./Start/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  37:./Start/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  38:./Start/system_stm32f4xx.c ****   *    value to your own configuration.
  39:./Start/system_stm32f4xx.c ****   *
  40:./Start/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  41:./Start/system_stm32f4xx.c ****   *=============================================================================
  42:./Start/system_stm32f4xx.c ****   *=============================================================================
  43:./Start/system_stm32f4xx.c ****   *                    Supported STM32F40xxx/41xxx devices
  44:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  45:./Start/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  46:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:./Start/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  48:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:./Start/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  50:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:./Start/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  52:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:./Start/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  54:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:./Start/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  56:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:./Start/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  58:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:./Start/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  60:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:./Start/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  62:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:./Start/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  64:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:./Start/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  66:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:./Start/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  68:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:./Start/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  70:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:./Start/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  72:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:./Start/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
ARM GAS  /tmp/ccdFpxvD.s 			page 3


  74:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:./Start/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  76:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:./Start/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  78:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:./Start/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
  80:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:./Start/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  82:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:./Start/system_stm32f4xx.c ****   *        Data cache                             | ON
  84:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:./Start/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  86:./Start/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  87:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  88:./Start/system_stm32f4xx.c ****   *=============================================================================
  89:./Start/system_stm32f4xx.c ****   *=============================================================================
  90:./Start/system_stm32f4xx.c ****   *                    Supported STM32F42xxx/43xxx devices
  91:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  92:./Start/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  93:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  94:./Start/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
  95:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  96:./Start/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
  97:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  98:./Start/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  99:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 100:./Start/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 101:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 102:./Start/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 103:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 104:./Start/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 105:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 106:./Start/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 107:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 108:./Start/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 109:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 110:./Start/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 111:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 112:./Start/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 113:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 114:./Start/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 115:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 116:./Start/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 117:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 118:./Start/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 119:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 120:./Start/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 121:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 122:./Start/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 123:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 124:./Start/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 125:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 126:./Start/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 127:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 128:./Start/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 129:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 130:./Start/system_stm32f4xx.c ****   *        Data cache                             | ON
ARM GAS  /tmp/ccdFpxvD.s 			page 4


 131:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 132:./Start/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 133:./Start/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 134:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 135:./Start/system_stm32f4xx.c ****   *=============================================================================
 136:./Start/system_stm32f4xx.c ****   *=============================================================================
 137:./Start/system_stm32f4xx.c ****   *                         Supported STM32F401xx devices
 138:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 139:./Start/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 140:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 141:./Start/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 84000000
 142:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 143:./Start/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 84000000
 144:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 145:./Start/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 146:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 147:./Start/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 148:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 149:./Start/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 150:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 151:./Start/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 152:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 153:./Start/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 154:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 155:./Start/system_stm32f4xx.c ****   *        PLL_N                                  | 336
 156:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 157:./Start/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 158:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 159:./Start/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 160:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 161:./Start/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 162:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 163:./Start/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 164:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 165:./Start/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 166:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 167:./Start/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 168:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 169:./Start/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 170:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 171:./Start/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 2
 172:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 173:./Start/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 174:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 175:./Start/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 176:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 177:./Start/system_stm32f4xx.c ****   *        Data cache                             | ON
 178:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 179:./Start/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 180:./Start/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 181:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 182:./Start/system_stm32f4xx.c ****   *=============================================================================
 183:./Start/system_stm32f4xx.c ****   *=============================================================================
 184:./Start/system_stm32f4xx.c ****   *                Supported STM32F411xx/STM32F410xx devices
 185:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 186:./Start/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSI)
 187:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccdFpxvD.s 			page 5


 188:./Start/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 100000000
 189:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 190:./Start/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 100000000
 191:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 192:./Start/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 193:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 194:./Start/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 195:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 196:./Start/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 197:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 198:./Start/system_stm32f4xx.c ****   *        HSI Frequency(Hz)                      | 16000000
 199:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 200:./Start/system_stm32f4xx.c ****   *        PLL_M                                  | 16
 201:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 202:./Start/system_stm32f4xx.c ****   *        PLL_N                                  | 400
 203:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 204:./Start/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 205:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 206:./Start/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 207:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 208:./Start/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 209:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 210:./Start/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 211:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 212:./Start/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 213:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 214:./Start/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 215:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 216:./Start/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 217:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 218:./Start/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 3
 219:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 220:./Start/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 221:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 222:./Start/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 223:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 224:./Start/system_stm32f4xx.c ****   *        Data cache                             | ON
 225:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 226:./Start/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 227:./Start/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 228:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 229:./Start/system_stm32f4xx.c ****   *=============================================================================
 230:./Start/system_stm32f4xx.c ****   *=============================================================================
 231:./Start/system_stm32f4xx.c ****   *                         Supported STM32F446xx devices
 232:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 233:./Start/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 234:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 235:./Start/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
 236:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 237:./Start/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
 238:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 239:./Start/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 240:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 241:./Start/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 242:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 243:./Start/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 244:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccdFpxvD.s 			page 6


 245:./Start/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
 246:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 247:./Start/system_stm32f4xx.c ****   *        PLL_M                                  | 8
 248:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 249:./Start/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 250:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 251:./Start/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 252:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 253:./Start/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 254:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 255:./Start/system_stm32f4xx.c ****   *        PLL_R                                  | NA
 256:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 257:./Start/system_stm32f4xx.c ****   *        PLLI2S_M                               | NA
 258:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 259:./Start/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 260:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 261:./Start/system_stm32f4xx.c ****   *        PLLI2S_P                               | NA
 262:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 263:./Start/system_stm32f4xx.c ****   *        PLLI2S_Q                               | NA
 264:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 265:./Start/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 266:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 267:./Start/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 268:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 269:./Start/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 270:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 271:./Start/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 272:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 273:./Start/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 274:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 275:./Start/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 276:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 277:./Start/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 278:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 279:./Start/system_stm32f4xx.c ****   *        Data cache                             | ON
 280:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 281:./Start/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 282:./Start/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 283:./Start/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 284:./Start/system_stm32f4xx.c ****   *=============================================================================
 285:./Start/system_stm32f4xx.c ****   ******************************************************************************
 286:./Start/system_stm32f4xx.c ****   * @attention
 287:./Start/system_stm32f4xx.c ****   *
 288:./Start/system_stm32f4xx.c ****   * Copyright (c) 2016 STMicroelectronics.
 289:./Start/system_stm32f4xx.c ****   * All rights reserved.
 290:./Start/system_stm32f4xx.c ****   *
 291:./Start/system_stm32f4xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
 292:./Start/system_stm32f4xx.c ****   * in the root directory of this software component.
 293:./Start/system_stm32f4xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
 294:./Start/system_stm32f4xx.c ****   *
 295:./Start/system_stm32f4xx.c ****   ******************************************************************************
 296:./Start/system_stm32f4xx.c ****   */
 297:./Start/system_stm32f4xx.c **** 
 298:./Start/system_stm32f4xx.c **** /** @addtogroup CMSIS
 299:./Start/system_stm32f4xx.c ****   * @{
 300:./Start/system_stm32f4xx.c ****   */
 301:./Start/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccdFpxvD.s 			page 7


 302:./Start/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 303:./Start/system_stm32f4xx.c ****   * @{
 304:./Start/system_stm32f4xx.c ****   */  
 305:./Start/system_stm32f4xx.c ****   
 306:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 307:./Start/system_stm32f4xx.c ****   * @{
 308:./Start/system_stm32f4xx.c ****   */
 309:./Start/system_stm32f4xx.c **** 
 310:./Start/system_stm32f4xx.c **** #include "stm32f4xx.h"
 311:./Start/system_stm32f4xx.c **** 
 312:./Start/system_stm32f4xx.c **** /**
 313:./Start/system_stm32f4xx.c ****   * @}
 314:./Start/system_stm32f4xx.c ****   */
 315:./Start/system_stm32f4xx.c **** 
 316:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 317:./Start/system_stm32f4xx.c ****   * @{
 318:./Start/system_stm32f4xx.c ****   */
 319:./Start/system_stm32f4xx.c **** 
 320:./Start/system_stm32f4xx.c **** /**
 321:./Start/system_stm32f4xx.c ****   * @}
 322:./Start/system_stm32f4xx.c ****   */
 323:./Start/system_stm32f4xx.c **** 
 324:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 325:./Start/system_stm32f4xx.c ****   * @{
 326:./Start/system_stm32f4xx.c ****   */
 327:./Start/system_stm32f4xx.c **** 
 328:./Start/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 329:./Start/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
 330:./Start/system_stm32f4xx.c ****      on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */     
 331:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 332:./Start/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 333:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx || STM32F413_423xx
 334:./Start/system_stm32f4xx.c **** 
 335:./Start/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 336:./Start/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 337:./Start/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */ 
 338:./Start/system_stm32f4xx.c **** 
 339:./Start/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE)
 340:./Start/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to clock the STM32F410xx/STM32F411xE by HSE Bypass
 341:./Start/system_stm32f4xx.c ****      through STLINK MCO pin of STM32F103 microcontroller. The frequency cannot be changed
 342:./Start/system_stm32f4xx.c ****      and is fixed at 8 MHz. 
 343:./Start/system_stm32f4xx.c ****      Hardware configuration needed for Nucleo Board:
 344:./Start/system_stm32f4xx.c ****      � SB54, SB55 OFF
 345:./Start/system_stm32f4xx.c ****      � R35 removed
 346:./Start/system_stm32f4xx.c ****      � SB16, SB50 ON */
 347:./Start/system_stm32f4xx.c **** /* #define USE_HSE_BYPASS */
 348:./Start/system_stm32f4xx.c **** 
 349:./Start/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)     
 350:./Start/system_stm32f4xx.c **** #define HSE_BYPASS_INPUT_FREQUENCY   8000000
 351:./Start/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */    
 352:./Start/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE */
 353:./Start/system_stm32f4xx.c ****     
 354:./Start/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 355:./Start/system_stm32f4xx.c ****      Internal SRAM. */
 356:./Start/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 357:./Start/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 358:./Start/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
ARM GAS  /tmp/ccdFpxvD.s 			page 8


 359:./Start/system_stm32f4xx.c **** /******************************************************************************/
 360:./Start/system_stm32f4xx.c **** 
 361:./Start/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 362:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 363:./Start/system_stm32f4xx.c ****  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 364:./Start/system_stm32f4xx.c ****  #define PLL_M      8
 365:./Start/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined (STM32F446xx)
 366:./Start/system_stm32f4xx.c ****  #define PLL_M      8
 367:./Start/system_stm32f4xx.c **** #elif defined (STM32F410xx) || defined (STM32F411xE)
 368:./Start/system_stm32f4xx.c ****  #if defined(USE_HSE_BYPASS)
 369:./Start/system_stm32f4xx.c ****   #define PLL_M      8    
 370:./Start/system_stm32f4xx.c ****  #else /* !USE_HSE_BYPASS */
 371:./Start/system_stm32f4xx.c ****   #define PLL_M      16
 372:./Start/system_stm32f4xx.c ****  #endif /* USE_HSE_BYPASS */
 373:./Start/system_stm32f4xx.c **** #else
 374:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 375:./Start/system_stm32f4xx.c **** 
 376:./Start/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 377:./Start/system_stm32f4xx.c **** #define PLL_Q      7
 378:./Start/system_stm32f4xx.c **** 
 379:./Start/system_stm32f4xx.c **** #if defined(STM32F446xx)
 380:./Start/system_stm32f4xx.c **** /* PLL division factor for I2S, SAI, SYSTEM and SPDIF: Clock =  PLL_VCO / PLLR */
 381:./Start/system_stm32f4xx.c **** #define PLL_R      7
 382:./Start/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
 383:./Start/system_stm32f4xx.c **** #define PLL_R      2
 384:./Start/system_stm32f4xx.c **** #else
 385:./Start/system_stm32f4xx.c **** #endif /* STM32F446xx */ 
 386:./Start/system_stm32f4xx.c **** 
 387:./Start/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 388:./Start/system_stm32f4xx.c **** #define PLL_N      360
 389:./Start/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 390:./Start/system_stm32f4xx.c **** #define PLL_P      2
 391:./Start/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 392:./Start/system_stm32f4xx.c **** 
 393:./Start/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)
 394:./Start/system_stm32f4xx.c **** #define PLL_N      336
 395:./Start/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 396:./Start/system_stm32f4xx.c **** #define PLL_P      2
 397:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 398:./Start/system_stm32f4xx.c **** 
 399:./Start/system_stm32f4xx.c **** #if defined(STM32F401xx)
 400:./Start/system_stm32f4xx.c **** #define PLL_N      336
 401:./Start/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 402:./Start/system_stm32f4xx.c **** #define PLL_P      4
 403:./Start/system_stm32f4xx.c **** #endif /* STM32F401xx */
 404:./Start/system_stm32f4xx.c **** 
 405:./Start/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 406:./Start/system_stm32f4xx.c **** #define PLL_N      400
 407:./Start/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 408:./Start/system_stm32f4xx.c **** #define PLL_P      4   
 409:./Start/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
 410:./Start/system_stm32f4xx.c **** 
 411:./Start/system_stm32f4xx.c **** /******************************************************************************/
 412:./Start/system_stm32f4xx.c **** 
 413:./Start/system_stm32f4xx.c **** /**
 414:./Start/system_stm32f4xx.c ****   * @}
 415:./Start/system_stm32f4xx.c ****   */
ARM GAS  /tmp/ccdFpxvD.s 			page 9


 416:./Start/system_stm32f4xx.c **** 
 417:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 418:./Start/system_stm32f4xx.c ****   * @{
 419:./Start/system_stm32f4xx.c ****   */
 420:./Start/system_stm32f4xx.c **** 
 421:./Start/system_stm32f4xx.c **** /**
 422:./Start/system_stm32f4xx.c ****   * @}
 423:./Start/system_stm32f4xx.c ****   */
 424:./Start/system_stm32f4xx.c **** 
 425:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 426:./Start/system_stm32f4xx.c ****   * @{
 427:./Start/system_stm32f4xx.c ****   */
 428:./Start/system_stm32f4xx.c **** 
 429:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)
 430:./Start/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 431:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 432:./Start/system_stm32f4xx.c **** 
 433:./Start/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 434:./Start/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 180000000;
 435:./Start/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 436:./Start/system_stm32f4xx.c **** 
 437:./Start/system_stm32f4xx.c **** #if defined(STM32F401xx)
 438:./Start/system_stm32f4xx.c ****   int SystemCoreClock = 16000000;
 439:./Start/system_stm32f4xx.c **** #endif /* STM32F401xx */
 440:./Start/system_stm32f4xx.c **** 
 441:./Start/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 442:./Start/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 100000000;
 443:./Start/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F401xE || STM32F412xG || STM32F413_423xx */
 444:./Start/system_stm32f4xx.c **** 
 445:./Start/system_stm32f4xx.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 446:./Start/system_stm32f4xx.c **** 
 447:./Start/system_stm32f4xx.c **** /**
 448:./Start/system_stm32f4xx.c ****   * @}
 449:./Start/system_stm32f4xx.c ****   */
 450:./Start/system_stm32f4xx.c **** 
 451:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 452:./Start/system_stm32f4xx.c ****   * @{
 453:./Start/system_stm32f4xx.c ****   */
 454:./Start/system_stm32f4xx.c **** 
 455:./Start/system_stm32f4xx.c **** static void SetSysClock(void);
 456:./Start/system_stm32f4xx.c **** 
 457:./Start/system_stm32f4xx.c **** #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
 458:./Start/system_stm32f4xx.c **** static void SystemInit_ExtMemCtl(void); 
 459:./Start/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 460:./Start/system_stm32f4xx.c **** 
 461:./Start/system_stm32f4xx.c **** /**
 462:./Start/system_stm32f4xx.c ****   * @}
 463:./Start/system_stm32f4xx.c ****   */
 464:./Start/system_stm32f4xx.c **** 
 465:./Start/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 466:./Start/system_stm32f4xx.c ****   * @{
 467:./Start/system_stm32f4xx.c ****   */
 468:./Start/system_stm32f4xx.c **** 
 469:./Start/system_stm32f4xx.c **** /**
 470:./Start/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 471:./Start/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 472:./Start/system_stm32f4xx.c ****   *         SystemFrequency variable.
ARM GAS  /tmp/ccdFpxvD.s 			page 10


 473:./Start/system_stm32f4xx.c ****   * @param  None
 474:./Start/system_stm32f4xx.c ****   * @retval None
 475:./Start/system_stm32f4xx.c ****   */
 476:./Start/system_stm32f4xx.c **** void SystemInit(void)
 477:./Start/system_stm32f4xx.c **** {
  44              		.loc 1 477 1
  45              		.cfi_startproc
  46              		@ args = 0, pretend = 0, frame = 0
  47              		@ frame_needed = 1, uses_anonymous_args = 0
  48              		@ link register save eliminated.
  49 0000 80B4     		push	{r7}
  50              		.cfi_def_cfa_offset 4
  51              		.cfi_offset 7, -4
  52 0002 00AF     		add	r7, sp, #0
  53              		.cfi_def_cfa_register 7
 478:./Start/system_stm32f4xx.c ****     SCB->CPACR |= ((3 << 10*2)|(3 << 11*2));
  54              		.loc 1 478 8
  55 0004 1A4B     		ldr	r3, .L2
  56 0006 D3F88830 		ldr	r3, [r3, #136]
  57 000a 194A     		ldr	r2, .L2
  58              		.loc 1 478 16
  59 000c 43F47003 		orr	r3, r3, #15728640
  60 0010 C2F88830 		str	r3, [r2, #136]
 479:./Start/system_stm32f4xx.c ****   	RCC->CR|=0x00010000;     //HSE
  61              		.loc 1 479 7
  62 0014 174B     		ldr	r3, .L2+4
  63 0016 1B68     		ldr	r3, [r3]
  64 0018 164A     		ldr	r2, .L2+4
  65              		.loc 1 479 11
  66 001a 43F48033 		orr	r3, r3, #65536
  67 001e 1360     		str	r3, [r2]
 480:./Start/system_stm32f4xx.c ****     RCC->CFGR |= 0x00001000; //HLK
  68              		.loc 1 480 8
  69 0020 144B     		ldr	r3, .L2+4
  70 0022 9B68     		ldr	r3, [r3, #8]
  71 0024 134A     		ldr	r2, .L2+4
  72              		.loc 1 480 15
  73 0026 43F48053 		orr	r3, r3, #4096
  74 002a 9360     		str	r3, [r2, #8]
 481:./Start/system_stm32f4xx.c ****     RCC->PLLCFGR |= 0x00000008; //M=8
  75              		.loc 1 481 8
  76 002c 114B     		ldr	r3, .L2+4
  77 002e 5B68     		ldr	r3, [r3, #4]
  78 0030 104A     		ldr	r2, .L2+4
  79              		.loc 1 481 18
  80 0032 43F00803 		orr	r3, r3, #8
  81 0036 5360     		str	r3, [r2, #4]
 482:./Start/system_stm32f4xx.c **** 	  RCC->PLLCFGR |= 0x00005400; //N=336
  82              		.loc 1 482 7
  83 0038 0E4B     		ldr	r3, .L2+4
  84 003a 5B68     		ldr	r3, [r3, #4]
  85 003c 0D4A     		ldr	r2, .L2+4
  86              		.loc 1 482 17
  87 003e 43F4A843 		orr	r3, r3, #21504
  88 0042 5360     		str	r3, [r2, #4]
 483:./Start/system_stm32f4xx.c ****     RCC->PLLCFGR |= 0x00010000; //P=4
  89              		.loc 1 483 8
ARM GAS  /tmp/ccdFpxvD.s 			page 11


  90 0044 0B4B     		ldr	r3, .L2+4
  91 0046 5B68     		ldr	r3, [r3, #4]
  92 0048 0A4A     		ldr	r2, .L2+4
  93              		.loc 1 483 18
  94 004a 43F48033 		orr	r3, r3, #65536
  95 004e 5360     		str	r3, [r2, #4]
 484:./Start/system_stm32f4xx.c ****     RCC->CFGR |= 0x00000002;  
  96              		.loc 1 484 8
  97 0050 084B     		ldr	r3, .L2+4
  98 0052 9B68     		ldr	r3, [r3, #8]
  99 0054 074A     		ldr	r2, .L2+4
 100              		.loc 1 484 15
 101 0056 43F00203 		orr	r3, r3, #2
 102 005a 9360     		str	r3, [r2, #8]
 485:./Start/system_stm32f4xx.c ****     SCB->VTOR = 0x08000000 ;
 103              		.loc 1 485 8
 104 005c 044B     		ldr	r3, .L2
 105              		.loc 1 485 15
 106 005e 4FF00062 		mov	r2, #134217728
 107 0062 9A60     		str	r2, [r3, #8]
 486:./Start/system_stm32f4xx.c **** }
 108              		.loc 1 486 1
 109 0064 00BF     		nop
 110 0066 BD46     		mov	sp, r7
 111              		.cfi_def_cfa_register 13
 112              		@ sp needed
 113 0068 5DF8047B 		ldr	r7, [sp], #4
 114              		.cfi_restore 7
 115              		.cfi_def_cfa_offset 0
 116 006c 7047     		bx	lr
 117              	.L3:
 118 006e 00BF     		.align	2
 119              	.L2:
 120 0070 00ED00E0 		.word	-536810240
 121 0074 00380240 		.word	1073887232
 122              		.cfi_endproc
 123              	.LFE123:
 125              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 126              		.align	1
 127              		.global	SystemCoreClockUpdate
 128              		.syntax unified
 129              		.thumb
 130              		.thumb_func
 132              	SystemCoreClockUpdate:
 133              	.LFB124:
 487:./Start/system_stm32f4xx.c **** 
 488:./Start/system_stm32f4xx.c **** /**
 489:./Start/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 490:./Start/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 491:./Start/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 492:./Start/system_stm32f4xx.c ****   *         other parameters.
 493:./Start/system_stm32f4xx.c ****   *           
 494:./Start/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 495:./Start/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 496:./Start/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 497:./Start/system_stm32f4xx.c ****   *     
 498:./Start/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
ARM GAS  /tmp/ccdFpxvD.s 			page 12


 499:./Start/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 500:./Start/system_stm32f4xx.c ****   *           constant and the selected clock source:
 501:./Start/system_stm32f4xx.c ****   *             
 502:./Start/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 503:./Start/system_stm32f4xx.c ****   *                                              
 504:./Start/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 505:./Start/system_stm32f4xx.c ****   *                          
 506:./Start/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 507:./Start/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 508:./Start/system_stm32f4xx.c ****   *         
 509:./Start/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 510:./Start/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 511:./Start/system_stm32f4xx.c ****   *             in voltage and temperature.   
 512:./Start/system_stm32f4xx.c ****   *    
 513:./Start/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 514:./Start/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 515:./Start/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 516:./Start/system_stm32f4xx.c ****   *              have wrong result.
 517:./Start/system_stm32f4xx.c ****   *                
 518:./Start/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 519:./Start/system_stm32f4xx.c ****   *           value for HSE crystal.
 520:./Start/system_stm32f4xx.c ****   *     
 521:./Start/system_stm32f4xx.c ****   * @param  None
 522:./Start/system_stm32f4xx.c ****   * @retval None
 523:./Start/system_stm32f4xx.c ****   */
 524:./Start/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 525:./Start/system_stm32f4xx.c **** {
 134              		.loc 1 525 1
 135              		.cfi_startproc
 136              		@ args = 0, pretend = 0, frame = 24
 137              		@ frame_needed = 1, uses_anonymous_args = 0
 138              		@ link register save eliminated.
 139 0000 80B4     		push	{r7}
 140              		.cfi_def_cfa_offset 4
 141              		.cfi_offset 7, -4
 142 0002 87B0     		sub	sp, sp, #28
 143              		.cfi_def_cfa_offset 32
 144 0004 00AF     		add	r7, sp, #0
 145              		.cfi_def_cfa_register 7
 526:./Start/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 146              		.loc 1 526 12
 147 0006 0023     		movs	r3, #0
 148 0008 3B61     		str	r3, [r7, #16]
 149              		.loc 1 526 21
 150 000a 0023     		movs	r3, #0
 151 000c 7B61     		str	r3, [r7, #20]
 152              		.loc 1 526 33
 153 000e 0223     		movs	r3, #2
 154 0010 FB60     		str	r3, [r7, #12]
 155              		.loc 1 526 43
 156 0012 0023     		movs	r3, #0
 157 0014 BB60     		str	r3, [r7, #8]
 158              		.loc 1 526 58
 159 0016 0223     		movs	r3, #2
 160 0018 7B60     		str	r3, [r7, #4]
 527:./Start/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
 528:./Start/system_stm32f4xx.c ****   uint32_t pllr = 2;
ARM GAS  /tmp/ccdFpxvD.s 			page 13


 529:./Start/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 530:./Start/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 531:./Start/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 161              		.loc 1 531 12
 162 001a 354B     		ldr	r3, .L12
 163 001c 9B68     		ldr	r3, [r3, #8]
 164              		.loc 1 531 7
 165 001e 03F00C03 		and	r3, r3, #12
 166 0022 3B61     		str	r3, [r7, #16]
 532:./Start/system_stm32f4xx.c **** 
 533:./Start/system_stm32f4xx.c ****   switch (tmp)
 167              		.loc 1 533 3
 168 0024 3B69     		ldr	r3, [r7, #16]
 169 0026 082B     		cmp	r3, #8
 170 0028 11D0     		beq	.L5
 171 002a 3B69     		ldr	r3, [r7, #16]
 172 002c 082B     		cmp	r3, #8
 173 002e 45D8     		bhi	.L6
 174 0030 3B69     		ldr	r3, [r7, #16]
 175 0032 002B     		cmp	r3, #0
 176 0034 03D0     		beq	.L7
 177 0036 3B69     		ldr	r3, [r7, #16]
 178 0038 042B     		cmp	r3, #4
 179 003a 04D0     		beq	.L8
 180 003c 3EE0     		b	.L6
 181              	.L7:
 534:./Start/system_stm32f4xx.c ****   {
 535:./Start/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 536:./Start/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 182              		.loc 1 536 23
 183 003e 2D4B     		ldr	r3, .L12+4
 184 0040 2D4A     		ldr	r2, .L12+8
 185 0042 1A60     		str	r2, [r3]
 537:./Start/system_stm32f4xx.c ****       break;
 186              		.loc 1 537 7
 187 0044 3EE0     		b	.L9
 188              	.L8:
 538:./Start/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 539:./Start/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 189              		.loc 1 539 23
 190 0046 2B4B     		ldr	r3, .L12+4
 191 0048 2C4A     		ldr	r2, .L12+12
 192 004a 1A60     		str	r2, [r3]
 540:./Start/system_stm32f4xx.c ****       break;
 193              		.loc 1 540 7
 194 004c 3AE0     		b	.L9
 195              	.L5:
 541:./Start/system_stm32f4xx.c ****     case 0x08:  /* PLL P used as system clock source */
 542:./Start/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 543:./Start/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 544:./Start/system_stm32f4xx.c ****          */    
 545:./Start/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 196              		.loc 1 545 23
 197 004e 284B     		ldr	r3, .L12
 198 0050 5B68     		ldr	r3, [r3, #4]
 199              		.loc 1 545 55
 200 0052 9B0D     		lsrs	r3, r3, #22
ARM GAS  /tmp/ccdFpxvD.s 			page 14


 201              		.loc 1 545 17
 202 0054 03F00103 		and	r3, r3, #1
 203 0058 BB60     		str	r3, [r7, #8]
 546:./Start/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 204              		.loc 1 546 17
 205 005a 254B     		ldr	r3, .L12
 206 005c 5B68     		ldr	r3, [r3, #4]
 207              		.loc 1 546 12
 208 005e 03F03F03 		and	r3, r3, #63
 209 0062 7B60     		str	r3, [r7, #4]
 547:./Start/system_stm32f4xx.c ****       
 548:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 549:./Start/system_stm32f4xx.c ****       if (pllsource != 0)
 210              		.loc 1 549 10
 211 0064 BB68     		ldr	r3, [r7, #8]
 212 0066 002B     		cmp	r3, #0
 213 0068 0CD0     		beq	.L10
 550:./Start/system_stm32f4xx.c ****       {
 551:./Start/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 552:./Start/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 214              		.loc 1 552 29
 215 006a 244A     		ldr	r2, .L12+12
 216 006c 7B68     		ldr	r3, [r7, #4]
 217 006e B2FBF3F3 		udiv	r3, r2, r3
 218              		.loc 1 552 44
 219 0072 1F4A     		ldr	r2, .L12
 220 0074 5268     		ldr	r2, [r2, #4]
 221              		.loc 1 552 74
 222 0076 9209     		lsrs	r2, r2, #6
 223 0078 C2F30802 		ubfx	r2, r2, #0, #9
 224              		.loc 1 552 16
 225 007c 02FB03F3 		mul	r3, r2, r3
 226 0080 7B61     		str	r3, [r7, #20]
 227 0082 0BE0     		b	.L11
 228              	.L10:
 553:./Start/system_stm32f4xx.c ****       }
 554:./Start/system_stm32f4xx.c ****       else
 555:./Start/system_stm32f4xx.c ****       {
 556:./Start/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 557:./Start/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 229              		.loc 1 557 29
 230 0084 1C4A     		ldr	r2, .L12+8
 231 0086 7B68     		ldr	r3, [r7, #4]
 232 0088 B2FBF3F3 		udiv	r3, r2, r3
 233              		.loc 1 557 44
 234 008c 184A     		ldr	r2, .L12
 235 008e 5268     		ldr	r2, [r2, #4]
 236              		.loc 1 557 74
 237 0090 9209     		lsrs	r2, r2, #6
 238 0092 C2F30802 		ubfx	r2, r2, #0, #9
 239              		.loc 1 557 16
 240 0096 02FB03F3 		mul	r3, r2, r3
 241 009a 7B61     		str	r3, [r7, #20]
 242              	.L11:
 558:./Start/system_stm32f4xx.c ****       }
 559:./Start/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 560:./Start/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)
ARM GAS  /tmp/ccdFpxvD.s 			page 15


 561:./Start/system_stm32f4xx.c ****       if (pllsource != 0)
 562:./Start/system_stm32f4xx.c ****       {
 563:./Start/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 564:./Start/system_stm32f4xx.c ****         pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 565:./Start/system_stm32f4xx.c ****       }  
 566:./Start/system_stm32f4xx.c **** #else  
 567:./Start/system_stm32f4xx.c ****       if (pllsource == 0)
 568:./Start/system_stm32f4xx.c ****       {
 569:./Start/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 570:./Start/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 571:./Start/system_stm32f4xx.c ****       }  
 572:./Start/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
 573:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F412xG || STM
 574:./Start/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 243              		.loc 1 574 20
 244 009c 144B     		ldr	r3, .L12
 245 009e 5B68     		ldr	r3, [r3, #4]
 246              		.loc 1 574 50
 247 00a0 1B0C     		lsrs	r3, r3, #16
 248 00a2 03F00303 		and	r3, r3, #3
 249              		.loc 1 574 56
 250 00a6 0133     		adds	r3, r3, #1
 251              		.loc 1 574 12
 252 00a8 5B00     		lsls	r3, r3, #1
 253 00aa FB60     		str	r3, [r7, #12]
 575:./Start/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 254              		.loc 1 575 31
 255 00ac 7A69     		ldr	r2, [r7, #20]
 256 00ae FB68     		ldr	r3, [r7, #12]
 257 00b0 B2FBF3F3 		udiv	r3, r2, r3
 258 00b4 1A46     		mov	r2, r3
 259              		.loc 1 575 23
 260 00b6 0F4B     		ldr	r3, .L12+4
 261 00b8 1A60     		str	r2, [r3]
 576:./Start/system_stm32f4xx.c ****       break;
 262              		.loc 1 576 7
 263 00ba 03E0     		b	.L9
 264              	.L6:
 577:./Start/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)      
 578:./Start/system_stm32f4xx.c ****       case 0x0C:  /* PLL R used as system clock source */
 579:./Start/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 580:./Start/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_R
 581:./Start/system_stm32f4xx.c ****          */    
 582:./Start/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 583:./Start/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 584:./Start/system_stm32f4xx.c ****       if (pllsource != 0)
 585:./Start/system_stm32f4xx.c ****       {
 586:./Start/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 587:./Start/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 588:./Start/system_stm32f4xx.c ****       }
 589:./Start/system_stm32f4xx.c ****       else
 590:./Start/system_stm32f4xx.c ****       {
 591:./Start/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 592:./Start/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 593:./Start/system_stm32f4xx.c ****       }
 594:./Start/system_stm32f4xx.c ****  
 595:./Start/system_stm32f4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
ARM GAS  /tmp/ccdFpxvD.s 			page 16


 596:./Start/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllr;      
 597:./Start/system_stm32f4xx.c ****       break;
 598:./Start/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 599:./Start/system_stm32f4xx.c ****     default:
 600:./Start/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 265              		.loc 1 600 23
 266 00bc 0D4B     		ldr	r3, .L12+4
 267 00be 0E4A     		ldr	r2, .L12+8
 268 00c0 1A60     		str	r2, [r3]
 601:./Start/system_stm32f4xx.c ****       break;
 269              		.loc 1 601 7
 270 00c2 00BF     		nop
 271              	.L9:
 602:./Start/system_stm32f4xx.c ****   }
 603:./Start/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 604:./Start/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 605:./Start/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 272              		.loc 1 605 28
 273 00c4 0A4B     		ldr	r3, .L12
 274 00c6 9B68     		ldr	r3, [r3, #8]
 275              		.loc 1 605 52
 276 00c8 1B09     		lsrs	r3, r3, #4
 277 00ca 03F00F03 		and	r3, r3, #15
 278              		.loc 1 605 22
 279 00ce 0C4A     		ldr	r2, .L12+16
 280 00d0 D35C     		ldrb	r3, [r2, r3]
 281 00d2 DBB2     		uxtb	r3, r3
 282              		.loc 1 605 7
 283 00d4 3B61     		str	r3, [r7, #16]
 606:./Start/system_stm32f4xx.c ****   /* HCLK frequency */
 607:./Start/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 284              		.loc 1 607 19
 285 00d6 074B     		ldr	r3, .L12+4
 286 00d8 1A68     		ldr	r2, [r3]
 287 00da 3B69     		ldr	r3, [r7, #16]
 288 00dc 42FA03F3 		asr	r3, r2, r3
 289 00e0 044A     		ldr	r2, .L12+4
 290 00e2 1360     		str	r3, [r2]
 608:./Start/system_stm32f4xx.c **** }
 291              		.loc 1 608 1
 292 00e4 00BF     		nop
 293 00e6 1C37     		adds	r7, r7, #28
 294              		.cfi_def_cfa_offset 4
 295 00e8 BD46     		mov	sp, r7
 296              		.cfi_def_cfa_register 13
 297              		@ sp needed
 298 00ea 5DF8047B 		ldr	r7, [sp], #4
 299              		.cfi_restore 7
 300              		.cfi_def_cfa_offset 0
 301 00ee 7047     		bx	lr
 302              	.L13:
 303              		.align	2
 304              	.L12:
 305 00f0 00380240 		.word	1073887232
 306 00f4 00000000 		.word	SystemCoreClock
 307 00f8 0024F400 		.word	16000000
 308 00fc 40787D01 		.word	25000000
ARM GAS  /tmp/ccdFpxvD.s 			page 17


 309 0100 00000000 		.word	AHBPrescTable
 310              		.cfi_endproc
 311              	.LFE124:
 313              		.section	.text.SetSysClock,"ax",%progbits
 314              		.align	1
 315              		.syntax unified
 316              		.thumb
 317              		.thumb_func
 319              	SetSysClock:
 320              	.LFB125:
 609:./Start/system_stm32f4xx.c **** 
 610:./Start/system_stm32f4xx.c **** /**
 611:./Start/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 612:./Start/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 613:./Start/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 614:./Start/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 615:./Start/system_stm32f4xx.c ****   * @param  None
 616:./Start/system_stm32f4xx.c ****   * @retval None
 617:./Start/system_stm32f4xx.c ****   */
 618:./Start/system_stm32f4xx.c **** static void SetSysClock(void)
 619:./Start/system_stm32f4xx.c **** {
 321              		.loc 1 619 1
 322              		.cfi_startproc
 323              		@ args = 0, pretend = 0, frame = 8
 324              		@ frame_needed = 1, uses_anonymous_args = 0
 325              		@ link register save eliminated.
 326 0000 80B4     		push	{r7}
 327              		.cfi_def_cfa_offset 4
 328              		.cfi_offset 7, -4
 329 0002 83B0     		sub	sp, sp, #12
 330              		.cfi_def_cfa_offset 16
 331 0004 00AF     		add	r7, sp, #0
 332              		.cfi_def_cfa_register 7
 620:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 621:./Start/system_stm32f4xx.c **** /******************************************************************************/
 622:./Start/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 623:./Start/system_stm32f4xx.c **** /******************************************************************************/
 624:./Start/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 333              		.loc 1 624 17
 334 0006 0023     		movs	r3, #0
 335 0008 7B60     		str	r3, [r7, #4]
 336              		.loc 1 624 37
 337 000a 0023     		movs	r3, #0
 338 000c 3B60     		str	r3, [r7]
 625:./Start/system_stm32f4xx.c ****   
 626:./Start/system_stm32f4xx.c ****   /* Enable HSE */
 627:./Start/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 339              		.loc 1 627 6
 340 000e 354B     		ldr	r3, .L23
 341 0010 1B68     		ldr	r3, [r3]
 342 0012 344A     		ldr	r2, .L23
 343              		.loc 1 627 11
 344 0014 43F48033 		orr	r3, r3, #65536
 345 0018 1360     		str	r3, [r2]
 346              	.L16:
 628:./Start/system_stm32f4xx.c ****  
 629:./Start/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
ARM GAS  /tmp/ccdFpxvD.s 			page 18


 630:./Start/system_stm32f4xx.c ****   do
 631:./Start/system_stm32f4xx.c ****   {
 632:./Start/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 347              		.loc 1 632 20 discriminator 2
 348 001a 324B     		ldr	r3, .L23
 349 001c 1B68     		ldr	r3, [r3]
 350              		.loc 1 632 25 discriminator 2
 351 001e 03F40033 		and	r3, r3, #131072
 352              		.loc 1 632 15 discriminator 2
 353 0022 3B60     		str	r3, [r7]
 633:./Start/system_stm32f4xx.c ****     StartUpCounter++;
 354              		.loc 1 633 19 discriminator 2
 355 0024 7B68     		ldr	r3, [r7, #4]
 356 0026 0133     		adds	r3, r3, #1
 357 0028 7B60     		str	r3, [r7, #4]
 634:./Start/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 358              		.loc 1 634 22 discriminator 2
 359 002a 3B68     		ldr	r3, [r7]
 360              		.loc 1 634 28 discriminator 2
 361 002c 002B     		cmp	r3, #0
 362 002e 03D1     		bne	.L15
 363              		.loc 1 634 47 discriminator 1
 364 0030 7B68     		ldr	r3, [r7, #4]
 365              		.loc 1 634 28 discriminator 1
 366 0032 B3F5A04F 		cmp	r3, #20480
 367 0036 F0D1     		bne	.L16
 368              	.L15:
 635:./Start/system_stm32f4xx.c **** 
 636:./Start/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 369              		.loc 1 636 11
 370 0038 2A4B     		ldr	r3, .L23
 371 003a 1B68     		ldr	r3, [r3]
 372              		.loc 1 636 16
 373 003c 03F40033 		and	r3, r3, #131072
 374              		.loc 1 636 6
 375 0040 002B     		cmp	r3, #0
 376 0042 02D0     		beq	.L17
 637:./Start/system_stm32f4xx.c ****   {
 638:./Start/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 377              		.loc 1 638 15
 378 0044 0123     		movs	r3, #1
 379 0046 3B60     		str	r3, [r7]
 380 0048 01E0     		b	.L18
 381              	.L17:
 639:./Start/system_stm32f4xx.c ****   }
 640:./Start/system_stm32f4xx.c ****   else
 641:./Start/system_stm32f4xx.c ****   {
 642:./Start/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 382              		.loc 1 642 15
 383 004a 0023     		movs	r3, #0
 384 004c 3B60     		str	r3, [r7]
 385              	.L18:
 643:./Start/system_stm32f4xx.c ****   }
 644:./Start/system_stm32f4xx.c **** 
 645:./Start/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 386              		.loc 1 645 17
 387 004e 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccdFpxvD.s 			page 19


 388              		.loc 1 645 6
 389 0050 012B     		cmp	r3, #1
 390 0052 40D1     		bne	.L22
 646:./Start/system_stm32f4xx.c ****   {
 647:./Start/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 648:./Start/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 391              		.loc 1 648 8
 392 0054 234B     		ldr	r3, .L23
 393 0056 1B6C     		ldr	r3, [r3, #64]
 394 0058 224A     		ldr	r2, .L23
 395              		.loc 1 648 18
 396 005a 43F08053 		orr	r3, r3, #268435456
 397 005e 1364     		str	r3, [r2, #64]
 649:./Start/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 398              		.loc 1 649 8
 399 0060 214B     		ldr	r3, .L23+4
 400 0062 1B68     		ldr	r3, [r3]
 401 0064 204A     		ldr	r2, .L23+4
 402              		.loc 1 649 13
 403 0066 43F44043 		orr	r3, r3, #49152
 404 006a 1360     		str	r3, [r2]
 650:./Start/system_stm32f4xx.c **** 
 651:./Start/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 652:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 405              		.loc 1 652 8
 406 006c 1D4B     		ldr	r3, .L23
 407 006e 1D4A     		ldr	r2, .L23
 408 0070 9B68     		ldr	r3, [r3, #8]
 409              		.loc 1 652 15
 410 0072 9360     		str	r3, [r2, #8]
 653:./Start/system_stm32f4xx.c **** 
 654:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM
 655:./Start/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 656:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 657:./Start/system_stm32f4xx.c ****     
 658:./Start/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 659:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 660:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 661:./Start/system_stm32f4xx.c **** 
 662:./Start/system_stm32f4xx.c **** #if defined(STM32F401xx) || defined(STM32F413_423xx)
 663:./Start/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 1*/
 664:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 411              		.loc 1 664 8
 412 0074 1B4B     		ldr	r3, .L23
 413 0076 1B4A     		ldr	r2, .L23
 414 0078 9B68     		ldr	r3, [r3, #8]
 415              		.loc 1 664 15
 416 007a 9360     		str	r3, [r2, #8]
 665:./Start/system_stm32f4xx.c ****     
 666:./Start/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 2*/
 667:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 417              		.loc 1 667 8
 418 007c 194B     		ldr	r3, .L23
 419 007e 9B68     		ldr	r3, [r3, #8]
 420 0080 184A     		ldr	r2, .L23
 421              		.loc 1 667 15
 422 0082 43F48053 		orr	r3, r3, #4096
ARM GAS  /tmp/ccdFpxvD.s 			page 20


 423 0086 9360     		str	r3, [r2, #8]
 668:./Start/system_stm32f4xx.c **** #endif /* STM32F401xx || STM32F413_423xx */
 669:./Start/system_stm32f4xx.c **** 
 670:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 671:./Start/system_stm32f4xx.c ****     /* Configure the main PLL */
 672:./Start/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 424              		.loc 1 672 8
 425 0088 164B     		ldr	r3, .L23
 426              		.loc 1 672 18
 427 008a 184A     		ldr	r2, .L23+8
 428 008c 5A60     		str	r2, [r3, #4]
 673:./Start/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 674:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */
 675:./Start/system_stm32f4xx.c **** 
 676:./Start/system_stm32f4xx.c **** #if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
 677:./Start/system_stm32f4xx.c ****     /* Configure the main PLL */
 678:./Start/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 679:./Start/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
 680:./Start/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
 681:./Start/system_stm32f4xx.c ****     
 682:./Start/system_stm32f4xx.c ****     /* Enable the main PLL */
 683:./Start/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 429              		.loc 1 683 8
 430 008e 154B     		ldr	r3, .L23
 431 0090 1B68     		ldr	r3, [r3]
 432 0092 144A     		ldr	r2, .L23
 433              		.loc 1 683 13
 434 0094 43F08073 		orr	r3, r3, #16777216
 435 0098 1360     		str	r3, [r2]
 684:./Start/system_stm32f4xx.c **** 
 685:./Start/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 686:./Start/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 436              		.loc 1 686 10
 437 009a 00BF     		nop
 438              	.L20:
 439              		.loc 1 686 15 discriminator 1
 440 009c 114B     		ldr	r3, .L23
 441 009e 1B68     		ldr	r3, [r3]
 442              		.loc 1 686 20 discriminator 1
 443 00a0 03F00073 		and	r3, r3, #33554432
 444              		.loc 1 686 37 discriminator 1
 445 00a4 002B     		cmp	r3, #0
 446 00a6 F9D0     		beq	.L20
 687:./Start/system_stm32f4xx.c ****     {
 688:./Start/system_stm32f4xx.c ****     }
 689:./Start/system_stm32f4xx.c ****    
 690:./Start/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 691:./Start/system_stm32f4xx.c ****     /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
 692:./Start/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODEN;
 693:./Start/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 694:./Start/system_stm32f4xx.c ****     {
 695:./Start/system_stm32f4xx.c ****     }
 696:./Start/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 697:./Start/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 698:./Start/system_stm32f4xx.c ****     {
 699:./Start/system_stm32f4xx.c ****     }      
 700:./Start/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
ARM GAS  /tmp/ccdFpxvD.s 			page 21


 701:./Start/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 702:./Start/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 703:./Start/system_stm32f4xx.c **** 
 704:./Start/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)  || defined(STM32F412xG)  
 705:./Start/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 706:./Start/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 707:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx  || STM32F412xG */
 708:./Start/system_stm32f4xx.c **** 
 709:./Start/system_stm32f4xx.c **** #if defined(STM32F413_423xx)  
 710:./Start/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 711:./Start/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 712:./Start/system_stm32f4xx.c **** #endif /* STM32F413_423xx */
 713:./Start/system_stm32f4xx.c **** 
 714:./Start/system_stm32f4xx.c **** #if defined(STM32F401xx)
 715:./Start/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 716:./Start/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 447              		.loc 1 716 10
 448 00a8 114B     		ldr	r3, .L23+12
 449              		.loc 1 716 16
 450 00aa 40F20272 		movw	r2, #1794
 451 00ae 1A60     		str	r2, [r3]
 717:./Start/system_stm32f4xx.c **** #endif /* STM32F401xx */
 718:./Start/system_stm32f4xx.c **** 
 719:./Start/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 720:./Start/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 452              		.loc 1 720 8
 453 00b0 0C4B     		ldr	r3, .L23
 454 00b2 9B68     		ldr	r3, [r3, #8]
 455 00b4 0B4A     		ldr	r2, .L23
 456              		.loc 1 720 15
 457 00b6 23F00303 		bic	r3, r3, #3
 458 00ba 9360     		str	r3, [r2, #8]
 721:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 459              		.loc 1 721 8
 460 00bc 094B     		ldr	r3, .L23
 461 00be 9B68     		ldr	r3, [r3, #8]
 462 00c0 084A     		ldr	r2, .L23
 463              		.loc 1 721 15
 464 00c2 43F00203 		orr	r3, r3, #2
 465 00c6 9360     		str	r3, [r2, #8]
 722:./Start/system_stm32f4xx.c **** 
 723:./Start/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 724:./Start/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 466              		.loc 1 724 11
 467 00c8 00BF     		nop
 468              	.L21:
 469              		.loc 1 724 16 discriminator 1
 470 00ca 064B     		ldr	r3, .L23
 471 00cc 9B68     		ldr	r3, [r3, #8]
 472              		.loc 1 724 23 discriminator 1
 473 00ce 03F00C03 		and	r3, r3, #12
 474              		.loc 1 724 50 discriminator 1
 475 00d2 082B     		cmp	r3, #8
 476 00d4 F9D1     		bne	.L21
 477              	.L22:
 725:./Start/system_stm32f4xx.c ****     {
 726:./Start/system_stm32f4xx.c ****     }
ARM GAS  /tmp/ccdFpxvD.s 			page 22


 727:./Start/system_stm32f4xx.c ****   }
 728:./Start/system_stm32f4xx.c ****   else
 729:./Start/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 730:./Start/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 731:./Start/system_stm32f4xx.c ****   }
 732:./Start/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 733:./Start/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS) 
 734:./Start/system_stm32f4xx.c **** /******************************************************************************/
 735:./Start/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 736:./Start/system_stm32f4xx.c **** /******************************************************************************/
 737:./Start/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 738:./Start/system_stm32f4xx.c ****   
 739:./Start/system_stm32f4xx.c ****   /* Enable HSE and HSE BYPASS */
 740:./Start/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);
 741:./Start/system_stm32f4xx.c ****  
 742:./Start/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 743:./Start/system_stm32f4xx.c ****   do
 744:./Start/system_stm32f4xx.c ****   {
 745:./Start/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 746:./Start/system_stm32f4xx.c ****     StartUpCounter++;
 747:./Start/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 748:./Start/system_stm32f4xx.c **** 
 749:./Start/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 750:./Start/system_stm32f4xx.c ****   {
 751:./Start/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 752:./Start/system_stm32f4xx.c ****   }
 753:./Start/system_stm32f4xx.c ****   else
 754:./Start/system_stm32f4xx.c ****   {
 755:./Start/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 756:./Start/system_stm32f4xx.c ****   }
 757:./Start/system_stm32f4xx.c **** 
 758:./Start/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 759:./Start/system_stm32f4xx.c ****   {
 760:./Start/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 761:./Start/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 762:./Start/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 763:./Start/system_stm32f4xx.c **** 
 764:./Start/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 765:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 766:./Start/system_stm32f4xx.c **** 
 767:./Start/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 768:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 769:./Start/system_stm32f4xx.c ****     
 770:./Start/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 771:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 772:./Start/system_stm32f4xx.c **** 
 773:./Start/system_stm32f4xx.c ****     /* Configure the main PLL */
 774:./Start/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 775:./Start/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 776:./Start/system_stm32f4xx.c ****     
 777:./Start/system_stm32f4xx.c ****     /* Enable the main PLL */
 778:./Start/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 779:./Start/system_stm32f4xx.c **** 
 780:./Start/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 781:./Start/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 782:./Start/system_stm32f4xx.c ****     {
 783:./Start/system_stm32f4xx.c ****     }
ARM GAS  /tmp/ccdFpxvD.s 			page 23


 784:./Start/system_stm32f4xx.c **** 
 785:./Start/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 786:./Start/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 787:./Start/system_stm32f4xx.c **** 
 788:./Start/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 789:./Start/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 790:./Start/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 791:./Start/system_stm32f4xx.c **** 
 792:./Start/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 793:./Start/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 794:./Start/system_stm32f4xx.c ****     {
 795:./Start/system_stm32f4xx.c ****     }
 796:./Start/system_stm32f4xx.c ****   }
 797:./Start/system_stm32f4xx.c ****   else
 798:./Start/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 799:./Start/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 800:./Start/system_stm32f4xx.c ****   }
 801:./Start/system_stm32f4xx.c **** #else /* HSI will be used as PLL clock source */
 802:./Start/system_stm32f4xx.c ****   /* Select regulator voltage output Scale 1 mode */
 803:./Start/system_stm32f4xx.c ****   RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 804:./Start/system_stm32f4xx.c ****   PWR->CR |= PWR_CR_VOS;
 805:./Start/system_stm32f4xx.c ****   
 806:./Start/system_stm32f4xx.c ****   /* HCLK = SYSCLK / 1*/
 807:./Start/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 808:./Start/system_stm32f4xx.c ****   
 809:./Start/system_stm32f4xx.c ****   /* PCLK2 = HCLK / 2*/
 810:./Start/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 811:./Start/system_stm32f4xx.c ****   
 812:./Start/system_stm32f4xx.c ****   /* PCLK1 = HCLK / 4*/
 813:./Start/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 814:./Start/system_stm32f4xx.c ****   
 815:./Start/system_stm32f4xx.c ****   /* Configure the main PLL */
 816:./Start/system_stm32f4xx.c ****   RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) | (PLL_Q << 24); 
 817:./Start/system_stm32f4xx.c ****   
 818:./Start/system_stm32f4xx.c ****   /* Enable the main PLL */
 819:./Start/system_stm32f4xx.c ****   RCC->CR |= RCC_CR_PLLON;
 820:./Start/system_stm32f4xx.c ****   
 821:./Start/system_stm32f4xx.c ****   /* Wait till the main PLL is ready */
 822:./Start/system_stm32f4xx.c ****   while((RCC->CR & RCC_CR_PLLRDY) == 0)
 823:./Start/system_stm32f4xx.c ****   {
 824:./Start/system_stm32f4xx.c ****   }
 825:./Start/system_stm32f4xx.c ****   
 826:./Start/system_stm32f4xx.c ****   /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 827:./Start/system_stm32f4xx.c ****   FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 828:./Start/system_stm32f4xx.c ****   
 829:./Start/system_stm32f4xx.c ****   /* Select the main PLL as system clock source */
 830:./Start/system_stm32f4xx.c ****   RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 831:./Start/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_SW_PLL;
 832:./Start/system_stm32f4xx.c ****   
 833:./Start/system_stm32f4xx.c ****   /* Wait till the main PLL is used as system clock source */
 834:./Start/system_stm32f4xx.c ****   while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 835:./Start/system_stm32f4xx.c ****   {
 836:./Start/system_stm32f4xx.c ****   }
 837:./Start/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
 838:./Start/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 839:./Start/system_stm32f4xx.c **** }
 478              		.loc 1 839 1
ARM GAS  /tmp/ccdFpxvD.s 			page 24


 479 00d6 00BF     		nop
 480 00d8 0C37     		adds	r7, r7, #12
 481              		.cfi_def_cfa_offset 4
 482 00da BD46     		mov	sp, r7
 483              		.cfi_def_cfa_register 13
 484              		@ sp needed
 485 00dc 5DF8047B 		ldr	r7, [sp], #4
 486              		.cfi_restore 7
 487              		.cfi_def_cfa_offset 0
 488 00e0 7047     		bx	lr
 489              	.L24:
 490 00e2 00BF     		.align	2
 491              	.L23:
 492 00e4 00380240 		.word	1073887232
 493 00e8 00700040 		.word	1073770496
 494 00ec 08544107 		.word	121721864
 495 00f0 003C0240 		.word	1073888256
 496              		.cfi_endproc
 497              	.LFE125:
 499              		.text
 500              	.Letext0:
 501              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 502              		.file 3 "./Start/core_cm4.h"
 503              		.file 4 "./Start/stm32f4xx.h"
 504              		.file 5 "./Start/system_stm32f4xx.h"
ARM GAS  /tmp/ccdFpxvD.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccdFpxvD.s:25     .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccdFpxvD.s:22     .data.SystemCoreClock:0000000000000000 $d
     /tmp/ccdFpxvD.s:32     .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccdFpxvD.s:29     .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccdFpxvD.s:36     .text.SystemInit:0000000000000000 $t
     /tmp/ccdFpxvD.s:42     .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccdFpxvD.s:120    .text.SystemInit:0000000000000070 $d
     /tmp/ccdFpxvD.s:126    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccdFpxvD.s:132    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccdFpxvD.s:305    .text.SystemCoreClockUpdate:00000000000000f0 $d
     /tmp/ccdFpxvD.s:314    .text.SetSysClock:0000000000000000 $t
     /tmp/ccdFpxvD.s:319    .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccdFpxvD.s:492    .text.SetSysClock:00000000000000e4 $d

NO UNDEFINED SYMBOLS
