least-to-most/modules/Conwaylife.v:1: error: V** Current simulation time is 3000 ticks.
** Continue **
og.
least-to-most/modules/Conwaylife.v:1: error: Variable declaration in unnamed block requires SystemVerilog.
Module file path: least-to-most/modules/Conwaylife.v
Testbench file path: hdlbits_testbenches/Conwaylife_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'least-to-most/simulations/Conwaylife_sim', 'least-to-most/modules/Conwaylife.v', 'hdlbits_testbenches/Conwaylife_0_tb.v']' returned non-zero exit status 2.
