{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557174098957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557174098964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 01:51:38 2019 " "Processing started: Tue May 07 01:51:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557174098964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174098964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_RF_Sched -c RS_RF_Sched " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS_RF_Sched -c RS_RF_Sched" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174098964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557174099932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557174099932 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or \"begin\", or a concurrent statement RS_RF_Sched.vhd(237) " "VHDL syntax error at RS_RF_Sched.vhd(237) near text \"if\";  expecting \"end\", or \"(\", or an identifier (\"if\" is a reserved keyword), or \"begin\", or a concurrent statement" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/RS_RF_Sched.vhd" 237 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111566 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"then\";  expecting \"<=\" RS_RF_Sched.vhd(237) " "VHDL syntax error at RS_RF_Sched.vhd(237) near text \"then\";  expecting \"<=\"" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/RS_RF_Sched.vhd" 237 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111567 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\" RS_RF_Sched.vhd(239) " "VHDL syntax error at RS_RF_Sched.vhd(239) near text \"else\"" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/RS_RF_Sched.vhd" 239 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111567 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword) RS_RF_Sched.vhd(241) " "VHDL syntax error at RS_RF_Sched.vhd(241) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword)" {  } { { "RS_RF_Sched.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/RS_RF_Sched.vhd" 241 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_rf_sched.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rs_rf_sched.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557174111576 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557174111576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557174111582 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "C:/Users/Pranil Joshi/Desktop/My Project/RS_RRF_Sched/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557174111582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557174111690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 07 01:51:51 2019 " "Processing ended: Tue May 07 01:51:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557174111690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557174111690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557174111690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174111690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557174112362 ""}
