From a3195b76f5af635773aa6cce38d0eddc7b672393 Mon Sep 17 00:00:00 2001
From: Ilya Ledvich <ilya@compulab.co.il>
Date: Thu, 11 Feb 2016 13:02:36 +0200
Subject: [PATCH 11/46] ARM: dts: imx7d: cl-som-imx7: add support for NAND
 flash

Add support for NAND flash on GPMI interface.
The NAND option is mutually exlusive with eMMC option,
connected to USBHC3 (SD3) interface. This because GPMI
and USDHC3 share same pins.
The GPMI interface is disabled by default.
It supposed to be enabled via fdt command line utility
in the u-boot.

Signed-off-by: Ilya Ledvich <ilya@compulab.co.il>
---
 arch/arm/boot/dts/imx7d-cl-som-imx7.dts | 45 +++++++++++++++++++++++++++++++++
 1 file changed, 45 insertions(+)

diff --git a/arch/arm/boot/dts/imx7d-cl-som-imx7.dts b/arch/arm/boot/dts/imx7d-cl-som-imx7.dts
index cddaf0d..1c62842 100644
--- a/arch/arm/boot/dts/imx7d-cl-som-imx7.dts
+++ b/arch/arm/boot/dts/imx7d-cl-som-imx7.dts
@@ -18,6 +18,10 @@
 	model = "CompuLab CL-SOM-iMX7";
 	compatible = "compulab,cl-som-imx7", "fsl,imx7d";
 
+	aliases {
+		gpmi = &gpmi;
+	};
+
 	memory {
 		reg = <0x80000000 0x10000000>; /* 256 MB - minimal configuration */
 	};
@@ -183,6 +187,27 @@
 	status = "okay";
 };
 
+&gpmi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_gpmi_nand>;
+	status = "disabled";
+	nand-on-flash-bbt;
+
+	/* MTD partition table */
+	partition@0 {
+		label = "kernel";
+		reg = <0x00000000 0x00980000>;
+	};
+	partition@980000 {
+		label = "dtb";
+		reg = <0x00980000 0x00080000>;
+	};
+	partition@a00000 {
+		label = "rootfs";
+		reg = <0x00a00000 0x1f600000>;
+	};
+};
+
 &iomuxc {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_hog>;
@@ -194,6 +219,26 @@
 			>;
 		};
 
+		pinctrl_gpmi_nand: gpmi-nand {
+			fsl,pins = <
+				MX7D_PAD_SD3_CLK__NAND_CLE			0x71
+				MX7D_PAD_SD3_CMD__NAND_ALE			0x71
+				MX7D_PAD_SD3_DATA0__NAND_DATA00			0x71
+				MX7D_PAD_SD3_DATA1__NAND_DATA01			0x71
+				MX7D_PAD_SD3_DATA2__NAND_DATA02			0x71
+				MX7D_PAD_SD3_DATA3__NAND_DATA03			0x71
+				MX7D_PAD_SD3_DATA4__NAND_DATA04			0x71
+				MX7D_PAD_SD3_DATA5__NAND_DATA05			0x71
+				MX7D_PAD_SD3_DATA6__NAND_DATA06			0x71
+				MX7D_PAD_SD3_DATA7__NAND_DATA07			0x71
+				MX7D_PAD_SD3_STROBE__NAND_RE_B			0x71
+				MX7D_PAD_SD3_RESET_B__NAND_WE_B			0x71
+				MX7D_PAD_SAI1_TX_BCLK__NAND_CE0_B		0x71
+				MX7D_PAD_SAI1_TX_DATA__NAND_READY_B		0x74
+				MX7D_PAD_SAI1_MCLK__NAND_WP_B			0x71
+			>;
+		};
+
 		pinctrl_ecspi1: ecspi1grp {
 			fsl,pins = <
 				MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI		0xf
-- 
1.9.1

