$date
	Sun Oct 23 05:55:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#328137
b1111 !
1"
#328138
b1111 &
b1111 %
1$
#328139
0"
#328142
b101110 &
b101110 %
#328146
b10111 &
b10111 %
#328150
b1000110 &
b1000110 %
#328154
b100011 &
b100011 %
#328158
b1101010 &
b1101010 %
#328162
b110101 &
b110101 %
#328166
b10100000 &
b10100000 %
#328170
b1010000 &
b1010000 %
#328174
b101000 &
b101000 %
#328178
b10100 &
b10100 %
#328182
b1010 &
b1010 %
#328186
b101 &
b101 %
#328190
b10000 &
b10000 %
#328194
b1000 &
b1000 %
#328198
b100 &
b100 %
#328202
b10 &
b10 %
#328206
b1 &
1#
b1 %
#328210
b0 &
b0 %
0#
0$
#1314310
b10 &
b10 %
1$
b10 !
1"
#1314311
0"
#1314314
b1 &
b1 %
1#
#1314318
b0 &
0#
b0 %
0$
#2266801
b1100 !
1"
#2266802
b1100 &
b1100 %
1$
#2266803
0"
#2266806
b110 &
b110 %
#2266810
b11 &
b11 %
#2266814
b1010 &
b1010 %
#2266818
b101 &
b101 %
#2266822
b10000 &
b10000 %
#2266826
b1000 &
b1000 %
#2266830
b100 &
b100 %
#2266834
b10 &
b10 %
#2266838
b1 &
1#
b1 %
#2266842
b0 &
b0 %
0#
0$
#4500012
