<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - simscape_system.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../simscape_system.v" target="rtwreport_document_frame" id="linkToText_plain">simscape_system.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\simscape_system.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-05-12 20:29:20</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">// -- Rate and Clocking Details</span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// Model base rate: 1.04657e-08</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Target subsystem base rate: 1.04657e-08</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Explicit user oversample request: 49x</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// Clock Enable  Sample Time</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// ce_out        1.04657e-08</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">// </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">// </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">// Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">// O_Ia                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">// O_Ib                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">// O_Ic                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">// O_Vc                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">// O_Vb                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">// O_Va                          ce_out        1.04657e-08</span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">// O_Vout                        ce_out        1.04657e-08</span>
</span><span><a class="LN" name="32">   32   </a><span class="CT">// O_I_load                      ce_out        1.04657e-08</span>
</span><span><a class="LN" name="33">   33   </a><span class="CT">// O_Ia1                         ce_out        1.04657e-08</span>
</span><span><a class="LN" name="34">   34   </a><span class="CT">// O_Ib1                         ce_out        1.04657e-08</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">// O_Ic1                         ce_out        1.04657e-08</span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">// -- -------------------------------------------------------------</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">// </span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a>
</span><span><a class="LN" name="41">   41   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="42">   42   </a><span class="CT">// </span>
</span><span><a class="LN" name="43">   43   </a><span class="CT">// Module: simscape_system</span>
</span><span><a class="LN" name="44">   44   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system</span>
</span><span><a class="LN" name="45">   45   </a><span class="CT">// Hierarchy Level: 0</span>
</span><span><a class="LN" name="46">   46   </a><span class="CT">// Model version: 1.239</span>
</span><span><a class="LN" name="47">   47   </a><span class="CT">// </span>
</span><span><a class="LN" name="48">   48   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="51">   51   </a>
</span><span><a class="LN" name="52">   52   </a><span class="KW">module</span> simscape_system
</span><span><a class="LN" name="53">   53   </a>          (clk,
</span><span><a class="LN" name="54">   54   </a>           reset,
</span><span><a class="LN" name="55">   55   </a>           clk_enable,
</span><span><a class="LN" name="56">   56   </a>           UP_L1,
</span><span><a class="LN" name="57">   57   </a>           DW_L1,
</span><span><a class="LN" name="58">   58   </a>           UP_L2,
</span><span><a class="LN" name="59">   59   </a>           DW_L2,
</span><span><a class="LN" name="60">   60   </a>           UP_L3,
</span><span><a class="LN" name="61">   61   </a>           DW_L3,
</span><span><a class="LN" name="62">   62   </a>           I_load_in,
</span><span><a class="LN" name="63">   63   </a>           va_i,
</span><span><a class="LN" name="64">   64   </a>           vb_i,
</span><span><a class="LN" name="65">   65   </a>           vc_i,
</span><span><a class="LN" name="66">   66   </a>           ce_out,
</span><span><a class="LN" name="67">   67   </a>           O_Ia,
</span><span><a class="LN" name="68">   68   </a>           O_Ib,
</span><span><a class="LN" name="69">   69   </a>           O_Ic,
</span><span><a class="LN" name="70">   70   </a>           O_Vc,
</span><span><a class="LN" name="71">   71   </a>           O_Vb,
</span><span><a class="LN" name="72">   72   </a>           O_Va,
</span><span><a class="LN" name="73">   73   </a>           O_Vout,
</span><span><a class="LN" name="74">   74   </a>           O_I_load,
</span><span><a class="LN" name="75">   75   </a>           O_Ia1,
</span><span><a class="LN" name="76">   76   </a>           O_Ib1,
</span><span><a class="LN" name="77">   77   </a>           O_Ic1);
</span><span><a class="LN" name="78">   78   </a>
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">input</span>   clk_enable;
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">input</span>   UP_L1;
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">input</span>   DW_L1;
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">input</span>   UP_L2;
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">input</span>   DW_L2;
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">input</span>   UP_L3;
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">input</span>   DW_L3;
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] I_load_in;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] va_i;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vb_i;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [17:0] vc_i;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">output</span>  ce_out;
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">output</span>  [15:0] O_Ia;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">output</span>  [15:0] O_Ib;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">output</span>  [15:0] O_Ic;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">output</span>  [15:0] O_Vc;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">output</span>  [15:0] O_Vb;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">output</span>  [15:0] O_Va;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">output</span>  [15:0] O_Vout;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">output</span>  [15:0] O_I_load;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">output</span>  [15:0] O_Ia1;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">output</span>  [15:0] O_Ib1;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">output</span>  [15:0] O_Ic1;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">wire</span> enb_1_49_1;
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">wire</span> enb;
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">wire</span> enb_1_49_0;
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">wire</span> enb_1_1_1;
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] I_load_in_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] I_load_in_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] I_load_in_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">wire</span> UP_L1_1;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">reg</span>  UP_L1_2;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">wire</span> DW_L1_1;
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">reg</span>  DW_L1_2;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">wire</span> DW_L2_1;
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">reg</span>  DW_L2_2;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">wire</span> DW_L3_1;
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">reg</span>  DW_L3_2;
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">wire</span> UP_L3_1;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">reg</span>  UP_L3_2;
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">wire</span> UP_L2_1;
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">reg</span>  UP_L2_2;
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">reg</span> [5:0] s;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] va;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] va_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] va_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vb;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vb_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vb_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vc;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vc_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [17:0] vc_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] is_out_MOSFET4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET1;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET2;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET5;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] vs_out_MOSFET4;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_0;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_2;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_3;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_4;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] ic_in_MOSFET_5;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] I_load;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Vout;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Ib;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Ic;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Ia;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Vb_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Vc_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [17:0] Va_3;  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">wire</span> [15:0] real2uint8_out1;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">wire</span> [15:0] real2uint8_out2;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">wire</span> [15:0] real2uint8_out3;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">wire</span> [15:0] real2uint8_out4;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">wire</span> [15:0] real2uint8_out5;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">wire</span> [15:0] real2uint8_out6;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">wire</span> [15:0] real2uint8_out7;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">wire</span> [15:0] real2uint8_out8;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">wire</span> [15:0] real2uint8_out9;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">wire</span> [15:0] real2uint8_out10;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">wire</span> [15:0] real2uint8_out11;  <span class="CT">// uint16</span>
</span><span><a class="LN" name="173">  173   </a>
</span><span><a class="LN" name="174">  174   </a>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">assign</span> I_load_in_1 = I_load_in;
</span><span><a class="LN" name="176">  176   </a>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">assign</span> I_load_in_2 = I_load_in_1;
</span><span><a class="LN" name="178">  178   </a>
</span><span><a class="LN" name="179">  179   </a>  simscape_system_tc u_simscape_system_tc (.clk(clk),
</span><span><a class="LN" name="180">  180   </a>                                           .reset(reset),
</span><span><a class="LN" name="181">  181   </a>                                           .clk_enable(clk_enable),
</span><span><a class="LN" name="182">  182   </a>                                           .enb(enb),
</span><span><a class="LN" name="183">  183   </a>                                           .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="184">  184   </a>                                           .enb_1_49_0(enb_1_49_0),
</span><span><a class="LN" name="185">  185   </a>                                           .enb_1_49_1(enb_1_49_1)
</span><span><a class="LN" name="186">  186   </a>                                           );
</span><span><a class="LN" name="187">  187   </a>
</span><span><a class="LN" name="188">  188   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:594')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition1</i></font></a></span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="190">  190   </a>    <span class="KW">begin</span> : rd_9_process
</span><span><a class="LN" name="191">  191   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="192">  192   </a>        I_load_in_3 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="193">  193   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="194">  194   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="195">  195   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="196">  196   </a>          I_load_in_3 &lt;= I_load_in_2;
</span><span><a class="LN" name="197">  197   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="198">  198   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="199">  199   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="200">  200   </a>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">assign</span> UP_L1_1 = UP_L1;
</span><span><a class="LN" name="202">  202   </a>
</span><span><a class="LN" name="203">  203   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:525')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Vector Concatenate2</i></font></a></span>
</span><span><a class="LN" name="204">  204   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:751')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition13</i></font></a></span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="206">  206   </a>    <span class="KW">begin</span> : rd_0_process
</span><span><a class="LN" name="207">  207   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="208">  208   </a>        UP_L1_2 &lt;= 1'b0;
</span><span><a class="LN" name="209">  209   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="210">  210   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="211">  211   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="212">  212   </a>          UP_L1_2 &lt;= UP_L1_1;
</span><span><a class="LN" name="213">  213   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="214">  214   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="215">  215   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="216">  216   </a>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">assign</span> DW_L1_1 = DW_L1;
</span><span><a class="LN" name="218">  218   </a>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="220">  220   </a>    <span class="KW">begin</span> : rd_1_process
</span><span><a class="LN" name="221">  221   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="222">  222   </a>        DW_L1_2 &lt;= 1'b0;
</span><span><a class="LN" name="223">  223   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="224">  224   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="225">  225   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="226">  226   </a>          DW_L1_2 &lt;= DW_L1_1;
</span><span><a class="LN" name="227">  227   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="228">  228   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="229">  229   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="230">  230   </a>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">assign</span> DW_L2_1 = DW_L2;
</span><span><a class="LN" name="232">  232   </a>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="234">  234   </a>    <span class="KW">begin</span> : rd_2_process
</span><span><a class="LN" name="235">  235   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="236">  236   </a>        DW_L2_2 &lt;= 1'b0;
</span><span><a class="LN" name="237">  237   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="238">  238   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="239">  239   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="240">  240   </a>          DW_L2_2 &lt;= DW_L2_1;
</span><span><a class="LN" name="241">  241   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="242">  242   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="243">  243   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="244">  244   </a>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">assign</span> DW_L3_1 = DW_L3;
</span><span><a class="LN" name="246">  246   </a>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="248">  248   </a>    <span class="KW">begin</span> : rd_3_process
</span><span><a class="LN" name="249">  249   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="250">  250   </a>        DW_L3_2 &lt;= 1'b0;
</span><span><a class="LN" name="251">  251   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="252">  252   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="253">  253   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="254">  254   </a>          DW_L3_2 &lt;= DW_L3_1;
</span><span><a class="LN" name="255">  255   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="256">  256   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="257">  257   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  <span class="KW">assign</span> UP_L3_1 = UP_L3;
</span><span><a class="LN" name="260">  260   </a>
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="262">  262   </a>    <span class="KW">begin</span> : rd_4_process
</span><span><a class="LN" name="263">  263   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="264">  264   </a>        UP_L3_2 &lt;= 1'b0;
</span><span><a class="LN" name="265">  265   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="266">  266   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="267">  267   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="268">  268   </a>          UP_L3_2 &lt;= UP_L3_1;
</span><span><a class="LN" name="269">  269   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="270">  270   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="271">  271   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="272">  272   </a>
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">assign</span> UP_L2_1 = UP_L2;
</span><span><a class="LN" name="274">  274   </a>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="276">  276   </a>    <span class="KW">begin</span> : rd_5_process
</span><span><a class="LN" name="277">  277   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="278">  278   </a>        UP_L2_2 &lt;= 1'b0;
</span><span><a class="LN" name="279">  279   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="280">  280   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="281">  281   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="282">  282   </a>          UP_L2_2 &lt;= UP_L2_1;
</span><span><a class="LN" name="283">  283   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="284">  284   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="285">  285   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="286">  286   </a>
</span><span><a class="LN" name="287">  287   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="288">  288   </a>  <span class="CT">//  initial value   = 0</span>
</span><span><a class="LN" name="289">  289   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="290">  290   </a>  <span class="CT">//  count to value  = 48</span>
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="292">  292   </a>    <span class="KW">begin</span> : ctr_0_48_process
</span><span><a class="LN" name="293">  293   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="294">  294   </a>        s &lt;= 6'b000000;
</span><span><a class="LN" name="295">  295   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="296">  296   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="297">  297   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="298">  298   </a>          <span class="KW">if</span> (s &gt;= 6'b110000) <span class="KW">begin</span>
</span><span><a class="LN" name="299">  299   </a>            s &lt;= 6'b000000;
</span><span><a class="LN" name="300">  300   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="301">  301   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="302">  302   </a>            s &lt;= s + 6'b000001;
</span><span><a class="LN" name="303">  303   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="304">  304   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="305">  305   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="306">  306   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="307">  307   </a>
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">assign</span> va = va_i;
</span><span><a class="LN" name="309">  309   </a>
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">assign</span> va_1 = va;
</span><span><a class="LN" name="311">  311   </a>
</span><span><a class="LN" name="312">  312   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:595')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition2</i></font></a></span>
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="314">  314   </a>    <span class="KW">begin</span> : rd_6_process
</span><span><a class="LN" name="315">  315   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="316">  316   </a>        va_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="317">  317   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="318">  318   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="319">  319   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="320">  320   </a>          va_2 &lt;= va_1;
</span><span><a class="LN" name="321">  321   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="322">  322   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="323">  323   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">assign</span> vb = vb_i;
</span><span><a class="LN" name="326">  326   </a>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">assign</span> vb_1 = vb;
</span><span><a class="LN" name="328">  328   </a>
</span><span><a class="LN" name="329">  329   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:596')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition3</i></font></a></span>
</span><span><a class="LN" name="330">  330   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="331">  331   </a>    <span class="KW">begin</span> : rd_7_process
</span><span><a class="LN" name="332">  332   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="333">  333   </a>        vb_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="334">  334   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="335">  335   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="336">  336   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="337">  337   </a>          vb_2 &lt;= vb_1;
</span><span><a class="LN" name="338">  338   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="339">  339   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="340">  340   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="341">  341   </a>
</span><span><a class="LN" name="342">  342   </a>  <span class="KW">assign</span> vc = vc_i;
</span><span><a class="LN" name="343">  343   </a>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">assign</span> vc_1 = vc;
</span><span><a class="LN" name="345">  345   </a>
</span><span><a class="LN" name="346">  346   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:597')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition6</i></font></a></span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="348">  348   </a>    <span class="KW">begin</span> : rd_8_process
</span><span><a class="LN" name="349">  349   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="350">  350   </a>        vc_2 &lt;= 18'sb000000000000000000;
</span><span><a class="LN" name="351">  351   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="352">  352   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="353">  353   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="354">  354   </a>          vc_2 &lt;= vc_1;
</span><span><a class="LN" name="355">  355   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="356">  356   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="357">  357   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="358">  358   </a>
</span><span><a class="LN" name="359">  359   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:506')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/FET_CTRL</i></font></a></span>
</span><span><a class="LN" name="360">  360   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:526')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Demux</i></font></a></span>
</span><span><a class="LN" name="361">  361   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:754')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition14</i></font></a></span>
</span><span><a class="LN" name="362">  362   </a>  FET_CTRL u_FET_CTRL (.clk(clk),
</span><span><a class="LN" name="363">  363   </a>                       .reset(reset),
</span><span><a class="LN" name="364">  364   </a>                       .enb_1_49_1(enb_1_49_1),
</span><span><a class="LN" name="365">  365   </a>                       .enb(enb),
</span><span><a class="LN" name="366">  366   </a>                       .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="367">  367   </a>                       .is_0(is_out_MOSFET),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="368">  368   </a>                       .is_1(is_out_MOSFET1),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="369">  369   </a>                       .is_2(is_out_MOSFET2),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="370">  370   </a>                       .is_3(is_out_MOSFET3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="371">  371   </a>                       .is_4(is_out_MOSFET5),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="372">  372   </a>                       .is_5(is_out_MOSFET4),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="373">  373   </a>                       .vs_0(vs_out_MOSFET),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="374">  374   </a>                       .vs_1(vs_out_MOSFET1),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="375">  375   </a>                       .vs_2(vs_out_MOSFET2),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="376">  376   </a>                       .vs_3(vs_out_MOSFET3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="377">  377   </a>                       .vs_4(vs_out_MOSFET5),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="378">  378   </a>                       .vs_5(vs_out_MOSFET4),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="379">  379   </a>                       .G_0(UP_L1_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="380">  380   </a>                       .G_1(DW_L1_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="381">  381   </a>                       .G_2(DW_L2_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="382">  382   </a>                       .G_3(DW_L3_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="383">  383   </a>                       .G_4(UP_L3_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="384">  384   </a>                       .G_5(UP_L2_2),  <span class="CT">// boolean</span>
</span><span><a class="LN" name="385">  385   </a>                       .sch_ctr_48(s),  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="386">  386   </a>                       .ic_0(ic_in_MOSFET_0),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="387">  387   </a>                       .ic_1(ic_in_MOSFET_1),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="388">  388   </a>                       .ic_2(ic_in_MOSFET_2),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="389">  389   </a>                       .ic_3(ic_in_MOSFET_3),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="390">  390   </a>                       .ic_4(ic_in_MOSFET_4),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="391">  391   </a>                       .ic_5(ic_in_MOSFET_5)  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="392">  392   </a>                       );
</span><span><a class="LN" name="393">  393   </a>
</span><span><a class="LN" name="394">  394   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:432')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/HDL Subsystem</i></font></a></span>
</span><span><a class="LN" name="395">  395   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:521')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Vector Concatenate</i></font></a></span>
</span><span><a class="LN" name="396">  396   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:749')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition11</i></font></a></span>
</span><span><a class="LN" name="397">  397   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:524')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Vector Concatenate1</i></font></a></span>
</span><span><a class="LN" name="398">  398   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:750')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/Rate Transition12</i></font></a></span>
</span><span><a class="LN" name="399">  399   </a>  HDL_Subsystem u_HDL_Subsystem (.clk(clk),
</span><span><a class="LN" name="400">  400   </a>                                 .reset(reset),
</span><span><a class="LN" name="401">  401   </a>                                 .enb_1_49_1(enb_1_49_1),
</span><span><a class="LN" name="402">  402   </a>                                 .enb(enb),
</span><span><a class="LN" name="403">  403   </a>                                 .enb_1_49_0(enb_1_49_0),
</span><span><a class="LN" name="404">  404   </a>                                 .enb_1_1_1(enb_1_1_1),
</span><span><a class="LN" name="405">  405   </a>                                 .I_load_in(I_load_in_3),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="406">  406   </a>                                 .ic_in_MOSFET(ic_in_MOSFET_0),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="407">  407   </a>                                 .ic_in_MOSFET1(ic_in_MOSFET_1),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="408">  408   </a>                                 .ic_in_MOSFET2(ic_in_MOSFET_2),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="409">  409   </a>                                 .ic_in_MOSFET3(ic_in_MOSFET_3),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="410">  410   </a>                                 .ic_in_MOSFET4(ic_in_MOSFET_5),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="411">  411   </a>                                 .ic_in_MOSFET5(ic_in_MOSFET_4),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="412">  412   </a>                                 .va(va_2),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="413">  413   </a>                                 .vb(vb_2),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="414">  414   </a>                                 .vc(vc_2),  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="415">  415   </a>                                 .sch_ctr_48(s),  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="416">  416   </a>                                 .I_load(I_load),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="417">  417   </a>                                 .is_out_MOSFET(is_out_MOSFET),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="418">  418   </a>                                 .vs_out_MOSFET(vs_out_MOSFET),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="419">  419   </a>                                 .is_out_MOSFET1(is_out_MOSFET1),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="420">  420   </a>                                 .vs_out_MOSFET1(vs_out_MOSFET1),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="421">  421   </a>                                 .is_out_MOSFET2(is_out_MOSFET2),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="422">  422   </a>                                 .vs_out_MOSFET2(vs_out_MOSFET2),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="423">  423   </a>                                 .is_out_MOSFET3(is_out_MOSFET3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="424">  424   </a>                                 .vs_out_MOSFET3(vs_out_MOSFET3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="425">  425   </a>                                 .is_out_MOSFET4(is_out_MOSFET4),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="426">  426   </a>                                 .vs_out_MOSFET4(vs_out_MOSFET4),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="427">  427   </a>                                 .is_out_MOSFET5(is_out_MOSFET5),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="428">  428   </a>                                 .vs_out_MOSFET5(vs_out_MOSFET5),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="429">  429   </a>                                 .Vout(Vout),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="430">  430   </a>                                 .Ib(Ib),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="431">  431   </a>                                 .Ic(Ic),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="432">  432   </a>                                 .Ia(Ia),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="433">  433   </a>                                 .Vb_1(Vb_3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="434">  434   </a>                                 .Vc_1(Vc_3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="435">  435   </a>                                 .Va_1(Va_3)  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="436">  436   </a>                                 );
</span><span><a class="LN" name="437">  437   </a>
</span><span><a class="LN" name="438">  438   </a>  <span class="CT">// <a href="matlab:coder.internal.code2model('HDL_pfc_gold_fi_og:629')" name="code2model"><font color="#117755"><i>&lt;S2&gt;/real2uint8</i></font></a></span>
</span><span><a class="LN" name="439">  439   </a>  real2uint8 u_real2uint8 (.clk(clk),
</span><span><a class="LN" name="440">  440   </a>                           .reset(reset),
</span><span><a class="LN" name="441">  441   </a>                           .enb_1_49_1(enb_1_49_1),
</span><span><a class="LN" name="442">  442   </a>                           .enb(enb),
</span><span><a class="LN" name="443">  443   </a>                           .enb_1_49_0(enb_1_49_0),
</span><span><a class="LN" name="444">  444   </a>                           .I_load(I_load),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="445">  445   </a>                           .Vout(Vout),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="446">  446   </a>                           .Ib(Ib),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="447">  447   </a>                           .Ic(Ic),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="448">  448   </a>                           .Ia(Ia),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="449">  449   </a>                           .Vb(Vb_3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="450">  450   </a>                           .Vc(Vc_3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="451">  451   </a>                           .Va(Va_3),  <span class="CT">// sfix18_En6</span>
</span><span><a class="LN" name="452">  452   </a>                           .O_Ia(real2uint8_out1),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="453">  453   </a>                           .O_Ib(real2uint8_out2),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="454">  454   </a>                           .O_Ic(real2uint8_out3),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="455">  455   </a>                           .O_Vc(real2uint8_out4),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="456">  456   </a>                           .O_Vb(real2uint8_out5),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="457">  457   </a>                           .O_Va(real2uint8_out6),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="458">  458   </a>                           .O_Vout(real2uint8_out7),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="459">  459   </a>                           .O_I_load(real2uint8_out8),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="460">  460   </a>                           .O_Ia1(real2uint8_out9),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="461">  461   </a>                           .O_Ib1(real2uint8_out10),  <span class="CT">// uint16</span>
</span><span><a class="LN" name="462">  462   </a>                           .O_Ic1(real2uint8_out11)  <span class="CT">// uint16</span>
</span><span><a class="LN" name="463">  463   </a>                           );
</span><span><a class="LN" name="464">  464   </a>
</span><span><a class="LN" name="465">  465   </a>  <span class="KW">assign</span> O_Ia = real2uint8_out1;
</span><span><a class="LN" name="466">  466   </a>
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">assign</span> O_Ib = real2uint8_out2;
</span><span><a class="LN" name="468">  468   </a>
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">assign</span> O_Ic = real2uint8_out3;
</span><span><a class="LN" name="470">  470   </a>
</span><span><a class="LN" name="471">  471   </a>  <span class="KW">assign</span> O_Vc = real2uint8_out4;
</span><span><a class="LN" name="472">  472   </a>
</span><span><a class="LN" name="473">  473   </a>  <span class="KW">assign</span> O_Vb = real2uint8_out5;
</span><span><a class="LN" name="474">  474   </a>
</span><span><a class="LN" name="475">  475   </a>  <span class="KW">assign</span> O_Va = real2uint8_out6;
</span><span><a class="LN" name="476">  476   </a>
</span><span><a class="LN" name="477">  477   </a>  <span class="KW">assign</span> O_Vout = real2uint8_out7;
</span><span><a class="LN" name="478">  478   </a>
</span><span><a class="LN" name="479">  479   </a>  <span class="KW">assign</span> O_I_load = real2uint8_out8;
</span><span><a class="LN" name="480">  480   </a>
</span><span><a class="LN" name="481">  481   </a>  <span class="KW">assign</span> O_Ia1 = real2uint8_out9;
</span><span><a class="LN" name="482">  482   </a>
</span><span><a class="LN" name="483">  483   </a>  <span class="KW">assign</span> O_Ib1 = real2uint8_out10;
</span><span><a class="LN" name="484">  484   </a>
</span><span><a class="LN" name="485">  485   </a>  <span class="KW">assign</span> O_Ic1 = real2uint8_out11;
</span><span><a class="LN" name="486">  486   </a>
</span><span><a class="LN" name="487">  487   </a>  <span class="KW">assign</span> ce_out = enb_1_1_1;
</span><span><a class="LN" name="488">  488   </a>
</span><span><a class="LN" name="489">  489   </a><span class="KW">endmodule</span>  <span class="CT">// simscape_system</span>
</span><span><a class="LN" name="490">  490   </a>
</span><span><a class="LN" name="491">  491   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>