<stg><name>srcnn_Pipeline_CopyW2_inft</name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:1 %trunc_ln566_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln566_3

]]></Node>
<StgValue><ssdm name="trunc_ln566_3_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln566_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln566

]]></Node>
<StgValue><ssdm name="sext_ln566_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %zext_ln566_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln566_1

]]></Node>
<StgValue><ssdm name="zext_ln566_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %zext_ln576_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln576_7

]]></Node>
<StgValue><ssdm name="zext_ln576_7_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="63" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln566_cast = sext i62 %sext_ln566_read

]]></Node>
<StgValue><ssdm name="sext_ln566_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="11">
<![CDATA[
newFuncRoot:6 %zext_ln566_1_cast = zext i11 %zext_ln566_1_read

]]></Node>
<StgValue><ssdm name="zext_ln566_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_22, i32 0, i32 0, void @empty_3, i32 0, i32 2048, void @empty_8, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i7 0, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc194:0 %i2_1 = load i7 %i2

]]></Node>
<StgValue><ssdm name="i2_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc194:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc194:2 %icmp_ln570 = icmp_eq  i7 %i2_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc194:3 %add_ln570 = add i7 %i2_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc194:4 %br_ln570 = br i1 %icmp_ln570, void %for.inc194.split_ifconv, void %for.inc203.exitStub

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="7">
<![CDATA[
for.inc194.split_ifconv:0 %zext_ln570 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln570"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:15 %add_ln576_5 = add i12 %zext_ln566_1_cast, i12 %zext_ln570

]]></Node>
<StgValue><ssdm name="add_ln576_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:16 %zext_ln576_1 = zext i12 %add_ln576_5

]]></Node>
<StgValue><ssdm name="zext_ln576_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc194.split_ifconv:17 %add_ln576 = add i63 %zext_ln576_1, i63 %sext_ln566_cast

]]></Node>
<StgValue><ssdm name="add_ln576"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="63">
<![CDATA[
for.inc194.split_ifconv:18 %sext_ln576 = sext i63 %add_ln576

]]></Node>
<StgValue><ssdm name="sext_ln576"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc194.split_ifconv:19 %gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln576

]]></Node>
<StgValue><ssdm name="gmem_w2_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc194.split_ifconv:153 %switch_ln576 = switch i3 %trunc_ln566_3_read, void %arrayidx19312.case.7, i3 0, void %arrayidx19312.case.0, i3 1, void %arrayidx19312.case.1, i3 2, void %arrayidx19312.case.2, i3 3, void %arrayidx19312.case.3, i3 4, void %arrayidx19312.case.4, i3 5, void %arrayidx19312.case.5, i3 6, void %arrayidx19312.case.6

]]></Node>
<StgValue><ssdm name="switch_ln576"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx19312.exit:0 %store_ln570 = store i7 %add_ln570, i7 %i2

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.exit:1 %br_ln570 = br void %for.inc194

]]></Node>
<StgValue><ssdm name="br_ln570"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="54" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:20 %gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w2_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="56" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc194.split_ifconv:21 %gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr

]]></Node>
<StgValue><ssdm name="gmem_w2_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
for.inc194.split_ifconv:22 %bitcast_ln576 = bitcast i32 %gmem_w2_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln576"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
for.inc194.split_ifconv:23 %pf = fpext i32 %bitcast_ln576

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="59" st_id="12" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
for.inc194.split_ifconv:23 %pf = fpext i32 %bitcast_ln576

]]></Node>
<StgValue><ssdm name="pf"/></StgValue>
</operation>

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
for.inc194.split_ifconv:24 %bitcast_ln724 = bitcast i64 %pf

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="64">
<![CDATA[
for.inc194.split_ifconv:25 %trunc_ln576 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln576"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:26 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc194.split_ifconv:27 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="11">
<![CDATA[
for.inc194.split_ifconv:28 %zext_ln576 = zext i11 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln576"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="52" op_0_bw="64">
<![CDATA[
for.inc194.split_ifconv:29 %trunc_ln576_1 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln576_1"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.inc194.split_ifconv:30 %zext_ln576_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln576_1

]]></Node>
<StgValue><ssdm name="zext_ln576_2_cast"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="54" op_0_bw="53">
<![CDATA[
for.inc194.split_ifconv:31 %zext_ln576_6 = zext i53 %zext_ln576_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln576_6"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:32 %sub_ln576 = sub i54 0, i54 %zext_ln576_6

]]></Node>
<StgValue><ssdm name="sub_ln576"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc194.split_ifconv:34 %icmp_ln576 = icmp_eq  i63 %trunc_ln576, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln576"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:35 %sub_ln576_1 = sub i12 1075, i12 %zext_ln576

]]></Node>
<StgValue><ssdm name="sub_ln576_1"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:36 %trunc_ln576_2 = trunc i12 %sub_ln576_1

]]></Node>
<StgValue><ssdm name="trunc_ln576_2"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:37 %icmp_ln576_1 = icmp_sgt  i12 %sub_ln576_1, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln576_1"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:38 %add_ln576_1 = add i12 %sub_ln576_1, i12 4082

]]></Node>
<StgValue><ssdm name="add_ln576_1"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:39 %sub_ln576_2 = sub i12 14, i12 %sub_ln576_1

]]></Node>
<StgValue><ssdm name="sub_ln576_2"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.inc194.split_ifconv:40 %select_ln576_1 = select i1 %icmp_ln576_1, i12 %add_ln576_1, i12 %sub_ln576_2

]]></Node>
<StgValue><ssdm name="select_ln576_1"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:53 %icmp_ln576_4 = icmp_sgt  i12 %add_ln576_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_4"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc194.split_ifconv:54 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %select_ln576_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc194.split_ifconv:55 %icmp_ln576_5 = icmp_eq  i8 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln576_5"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc194.split_ifconv:62 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sub_ln576_1, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc194.split_ifconv:63 %icmp_ln576_6 = icmp_sgt  i8 %tmp_20, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln576_6"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:64 %trunc_ln576_7 = trunc i12 %sub_ln576_1

]]></Node>
<StgValue><ssdm name="trunc_ln576_7"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:65 %add_ln576_3 = add i12 %sub_ln576_1, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln576_3"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:66 %icmp_ln576_7 = icmp_sgt  i12 %add_ln576_3, i12 53

]]></Node>
<StgValue><ssdm name="icmp_ln576_7"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:90 %or_ln576_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 513, i1 %icmp_ln576_1

]]></Node>
<StgValue><ssdm name="or_ln576_4"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="11">
<![CDATA[
for.inc194.split_ifconv:91 %sext_ln576_4 = sext i11 %or_ln576_4

]]></Node>
<StgValue><ssdm name="sext_ln576_4"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:92 %add_ln576_6 = add i12 %sext_ln576_4, i12 %zext_ln576

]]></Node>
<StgValue><ssdm name="add_ln576_6"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc194.split_ifconv:93 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln576_6, i32 1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc194.split_ifconv:94 %icmp_ln576_10 = icmp_sgt  i11 %tmp_23, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln576_10"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln570" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
for.inc203.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
for.inc194.split_ifconv:1 %zext_ln576_2 = zext i7 %i2_1

]]></Node>
<StgValue><ssdm name="zext_ln576_2"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc194.split_ifconv:2 %add_ln576_9 = add i8 %zext_ln576_7_read, i8 %zext_ln576_2

]]></Node>
<StgValue><ssdm name="add_ln576_9"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.inc194.split_ifconv:3 %zext_ln576_5 = zext i8 %add_ln576_9

]]></Node>
<StgValue><ssdm name="zext_ln576_5"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:4 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:5 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:6 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:7 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:9 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:10 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc194.split_ifconv:11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36 = getelementptr i16 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 0, i64 %zext_ln576_5

]]></Node>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc194.split_ifconv:12 %specpipeline_ln571 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln571"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc194.split_ifconv:13 %speclooptripcount_ln570 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln570"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc194.split_ifconv:14 %specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln570"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.inc194.split_ifconv:33 %select_ln576 = select i1 %tmp, i54 %sub_ln576, i54 %zext_ln576_6

]]></Node>
<StgValue><ssdm name="select_ln576"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="31" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:41 %sext_ln576_1 = sext i12 %select_ln576_1

]]></Node>
<StgValue><ssdm name="sext_ln576_1"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:42 %icmp_ln576_2 = icmp_eq  i12 %sub_ln576_1, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln576_2"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="54">
<![CDATA[
for.inc194.split_ifconv:43 %trunc_ln576_3 = trunc i54 %select_ln576

]]></Node>
<StgValue><ssdm name="trunc_ln576_3"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:44 %icmp_ln576_3 = icmp_ult  i12 %select_ln576_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_3"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:45 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %gmem_w2_addr_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:46 %select_ln576_3 = select i1 %tmp_18, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln576_3"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:47 %sext_ln576_2 = sext i12 %select_ln576_1

]]></Node>
<StgValue><ssdm name="sext_ln576_2"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="32">
<![CDATA[
for.inc194.split_ifconv:48 %zext_ln576_9 = zext i32 %sext_ln576_2

]]></Node>
<StgValue><ssdm name="zext_ln576_9"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:49 %ashr_ln576 = ashr i54 %select_ln576, i54 %zext_ln576_9

]]></Node>
<StgValue><ssdm name="ashr_ln576"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="54">
<![CDATA[
for.inc194.split_ifconv:50 %trunc_ln576_4 = trunc i54 %ashr_ln576

]]></Node>
<StgValue><ssdm name="trunc_ln576_4"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:51 %select_ln576_2 = select i1 %icmp_ln576_3, i16 %trunc_ln576_4, i16 %select_ln576_3

]]></Node>
<StgValue><ssdm name="select_ln576_2"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="16">
<![CDATA[
for.inc194.split_ifconv:52 %trunc_ln576_5 = trunc i16 %select_ln576_2

]]></Node>
<StgValue><ssdm name="trunc_ln576_5"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc194.split_ifconv:56 %add_ln576_2 = add i11 %trunc_ln576_2, i11 2033

]]></Node>
<StgValue><ssdm name="add_ln576_2"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="11">
<![CDATA[
for.inc194.split_ifconv:57 %zext_ln576_4 = zext i11 %add_ln576_2

]]></Node>
<StgValue><ssdm name="zext_ln576_4"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:58 %bit_select59_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %zext_ln576_4

]]></Node>
<StgValue><ssdm name="bit_select59_i3"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="31">
<![CDATA[
for.inc194.split_ifconv:59 %sext_ln576_1cast = trunc i31 %sext_ln576_1

]]></Node>
<StgValue><ssdm name="sext_ln576_1cast"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc194.split_ifconv:60 %shl_ln576 = shl i16 %trunc_ln576_3, i16 %sext_ln576_1cast

]]></Node>
<StgValue><ssdm name="shl_ln576"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:61 %select_ln576_8 = select i1 %icmp_ln576_4, i1 %tmp, i1 %bit_select59_i3

]]></Node>
<StgValue><ssdm name="select_ln576_8"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln576_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194.split_ifconv:67 %sub_ln576_3 = sub i6 5, i6 %trunc_ln576_7

]]></Node>
<StgValue><ssdm name="sub_ln576_3"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc194.split_ifconv:68 %select_ln576_19 = select i1 %icmp_ln576_7, i6 0, i6 %sub_ln576_3

]]></Node>
<StgValue><ssdm name="select_ln576_19"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="6">
<![CDATA[
for.inc194.split_ifconv:69 %zext_ln576_10 = zext i6 %select_ln576_19

]]></Node>
<StgValue><ssdm name="zext_ln576_10"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:70 %lshr_ln576_2 = lshr i54 18014398509481983, i54 %zext_ln576_10

]]></Node>
<StgValue><ssdm name="lshr_ln576_2"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:71 %and_ln576_21 = and i54 %select_ln576, i54 %lshr_ln576_2

]]></Node>
<StgValue><ssdm name="and_ln576_21"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:72 %icmp_ln576_8 = icmp_ne  i54 %and_ln576_21, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln576_8"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:73 %and_ln576_1 = and i1 %icmp_ln576_6, i1 %icmp_ln576_8

]]></Node>
<StgValue><ssdm name="and_ln576_1"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:74 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:75 %or_ln576 = or i1 %trunc_ln576_5, i1 %and_ln576_1

]]></Node>
<StgValue><ssdm name="or_ln576"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:76 %and_ln576 = and i1 %or_ln576, i1 %select_ln576_8

]]></Node>
<StgValue><ssdm name="and_ln576"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="1">
<![CDATA[
for.inc194.split_ifconv:77 %zext_ln576_3 = zext i1 %and_ln576

]]></Node>
<StgValue><ssdm name="zext_ln576_3"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc194.split_ifconv:78 %add_ln576_4 = add i16 %select_ln576_2, i16 %zext_ln576_3

]]></Node>
<StgValue><ssdm name="add_ln576_4"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:79 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln576_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:80 %xor_ln576_8 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_8"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:81 %select_ln576_9 = select i1 %icmp_ln576_2, i16 %trunc_ln576_3, i16 0

]]></Node>
<StgValue><ssdm name="select_ln576_9"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:82 %xor_ln576_1 = xor i1 %icmp_ln576_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:83 %and_ln576_10 = and i1 %icmp_ln576_1, i1 %xor_ln576_1

]]></Node>
<StgValue><ssdm name="and_ln576_10"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:84 %select_ln576_10 = select i1 %and_ln576_10, i16 %add_ln576_4, i16 %select_ln576_9

]]></Node>
<StgValue><ssdm name="select_ln576_10"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:85 %icmp_ln576_9 = icmp_slt  i12 %sub_ln576_1, i12 14

]]></Node>
<StgValue><ssdm name="icmp_ln576_9"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:86 %and_ln576_11 = and i1 %icmp_ln576_9, i1 %icmp_ln576_5

]]></Node>
<StgValue><ssdm name="and_ln576_11"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:87 %select_ln576_11 = select i1 %and_ln576_11, i16 %shl_ln576, i16 %select_ln576_10

]]></Node>
<StgValue><ssdm name="select_ln576_11"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:88 %and_ln576_12 = and i1 %tmp_21, i1 %xor_ln576_8

]]></Node>
<StgValue><ssdm name="and_ln576_12"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:89 %and_ln576_13 = and i1 %and_ln576_12, i1 %and_ln576_10

]]></Node>
<StgValue><ssdm name="and_ln576_13"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:95 %add_ln576_7 = add i12 %sub_ln576_1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln576_7"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="12">
<![CDATA[
for.inc194.split_ifconv:96 %sext_ln576_5 = sext i12 %add_ln576_7

]]></Node>
<StgValue><ssdm name="sext_ln576_5"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:97 %add_ln576_8 = add i12 %sub_ln576_1, i12 3

]]></Node>
<StgValue><ssdm name="add_ln576_8"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:98 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln576_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:99 %icmp_ln576_11 = icmp_slt  i12 %add_ln576_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_11"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:100 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:101 %xor_ln576_9 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_9"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:102 %icmp_ln576_12 = icmp_ult  i12 %add_ln576_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_12"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:103 %tobool_i3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln576, i32 %sext_ln576_5

]]></Node>
<StgValue><ssdm name="tobool_i3"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:104 %and_ln576_14 = and i1 %icmp_ln576_12, i1 %tobool_i3

]]></Node>
<StgValue><ssdm name="and_ln576_14"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:105 %icmp_ln576_13 = icmp_slt  i12 %add_ln576_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_13"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:106 %icmp_ln576_14 = icmp_ult  i12 %add_ln576_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_14"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc194.split_ifconv:107 %add_ln576_10 = add i6 %trunc_ln576_7, i6 3

]]></Node>
<StgValue><ssdm name="add_ln576_10"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="54" op_0_bw="6">
<![CDATA[
for.inc194.split_ifconv:108 %zext_ln576_8 = zext i6 %add_ln576_10

]]></Node>
<StgValue><ssdm name="zext_ln576_8"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:109 %lshr_ln576 = lshr i54 %select_ln576, i54 %zext_ln576_8

]]></Node>
<StgValue><ssdm name="lshr_ln576"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:110 %lshr_ln576_1 = lshr i54 18014398509481983, i54 %zext_ln576_8

]]></Node>
<StgValue><ssdm name="lshr_ln576_1"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:111 %icmp_ln576_15 = icmp_eq  i54 %lshr_ln576, i54 %lshr_ln576_1

]]></Node>
<StgValue><ssdm name="icmp_ln576_15"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:112 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:113 %xor_ln576_10 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_10"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:114 %select_ln576_12 = select i1 %icmp_ln576_14, i1 %icmp_ln576_15, i1 %xor_ln576_10

]]></Node>
<StgValue><ssdm name="select_ln576_12"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:115 %and_ln576_2 = and i1 %icmp_ln576_13, i1 %xor_ln576_9

]]></Node>
<StgValue><ssdm name="and_ln576_2"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:116 %and_ln576_3 = and i1 %select_ln576_12, i1 %and_ln576_14

]]></Node>
<StgValue><ssdm name="and_ln576_3"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:117 %xor_ln576 = xor i1 %and_ln576_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.inc194.split_ifconv:118 %icmp_ln576_16 = icmp_eq  i54 %lshr_ln576, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln576_16"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:119 %and_ln576_4 = and i1 %icmp_ln576_16, i1 %xor_ln576

]]></Node>
<StgValue><ssdm name="and_ln576_4"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc194.split_ifconv:120 %icmp_ln576_17 = icmp_eq  i12 %add_ln576_8, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln576_17"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:121 %select_ln576_6 = select i1 %icmp_ln576_17, i1 %and_ln576_14, i1 %xor_ln576_9

]]></Node>
<StgValue><ssdm name="select_ln576_6"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:122 %select_ln576_7 = select i1 %icmp_ln576_17, i1 %xor_ln576, i1 %xor_ln576_9

]]></Node>
<StgValue><ssdm name="select_ln576_7"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:123 %select_ln576_13 = select i1 %and_ln576_2, i1 %and_ln576_3, i1 %select_ln576_6

]]></Node>
<StgValue><ssdm name="select_ln576_13"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:124 %select_ln576_14 = select i1 %and_ln576_2, i1 %and_ln576_4, i1 %select_ln576_7

]]></Node>
<StgValue><ssdm name="select_ln576_14"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:125 %select_ln576_4 = select i1 %and_ln576_13, i1 %select_ln576_13, i1 %select_ln576_14

]]></Node>
<StgValue><ssdm name="select_ln576_4"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.inc194.split_ifconv:126 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln576_7, i32 11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:127 %or_ln576_1 = or i1 %tmp_27, i1 %xor_ln576

]]></Node>
<StgValue><ssdm name="or_ln576_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:128 %and_ln576_5 = and i1 %select_ln576_12, i1 %or_ln576_1

]]></Node>
<StgValue><ssdm name="and_ln576_5"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:129 %select_ln576_15 = select i1 %and_ln576_13, i1 %and_ln576_5, i1 %select_ln576_13

]]></Node>
<StgValue><ssdm name="select_ln576_15"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:130 %and_ln576_6 = and i1 %and_ln576_13, i1 %select_ln576_13

]]></Node>
<StgValue><ssdm name="and_ln576_6"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:131 %xor_ln576_2 = xor i1 %and_ln576_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_2"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:132 %xor_ln576_3 = xor i1 %icmp_ln576_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_3"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:133 %or_ln576_5 = or i1 %select_ln576_15, i1 %xor_ln576_3

]]></Node>
<StgValue><ssdm name="or_ln576_5"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:134 %and_ln576_15 = and i1 %tmp_24, i1 %xor_ln576_3

]]></Node>
<StgValue><ssdm name="and_ln576_15"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:135 %and_ln576_16 = and i1 %and_ln576_15, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln576_16"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:136 %and_ln576_17 = and i1 %icmp_ln576_11, i1 %tmp

]]></Node>
<StgValue><ssdm name="and_ln576_17"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc194.split_ifconv:137 %select_ln576_16 = select i1 %and_ln576_17, i1 %xor_ln576_2, i1 %and_ln576_16

]]></Node>
<StgValue><ssdm name="select_ln576_16"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:138 %xor_ln576_4 = xor i1 %select_ln576_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_4"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:139 %and_ln576_18 = and i1 %icmp_ln576_11, i1 %xor_ln576_4

]]></Node>
<StgValue><ssdm name="and_ln576_18"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:140 %or_ln576_2 = or i1 %tmp_24, i1 %and_ln576_18

]]></Node>
<StgValue><ssdm name="or_ln576_2"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:141 %xor_ln576_5 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_5"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:142 %and_ln576_7 = and i1 %or_ln576_2, i1 %xor_ln576_5

]]></Node>
<StgValue><ssdm name="and_ln576_7"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:143 %and_ln576_8 = and i1 %tmp_24, i1 %or_ln576_5

]]></Node>
<StgValue><ssdm name="and_ln576_8"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:144 %xor_ln576_6 = xor i1 %and_ln576_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_6"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:145 %and_ln576_9 = and i1 %select_ln576_16, i1 %xor_ln576_6

]]></Node>
<StgValue><ssdm name="and_ln576_9"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:146 %or_ln576_3 = or i1 %and_ln576_9, i1 %and_ln576_7

]]></Node>
<StgValue><ssdm name="or_ln576_3"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:147 %select_ln576_5 = select i1 %and_ln576_7, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln576_5"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:148 %select_ln576_17 = select i1 %icmp_ln576, i16 0, i16 %select_ln576_11

]]></Node>
<StgValue><ssdm name="select_ln576_17"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:149 %xor_ln576_7 = xor i1 %icmp_ln576, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln576_7"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:150 %and_ln576_19 = and i1 %or_ln576_3, i1 %xor_ln576_7

]]></Node>
<StgValue><ssdm name="and_ln576_19"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc194.split_ifconv:151 %and_ln576_20 = and i1 %and_ln576_19, i1 %icmp_ln576_10

]]></Node>
<StgValue><ssdm name="and_ln576_20"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc194.split_ifconv:152 %select_ln576_18 = select i1 %and_ln576_20, i16 %select_ln576_5, i16 %select_ln576_17

]]></Node>
<StgValue><ssdm name="select_ln576_18"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.6:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.6:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.5:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.5:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.4:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.4:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.3:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.3:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.2:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.2:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.1:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.1:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.0:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.0:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
arrayidx19312.case.7:0 %store_ln576 = store i16 %select_ln576_18, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36

]]></Node>
<StgValue><ssdm name="store_ln576"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln566_3_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
arrayidx19312.case.7:1 %br_ln576 = br void %arrayidx19312.exit

]]></Node>
<StgValue><ssdm name="br_ln576"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
