{"eid": "2-s2.0-85171525474", "doi": "10.1109/JXCDC.2023.3313127", "pii": null, "pubmed_id": null, "title": "Stuck-at Faults Tolerance and Recovery in MLP Neural Networks Using Imperfect Emerging CNFET Technology", "subtype": "ar", "subtypeDescription": "Article", "creator": "Zhang A.Q.", "afid": null, "affilname": "University of Waterloo", "affiliation_city": "Waterloo", "affiliation_country": "Canada", "author_count": null, "author_names": null, "author_ids": null, "author_afids": null, "coverDate": "2023-12-01", "coverDisplayDate": "1 December 2023", "publicationName": "IEEE Journal on Exploratory Solid-State Computational Devices and Circuits", "issn": null, "source_id": "21100905985", "eIssn": "23299231", "aggregationType": "Journal", "volume": "9", "issueIdentifier": "2", "article_number": null, "pageRange": "168-175", "description": null, "authkeywords": null, "citedby_count": 0, "openaccess": 1, "freetoread": "publisherfullgold", "freetoreadLabel": "Gold", "fund_acr": null, "fund_no": null, "fund_sponsor": null, "ref_docs": [{"doi": "10.1088/0034-4885/68/12/R01", "title": "Physical limits of silicon transistors and circuits", "id": "26444457336", "sourcetitle": "Reports on Progress in Physics"}, {"doi": "10.1038/s41586-019-1493-8", "title": "Modern microprocessor built from complementary carbon nanotube transistors", "id": "85071632836", "sourcetitle": "Nature"}, {"doi": "10.1126/science.aaj1628", "title": "Scaling carbon nanotube complementary transistors to 5-nm gate lengths", "id": "85010069456", "sourcetitle": "Science"}, {"doi": "10.1109/JSSC.2018.2870560", "title": "Hyperdimensional computing exploiting carbon nanotube FETs, resistive RAM, and their monolithic 3d integration", "id": "85054500234", "sourcetitle": "IEEE Journal of Solid-State Circuits"}, {"doi": "10.1109/IEDM.2009.5424295", "title": "VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs", "id": "77952326542", "sourcetitle": "Technical Digest - International Electron Devices Meeting, IEDM"}, {"doi": "10.1021/acsnano.7b00088", "title": "Spatially Selective, High-Density Placement of Polyfluorene-Sorted Semiconducting Carbon Nanotubes in Organic Solvents", "id": "85028515786", "sourcetitle": "ACS Nano"}, {"doi": "10.1145/1973009.1973082", "title": "Influence of metallic tubes on the reliability of CNTFET SRAMs: Error mechanisms and countermeasures", "id": "79957739300", "sourcetitle": "Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI"}, {"doi": "10.1021/acsnano.7b07665", "title": "Scalable Preparation of High-Density Semiconducting Carbon Nanotube Arrays for High-Performance Field-Effect Transistors", "id": "85042196302", "sourcetitle": "ACS Nano"}, {"doi": "10.1126/science.aba5980", "title": "Aligned, high-density semiconducting carbon nanotube arrays for high-performance electronics", "id": "85085155218", "sourcetitle": "Science"}, {"doi": null, "title": "TRIG: Hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs", "id": "85124037264", "sourcetitle": "Proc. 55th ACM/ESDA/IEEE Design Autom. Conf. (DAC)."}, {"doi": "10.1145/3061639.3062310", "title": "Rescuing Memristor-based Neuromorphic Design with High Defects", "id": "85023602922", "sourcetitle": "Proceedings - Design Automation Conference"}, {"doi": "10.1109/JSSC.2016.2616357", "title": "Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks", "id": "84995478886", "sourcetitle": "IEEE Journal of Solid-State Circuits"}, {"doi": null, "title": "NeuroSim+: An integrated device-to-algorithm framework for benchmarking synaptic devices and array architectures", "id": "85048790927", "sourcetitle": "IEDM Tech. Dig."}, {"doi": "10.1109/5.726791", "title": "Gradient-based learning applied to document recognition", "id": "0032203257", "sourcetitle": "Proceedings of the IEEE"}, {"doi": null, "title": null, "id": "85179278951", "sourcetitle": "Multilayer Perceptrons"}, {"doi": "10.1145/37888.37914", "title": "REALISTIC FAULT MODELING FOR VLSI TESTING.", "id": "0023210701", "sourcetitle": "Proceedings - Design Automation Conference"}, {"doi": "10.1109/TEST.2016.7805833", "title": "Defect tolerance for CNFET-based SRAMs", "id": "85013937869", "sourcetitle": "Proceedings - International Test Conference"}, {"doi": "10.1007/s00521-019-04296-5", "title": "Interpretation of intelligence in CNN-pooling processes: a methodological survey", "id": "85068825082", "sourcetitle": "Neural Computing and Applications"}]}