---
layout: default
title: SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆãƒ»ç¾å®Ÿã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ç‰ˆï¼‰
---

---

# ğŸ—“ï¸ SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆãƒ»ç¾å®Ÿã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ç‰ˆï¼‰  
**SystemDK Development Schedule by Division (Realistic Timeline)**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

æœ¬ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ã¯ã€æ•™è‚²ç”¨ã«å˜ç´”åŒ–ã—ãŸã‚‚ã®ã§ã¯ãªãã€**å®Ÿå‹™ã«åŸºã¥ãç¾å®Ÿçš„ãªé€²è¡Œè¡¨**ã§ã™ã€‚  
SystemDK ã®ã‚ˆã†ã« **è¨­è¨ˆãƒ»åˆ¶å¾¡ãƒ»CADãƒ»è£½é€ ãƒ»è©•ä¾¡** ã‚’è·¨ãå¤§è¦æ¨¡ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆã¯ã€  
**æœ€ä½ 14ã€œ16ã‹æœˆ** ã®ã‚¹ãƒ‘ãƒ³ã‚’å¿…è¦ã¨ã—ã¾ã™ã€‚  

*This schedule reflects a **realistic project timeline** based on industry practice.  
Large-scale projects like SystemDK require **14â€“16 months** across design, control, CAD, fabrication, and evaluation.*  

---

## ğŸ“… éƒ¨é–€åˆ¥ãƒ»æœˆå˜ä½ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«è¡¨  
*Monthly Schedule by Division*

| æœˆ / Month | ğŸ› ï¸ è¨­è¨ˆéƒ¨ / *Design* | ğŸ›ï¸ åˆ¶å¾¡éƒ¨ / *Control* | ğŸ–¥ï¸ CADéƒ¨ / *CAD & Layout* | ğŸ­ FABéƒ¨ / *Fabrication* | ğŸ”¬ è©•ä¾¡éƒ¨ / *Evaluation* | ğŸ¯ ä¸»ãªãƒˆãƒªã‚¬ãƒ¼ / *Trigger* |
|------------|------------------|-------------------|------------------------|-----------------------|------------------------|---------------------------|
| **1â€“2** | **ä»•æ§˜ç­–å®šãƒ»å…¨ä½“ãƒ–ãƒ­ãƒƒã‚¯å›³** <br>*Specification & Block Diagram* | | | | | ğŸš€ ãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé–‹å§‹ |
| **2â€“3** | **ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ** <br>*Architecture & I/F Design* | FSMä»•æ§˜æ•´ç† <br>*FSM Spec* | | | è©•ä¾¡è¦æ±‚å®šç¾© <br>*Eval. Requirements* | âœ… ä»•æ§˜ç­–å®šå®Œäº† |
| **3â€“4** | **ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š** <br>*Module/IP Selection* | PIDãƒ¢ãƒ‡ãƒ«è¨­è¨ˆ <br>*PID Model Design* | EDAãƒ•ãƒ­ãƒ¼æº–å‚™ <br>*EDA Flow Setup* | | åˆæœŸè©•ä¾¡è¨ˆç”» <br>*Initial Eval Plan* | ğŸ“ ã‚¢ãƒ¼ã‚­å®šç¾©å®Œäº† |
| **4â€“5** | **RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ä½œæˆ** <br>*RTL Skeleton* | LLM I/Oä»•æ§˜åŒ– <br>*LLM I/O Definition* | Floorplanæ¤œè¨ <br>*Floorplan Study* | | FPGAæ¤œè¨¼è¨ˆç”» <br>*FPGA Validation Plan* | ğŸ§© ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šå®Œäº† |
| **5â€“6** | **RTLè©³ç´°åŒ–** <br>*RTL Detailing* | FSM+PIDçµ±åˆè¨­è¨ˆ <br>*FSM+PID Integration* | P&Rãƒ«ãƒ¼ãƒ«æº–å‚™ <br>*P&R Rule Prep* | | FPGAç’°å¢ƒã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ— <br>*FPGA Setup* | ğŸ“ RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³å®Œæˆ |
| **6â€“7** | **RTLãƒ¬ãƒ“ãƒ¥ãƒ¼ãƒ»ä¿®æ­£** <br>*RTL Review & Fix* | FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒæ§‹ç¯‰ <br>*FPGA Testbench* | Floorplanå›ºå®š <br>*Floorplan Freeze* | | RTLæ¤œè¨¼ <br>*RTL Verification* | ğŸ” RTLè©³ç´°åŒ–é€²æ— |
| **7â€“8** | **RTLå®Œæˆç‰ˆ** <br>*RTL Final Version* | åˆ¶å¾¡çµ±åˆãƒ‡ãƒãƒƒã‚° <br>*Control Integration Debug* | Placement & Routing å®Ÿæ–½ <br>*P&R Execution* | | ç‰©ç†è¨­è¨ˆæ¤œè¨¼ï¼ˆDRC/LVSï¼‰ <br>*Physical Verification* | âœ… RTLãƒ¬ãƒ“ãƒ¥ãƒ¼å®Œäº† |
| **9â€“10** | | | **GDSå‡ºåŠ›** <br>*GDS Output* | **ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™** <br>*Mask Prep* | **Tape-outå‰ãƒ¬ãƒ“ãƒ¥ãƒ¼** <br>*Pre-Tapeout Review* | ğŸ“¦ P&Rå®Œäº† |
| **11** | | | | **ãƒã‚¹ã‚¯ä½œæˆ** <br>*Mask Fabrication* | | ğŸ GDSå‡ºåŠ›å®Œäº† |
| **12â€“14** | | | | **1st Siliconè©¦ä½œ** <br>*First Silicon (Fab run, 10é€±)* | **åˆæœŸè©•ä¾¡** <br>*Initial Eval* | ğŸ§ª ãƒã‚¹ã‚¯å®Œæˆ |
| **15** | **IPå†è¨­è¨ˆãƒ»æ”¹å–„** <br>*IP Redesign & Fix* | åˆ¶å¾¡ç³»ä¿®æ­£ <br>*Control Fixes* | ECOãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¿®æ­£ <br>*ECO Layout Update* | 2ndè©¦ä½œæº–å‚™ <br>*Second Silicon Prep* | | ğŸ”„ 1st Eval çµæœ |
| **16â€“18** | **BR/IP/PKG DKåŒ–** <br>*BR/IP/PKG DKization* | | | **2nd Siliconè©¦ä½œ** <br>*Second Silicon (Fab run, 10é€±)* | å†è©•ä¾¡ <br>*Re-Eval* | ğŸ› ï¸ æ”¹å–„è¨­è¨ˆå®Œäº† |
| **19** | **IP/BR/PKGçµ±åˆ** <br>*IP/BR/PKG Integration* | | | | è©•ä¾¡ãƒ»çµ±åˆæ”¯æ´ <br>*System Integration Support* | ğŸ“Š 2nd Eval çµæœ |
| **20** | **SystemDKæœ€çµ‚çµ±åˆ** <br>*SystemDK Final Integration* | | | | **æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š** <br>*Final Eval & Report* | ğŸ† å…¨éƒ¨é–€çµ±åˆå®Œäº† |

---

## ğŸ–¼ï¸ Mermaid ã‚¬ãƒ³ãƒˆãƒãƒ£ãƒ¼ãƒˆ  
*Mermaid Gantt Chart (Realistic Schedule)*

```mermaid
gantt
    title éƒ¨é–€åˆ¥ SystemDK é–‹ç™ºã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆç¾å®Ÿç‰ˆï¼‰ / *SystemDK Dev. Schedule (Realistic)*
    dateFormat  YYYY-MM-DD
    axisFormat  %m/%d
    todayMarker stroke-width:2px,stroke:red,opacity:0.5

    section ğŸ› ï¸ è¨­è¨ˆéƒ¨ / *Design*
    ä»•æ§˜ç­–å®šãƒ»ãƒ–ãƒ­ãƒƒã‚¯å›³ / *Specification & Block Diagram* :a1, 2025-09-01, 60d
    ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ / *Architecture & I/F Design*      :a2, after a1, 30d
    ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š / *Module Selection*                   :a3, after a2, 30d
    RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ / *RTL Skeleton*                        :a4, after a3, 30d
    RTLè©³ç´°åŒ– / *RTL Detailing*                           :a5, after a4, 30d
    RTLãƒ¬ãƒ“ãƒ¥ãƒ¼ãƒ»ä¿®æ­£ / *RTL Review & Fix*                :a6, after a5, 30d
    RTLå®Œæˆç‰ˆ / *RTL Final Version*                       :a7, after a6, 30d
    IPå†è¨­è¨ˆãƒ»æ”¹å–„ / *IP Redesign & Fix*                  :a8, after e8, 30d
    BR/IP/PKG DKåŒ– / *BR/IP/PKG DKization*                :a9, after a8, 60d
    IP/BR/PKGçµ±åˆ / *IP/BR/PKG Integration*               :a10, after a9, 30d
    SystemDKæœ€çµ‚çµ±åˆ / *SystemDK Final Integration*       :a11, after a10, 30d

    section ğŸ›ï¸ åˆ¶å¾¡éƒ¨ / *Control*
    FSMä»•æ§˜ / *FSM Spec*                                  :b1, after a2, 30d
    PIDãƒ¢ãƒ‡ãƒ«è¨­è¨ˆ / *PID Model*                           :b2, after b1, 30d
    LLM I/Oä»•æ§˜ / *LLM I/O*                               :b3, after b2, 30d
    FSM+PIDçµ±åˆ / *FSM+PID Integration*                   :b4, after b3, 30d
    FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / *FPGA Testbench*                   :b5, after a4, 30d
    åˆ¶å¾¡ç³»ä¿®æ­£ / *Control Fixes*                          :b6, after e8, 30d

    section ğŸ–¥ï¸ CADéƒ¨ / *CAD & Layout*
    EDAãƒ•ãƒ­ãƒ¼æº–å‚™ / *EDA Flow Setup*                      :c1, after a2, 30d
    Floorplanæ¤œè¨ / *Floorplan Study*                     :c2, after a4, 30d
    P&Rãƒ«ãƒ¼ãƒ«æº–å‚™ / *P&R Rule Prep*                       :c3, after c2, 30d
    Floorplanå›ºå®š / *Floorplan Freeze*                    :c4, after c3, 30d
    Placement & Routing                                   :c5, after a7, 60d
    GDSå‡ºåŠ› / *GDS Output*                                :c6, after c5, 30d
    ECOãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¿®æ­£ / *ECO Layout Update*               :c7, after e8, 30d

    section ğŸ­ FABéƒ¨ / *Fabrication*
    ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™ / *Mask Prep*                          :d1, after c6, 30d
    ãƒã‚¹ã‚¯ä½œæˆ / *Mask Fabrication*                       :d2, after d1, 30d
    1st Siliconè©¦ä½œ / *First Silicon*                     :d3, after d2, 70d
    2nd Siliconæº–å‚™ / *Second Silicon Prep*               :d4, after a8, 30d
    2nd Siliconè©¦ä½œ / *Second Silicon*                    :d5, after d4, 70d

    section ğŸ”¬ è©•ä¾¡éƒ¨ / *Evaluation*
    è©•ä¾¡è¦æ±‚å®šç¾© / *Eval. Requirements*                   :e1, after a1, 30d
    åˆæœŸè©•ä¾¡è¨ˆç”» / *Initial Eval Plan*                    :e2, after e1, 30d
    FPGAæ¤œè¨¼è¨ˆç”» / *FPGA Validation Plan*                 :e3, after b3, 30d
    FPGAç’°å¢ƒã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ— / *FPGA Setup*                   :e4, after a4, 30d
    RTLæ¤œè¨¼ / *RTL Verification*                          :e5, after a5, 30d
    ç‰©ç†è¨­è¨ˆæ¤œè¨¼ / *Physical Verification*                :e6, after c5, 30d
    Tape-outå‰ãƒ¬ãƒ“ãƒ¥ãƒ¼ / *Pre-Tapeout Review*             :e7, after c6, 30d
    åˆæœŸè©•ä¾¡ï¼ˆ1st Siliconï¼‰ / *Initial Eval*              :e8, after d3, 45d
    å†è©•ä¾¡ï¼ˆ2nd Siliconï¼‰ / *Re-Eval*                     :e9, after d5, 45d
    è©•ä¾¡ãƒ»çµ±åˆæ”¯æ´ / *Integration Support*                :e10, after e9, 30d
    æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š / *Final Eval & Report*                :e11, after e10, 30d
```
