VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gf180_ram_128x8_wrapper ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 889720 559760 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 13440 31360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 13440 39200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 13440 47040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 13440 54880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 13440 62720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 13440 70560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 13440 78400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 13440 86240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 13440 94080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 13440 101920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 13440 109760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 13440 117600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_12 GF018hv5v_mcu_sc7 13440 125440 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_13 GF018hv5v_mcu_sc7 13440 133280 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_14 GF018hv5v_mcu_sc7 13440 141120 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_15 GF018hv5v_mcu_sc7 13440 148960 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_16 GF018hv5v_mcu_sc7 13440 156800 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_17 GF018hv5v_mcu_sc7 13440 164640 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_18 GF018hv5v_mcu_sc7 13440 172480 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_19 GF018hv5v_mcu_sc7 13440 180320 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_20 GF018hv5v_mcu_sc7 13440 188160 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_21 GF018hv5v_mcu_sc7 13440 196000 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_22 GF018hv5v_mcu_sc7 13440 203840 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_23 GF018hv5v_mcu_sc7 13440 211680 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_24 GF018hv5v_mcu_sc7 13440 219520 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_25 GF018hv5v_mcu_sc7 13440 227360 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_26 GF018hv5v_mcu_sc7 13440 235200 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_27 GF018hv5v_mcu_sc7 13440 243040 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_28 GF018hv5v_mcu_sc7 13440 250880 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_29 GF018hv5v_mcu_sc7 13440 258720 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_30 GF018hv5v_mcu_sc7 13440 266560 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_31 GF018hv5v_mcu_sc7 13440 274400 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_32 GF018hv5v_mcu_sc7 13440 282240 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_33 GF018hv5v_mcu_sc7 13440 290080 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_34 GF018hv5v_mcu_sc7 13440 297920 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_35 GF018hv5v_mcu_sc7 13440 305760 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_36 GF018hv5v_mcu_sc7 13440 313600 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_37 GF018hv5v_mcu_sc7 13440 321440 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_38 GF018hv5v_mcu_sc7 13440 329280 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_39 GF018hv5v_mcu_sc7 13440 337120 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_40 GF018hv5v_mcu_sc7 13440 344960 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_41 GF018hv5v_mcu_sc7 13440 352800 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_42 GF018hv5v_mcu_sc7 13440 360640 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_43 GF018hv5v_mcu_sc7 13440 368480 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_44 GF018hv5v_mcu_sc7 13440 376320 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_45 GF018hv5v_mcu_sc7 13440 384160 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_46 GF018hv5v_mcu_sc7 13440 392000 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_47 GF018hv5v_mcu_sc7 13440 399840 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_48 GF018hv5v_mcu_sc7 13440 407680 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_49 GF018hv5v_mcu_sc7 13440 415520 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_50 GF018hv5v_mcu_sc7 13440 423360 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_51 GF018hv5v_mcu_sc7 13440 431200 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_52 GF018hv5v_mcu_sc7 13440 439040 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_53 GF018hv5v_mcu_sc7 13440 446880 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_54 GF018hv5v_mcu_sc7 13440 454720 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_55 GF018hv5v_mcu_sc7 13440 462560 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_56 GF018hv5v_mcu_sc7 13440 470400 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_57 GF018hv5v_mcu_sc7 13440 478240 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_58 GF018hv5v_mcu_sc7 13440 486080 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_59 GF018hv5v_mcu_sc7 13440 493920 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_60 GF018hv5v_mcu_sc7 13440 501760 N DO 770 BY 1 STEP 1120 0 ;
ROW ROW_61 GF018hv5v_mcu_sc7 13440 509600 FS DO 770 BY 1 STEP 1120 0 ;
ROW ROW_62 GF018hv5v_mcu_sc7 13440 517440 N DO 770 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 500 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 500 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 500 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 794 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 500 STEP 1120 LAYER Metal4 ;
TRACKS X 900 DO 494 STEP 1800 LAYER Metal5 ;
TRACKS Y 900 DO 311 STEP 1800 LAYER Metal5 ;
GCELLGRID X 0 DO 52 STEP 16800 ;
GCELLGRID Y 0 DO 33 STEP 16800 ;
VIAS 25 ;
    - via3_4_6000_7000_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 140 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_10000_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 400 260 120  + ROWCOL 4 1  ;
    - via3_4_6000_10000_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 400 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_21420_1_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 530 260 120  ;
    - via3_4_6000_21420_1_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 530 260 120  + ROWCOL 1 4  ;
    - via3_4_6000_21420_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 530 260 120  + ROWCOL 4 1  ;
    - via3_4_6000_21420_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 530 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_3000_2_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 620 260 120  + ROWCOL 2 4  ;
    - via3_4_6000_7900_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 590 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_34020_3_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 630 260 120  + ROWCOL 3 1  ;
    - via3_4_6000_34020_3_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 630 260 120  + ROWCOL 3 4  ;
    - via3_4_6000_34020_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 630 260 120  + ROWCOL 4 1  ;
    - via3_4_6000_34020_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 630 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_6140_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 330 260 120  + ROWCOL 4 4  ;
    - via3_4_1700_12700_2_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 590 510 590 120  + ROWCOL 2 1  ;
    - via3_4_1700_12700_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 590 510 590 120  + ROWCOL 4 1  ;
    - via3_4_6000_5640_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 700 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_18300_3_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 210 260 120  + ROWCOL 3 1  ;
    - via3_4_6000_18300_3_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 210 260 120  + ROWCOL 3 4  ;
    - via3_4_6000_18300_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 210 260 120  + ROWCOL 4 1  ;
    - via3_4_6000_18300_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 210 260 120  + ROWCOL 4 4  ;
    - via3_4_6000_12700_2_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 510 260 120  + ROWCOL 2 1  ;
    - via3_4_6000_12700_2_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 510 260 120  + ROWCOL 2 4  ;
    - via3_4_6000_12700_4_1_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 510 260 120  + ROWCOL 4 1  ;
    - via3_4_6000_12700_4_4_1240_1240 + VIARULE Via3_GEN_HH + CUTSIZE 520 520  + LAYERS Metal3 Via3 Metal4  + CUTSPACING 720 720  + ENCLOSURE 260 510 260 120  + ROWCOL 4 4  ;
END VIAS
COMPONENTS 1 ;
    - RAM gf180mcu_fd_ip_sram__sram128x8m8wm1 + FIXED ( 10000 10000 ) S ;
END COMPONENTS
PINS 36 ;
    - A[0] + NET A[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 530000 555760 ) N ;
    - A[1] + NET A[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 547000 555760 ) N ;
    - A[2] + NET A[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 564000 555760 ) N ;
    - A[3] + NET A[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 310000 555760 ) N ;
    - A[4] + NET A[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 320000 555760 ) N ;
    - A[5] + NET A[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 328000 555760 ) N ;
    - A[6] + NET A[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 334000 555760 ) N ;
    - CEN + NET CEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 369000 555760 ) N ;
    - CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 593000 555760 ) N ;
    - D[0] + NET D[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 854000 555760 ) N ;
    - D[1] + NET D[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 750000 555760 ) N ;
    - D[2] + NET D[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 738000 555760 ) N ;
    - D[3] + NET D[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 634000 555760 ) N ;
    - D[4] + NET D[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 258000 555760 ) N ;
    - D[5] + NET D[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 155000 555760 ) N ;
    - D[6] + NET D[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 142000 555760 ) N ;
    - D[7] + NET D[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 38000 555760 ) N ;
    - GWEN + NET GWEN + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 466240 555760 ) N ;
    - Q[0] + NET Q[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 839000 555760 ) N ;
    - Q[1] + NET Q[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 757000 555760 ) N ;
    - Q[2] + NET Q[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 731000 555760 ) N ;
    - Q[3] + NET Q[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 650000 555760 ) N ;
    - Q[4] + NET Q[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 243000 555760 ) N ;
    - Q[5] + NET Q[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 161000 555760 ) N ;
    - Q[6] + NET Q[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 135000 555760 ) N ;
    - Q[7] + NET Q[7] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 54000 555760 ) N ;
    - VDD + NET VDD + SPECIAL + DIRECTION INOUT + USE POWER
      + PORT
        + LAYER Metal4 ( -3000 -246960 ) ( 3000 246960 )
        + LAYER Metal4 ( -849820 -246960 ) ( -843820 246960 )
        + FIXED ( 860260 278320 ) N ;
    - VSS + NET VSS + SPECIAL + DIRECTION INOUT + USE GROUND
      + PORT
        + LAYER Metal4 ( -3000 -246960 ) ( 3000 246960 )
        + LAYER Metal4 ( -849820 -246960 ) ( -843820 246960 )
        + FIXED ( 868260 278320 ) N ;
    - WEN[0] + NET WEN[0] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 847000 555760 ) N ;
    - WEN[1] + NET WEN[1] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 746000 555760 ) N ;
    - WEN[2] + NET WEN[2] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 742000 555760 ) N ;
    - WEN[3] + NET WEN[3] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 638000 555760 ) N ;
    - WEN[4] + NET WEN[4] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 251000 555760 ) N ;
    - WEN[5] + NET WEN[5] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 150500 555760 ) N ;
    - WEN[6] + NET WEN[6] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 146000 555760 ) N ;
    - WEN[7] + NET WEN[7] + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER Metal2 ( -560 -4000 ) ( 560 4000 )
        + PLACED ( 45000 555760 ) N ;
END PINS
SPECIALNETS 2 ;
    - VDD ( PIN VDD ) ( * VDD ) + USE POWER
      + ROUTED Metal3 0 + SHAPE STRIPE ( 860880 424750 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 424750 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 419790 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 419790 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 414830 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 414830 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 409870 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 409870 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 406770 ) via3_4_6000_21420_1_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 406770 ) via3_4_6000_21420_1_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 315860 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 315860 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860880 310900 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 857780 310900 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 186500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 168500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 150500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 132500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 114500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 96500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 78500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 60500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 860260 42500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 424750 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 424750 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 419790 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 419790 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 414830 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 414830 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 409870 ) via3_4_6000_21420_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 409870 ) via3_4_6000_21420_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 406770 ) via3_4_6000_21420_1_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 406770 ) via3_4_6000_21420_1_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 315860 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 315860 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 14060 310900 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 10960 310900 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 186500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 168500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 150500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 132500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 114500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 96500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 78500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 60500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 13440 42500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal4 6000 + SHAPE STRIPE ( 860260 31360 ) ( 860260 525280 )
      NEW Metal4 6000 + SHAPE STRIPE ( 13440 31360 ) ( 13440 525280 ) ;
    - VSS ( PIN VSS ) ( * VSS ) + USE GROUND
      + ROUTED Metal3 0 + SHAPE STRIPE ( 868880 520110 ) via3_4_6000_12700_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 520110 ) via3_4_6000_12700_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 515150 ) via3_4_6000_12700_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 515150 ) via3_4_6000_12700_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 511430 ) via3_4_6000_12700_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 511430 ) via3_4_6000_12700_2_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 487770 ) via3_4_6000_18300_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 487770 ) via3_4_6000_18300_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 482810 ) via3_4_6000_18300_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 482810 ) via3_4_6000_18300_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 477850 ) via3_4_6000_18300_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 477850 ) via3_4_6000_18300_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 473510 ) via3_4_6000_18300_3_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 473510 ) via3_4_6000_18300_3_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 401730 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 401730 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 396770 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 396770 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 391810 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 391810 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 386850 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 386850 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 381890 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 381890 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 376930 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 376930 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 372590 ) via3_4_6000_34020_3_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 372590 ) via3_4_6000_34020_3_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 332420 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 332420 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868880 327460 ) via3_4_6000_10000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 865780 327460 ) via3_4_6000_10000_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 198450 ) via3_4_6000_7900_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 177500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 159500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 141500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 123500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 105500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 87500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 69500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 51500 ) via3_4_6000_7000_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 868260 34180 ) via3_4_6000_5640_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 19290 520110 ) via3_4_1700_12700_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 19290 515150 ) via3_4_1700_12700_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 19290 511430 ) via3_4_1700_12700_2_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 474870 ) via3_4_6000_6140_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 401730 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 401730 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 396770 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 396770 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 391810 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 391810 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 386850 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 386850 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 381890 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 381890 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 376930 ) via3_4_6000_34020_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 376930 ) via3_4_6000_34020_4_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 22060 372590 ) via3_4_6000_34020_3_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 18960 372590 ) via3_4_6000_34020_3_1_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 198450 ) via3_4_6000_7900_4_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 177500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 159500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 141500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 123500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 105500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 87500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 69500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 51500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal3 0 + SHAPE STRIPE ( 21440 33500 ) via3_4_6000_3000_2_4_1240_1240
      NEW Metal4 6000 + SHAPE STRIPE ( 868260 31360 ) ( 868260 525280 )
      NEW Metal4 6000 + SHAPE STRIPE ( 21440 31360 ) ( 21440 525280 ) ;
END SPECIALNETS
NETS 34 ;
    - A[0] ( PIN A[0] ) ( RAM A[0] ) + USE SIGNAL
      + ROUTED Metal2 ( 530320 547120 0 ) ( * 552720 0 ) ;
    - A[1] ( PIN A[1] ) ( RAM A[1] ) + USE SIGNAL
      + ROUTED Metal2 ( 547120 547120 0 ) ( * 552720 0 ) ;
    - A[2] ( PIN A[2] ) ( RAM A[2] ) + USE SIGNAL
      + ROUTED Metal2 ( 563920 547120 0 ) ( * 552720 0 ) ;
    - A[3] ( PIN A[3] ) ( RAM A[3] ) + USE SIGNAL
      + ROUTED Metal2 ( 309680 547120 0 ) ( * 552720 0 ) ;
    - A[4] ( PIN A[4] ) ( RAM A[4] ) + USE SIGNAL
      + ROUTED Metal2 ( 320320 547120 0 ) ( * 549360 )
      NEW Metal2 ( 319760 549360 ) ( 320320 * )
      NEW Metal2 ( 319760 549360 ) ( * 552720 0 ) ;
    - A[5] ( PIN A[5] ) ( RAM A[5] ) + USE SIGNAL
      + ROUTED Metal2 ( 327600 547120 0 ) ( * 552720 0 ) ;
    - A[6] ( PIN A[6] ) ( RAM A[6] ) + USE SIGNAL
      + ROUTED Metal2 ( 334320 547120 0 ) ( * 552720 0 ) ;
    - CEN ( PIN CEN ) ( RAM CEN ) + USE SIGNAL
      + ROUTED Metal2 ( 369040 547120 0 ) ( * 552720 0 ) ;
    - CLK ( PIN CLK ) ( RAM CLK ) + USE CLOCK
      + ROUTED Metal2 ( 593040 547120 0 ) ( * 552720 0 ) ;
    - D[0] ( PIN D[0] ) ( RAM D[0] ) + USE SIGNAL
      + ROUTED Metal2 ( 854000 547120 0 ) ( * 552720 0 ) ;
    - D[1] ( PIN D[1] ) ( RAM D[1] ) + USE SIGNAL
      + ROUTED Metal2 ( 749840 547120 0 ) ( * 552720 0 ) ;
    - D[2] ( PIN D[2] ) ( RAM D[2] ) + USE SIGNAL
      + ROUTED Metal2 ( 737520 547120 0 ) ( * 552720 0 ) ;
    - D[3] ( PIN D[3] ) ( RAM D[3] ) + USE SIGNAL
      + ROUTED Metal2 ( 634480 547120 0 ) ( * 552720 0 ) ;
    - D[4] ( PIN D[4] ) ( RAM D[4] ) + USE SIGNAL
      + ROUTED Metal2 ( 258160 547120 0 ) ( * 552720 0 ) ;
    - D[5] ( PIN D[5] ) ( RAM D[5] ) + USE SIGNAL
      + ROUTED Metal2 ( 155120 547120 0 ) ( * 552720 0 ) ;
    - D[6] ( PIN D[6] ) ( RAM D[6] ) + USE SIGNAL
      + ROUTED Metal2 ( 141680 547120 0 ) ( * 552720 0 ) ;
    - D[7] ( PIN D[7] ) ( RAM D[7] ) + USE SIGNAL
      + ROUTED Metal2 ( 38080 547120 0 ) ( * 549360 )
      NEW Metal2 ( 37520 549360 ) ( 38080 * )
      NEW Metal2 ( 37520 549360 ) ( * 552720 0 ) ;
    - GWEN ( PIN GWEN ) ( RAM GWEN ) + USE SIGNAL
      + ROUTED Metal2 ( 466480 547120 0 ) ( * 552720 0 ) ;
    - Q[0] ( PIN Q[0] ) ( RAM Q[0] ) + USE SIGNAL
      + ROUTED Metal2 ( 839440 547120 0 ) ( * 552720 0 ) ;
    - Q[1] ( PIN Q[1] ) ( RAM Q[1] ) + USE SIGNAL
      + ROUTED Metal2 ( 756560 547120 0 ) ( * 552720 0 ) ;
    - Q[2] ( PIN Q[2] ) ( RAM Q[2] ) + USE SIGNAL
      + ROUTED Metal2 ( 730800 547120 0 ) ( * 552720 0 ) ;
    - Q[3] ( PIN Q[3] ) ( RAM Q[3] ) + USE SIGNAL
      + ROUTED Metal2 ( 650160 547120 0 ) ( * 552720 0 ) ;
    - Q[4] ( PIN Q[4] ) ( RAM Q[4] ) + USE SIGNAL
      + ROUTED Metal2 ( 242480 547120 0 ) ( * 552720 0 ) ;
    - Q[5] ( PIN Q[5] ) ( RAM Q[5] ) + USE SIGNAL
      + ROUTED Metal2 ( 160720 547120 0 ) ( * 552720 0 ) ;
    - Q[6] ( PIN Q[6] ) ( RAM Q[6] ) + USE SIGNAL
      + ROUTED Metal2 ( 134960 547120 0 ) ( * 552720 0 ) ;
    - Q[7] ( PIN Q[7] ) ( RAM Q[7] ) + USE SIGNAL
      + ROUTED Metal2 ( 54320 547120 0 ) ( * 552720 0 ) ;
    - WEN[0] ( PIN WEN[0] ) ( RAM WEN[0] ) + USE SIGNAL
      + ROUTED Metal2 ( 847280 547120 0 ) ( * 552720 0 ) ;
    - WEN[1] ( PIN WEN[1] ) ( RAM WEN[1] ) + USE SIGNAL
      + ROUTED Metal2 ( 746480 547120 0 ) ( * 552720 0 ) ;
    - WEN[2] ( PIN WEN[2] ) ( RAM WEN[2] ) + USE SIGNAL
      + ROUTED Metal2 ( 742000 547120 0 ) ( * 552720 0 ) ;
    - WEN[3] ( PIN WEN[3] ) ( RAM WEN[3] ) + USE SIGNAL
      + ROUTED Metal2 ( 637840 547120 0 ) ( * 552720 0 ) ;
    - WEN[4] ( PIN WEN[4] ) ( RAM WEN[4] ) + USE SIGNAL
      + ROUTED Metal2 ( 251440 547120 0 ) ( * 552720 0 ) ;
    - WEN[5] ( PIN WEN[5] ) ( RAM WEN[5] ) + USE SIGNAL
      + ROUTED Metal2 ( 150640 547120 0 ) ( * 552720 0 ) ;
    - WEN[6] ( PIN WEN[6] ) ( RAM WEN[6] ) + USE SIGNAL
      + ROUTED Metal2 ( 146160 547120 0 ) ( * 552720 0 ) ;
    - WEN[7] ( PIN WEN[7] ) ( RAM WEN[7] ) + USE SIGNAL
      + ROUTED Metal2 ( 45360 547120 0 ) ( * 552720 0 ) ;
END NETS
END DESIGN
