// Generated by CIRCT 42e53322a
module LOD_N(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:2:3
  input  [63:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:2:23
  output [5:0]  out	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:2:38
);

  LOD l1 (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:3:24
    .in  (in),
    .out (out),
    .vld (/* unused */)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:3:24
endmodule

module LOD(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:6:3
  input  [63:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:6:29
  output [5:0]  out,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:6:44
  output        vld	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:6:58
);

  wire [4:0] _h_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:15:22
  wire       _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:15:22
  wire [4:0] _l_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:14:22
  wire       _l_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:14:22
  LOD_1 l (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:14:22
    .in  (in[31:0]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:8:10
    .out (_l_out),
    .vld (_l_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:14:22
  LOD_1 h (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:15:22
    .in  (in[63:32]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:9:10
    .out (_h_out),
    .vld (_h_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:15:22
  assign out = _h_vld ? {1'h0, _h_out} : {_l_vld, _l_out};	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:7:14, :11:10, :12:10, :13:10, :14:22, :15:22, :16:5
  assign vld = _l_vld | _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:10:10, :14:22, :15:22, :16:5
endmodule

module LOD_1(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:18:3
  input  [31:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:18:31
  output [4:0]  out,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:18:46
  output        vld	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:18:60
);

  wire [3:0] _h_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:27:22
  wire       _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:27:22
  wire [3:0] _l_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:26:22
  wire       _l_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:26:22
  LOD_3 l (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:26:22
    .in  (in[15:0]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:20:10
    .out (_l_out),
    .vld (_l_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:26:22
  LOD_3 h (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:27:22
    .in  (in[31:16]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:21:10
    .out (_h_out),
    .vld (_h_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:27:22
  assign out = _h_vld ? {1'h0, _h_out} : {_l_vld, _l_out};	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:19:14, :23:10, :24:10, :25:10, :26:22, :27:22, :28:5
  assign vld = _l_vld | _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:22:10, :26:22, :27:22, :28:5
endmodule

module LOD_3(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:30:3
  input  [15:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:30:31
  output [3:0]  out,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:30:46
  output        vld	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:30:60
);

  wire [2:0] _h_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:39:22
  wire       _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:39:22
  wire [2:0] _l_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:38:22
  wire       _l_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:38:22
  LOD_5 l (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:38:22
    .in  (in[7:0]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:32:10
    .out (_l_out),
    .vld (_l_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:38:22
  LOD_5 h (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:39:22
    .in  (in[15:8]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:33:10
    .out (_h_out),
    .vld (_h_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:39:22
  assign out = _h_vld ? {1'h0, _h_out} : {_l_vld, _l_out};	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:31:14, :35:10, :36:10, :37:10, :38:22, :39:22, :40:5
  assign vld = _l_vld | _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:34:10, :38:22, :39:22, :40:5
endmodule

module LOD_5(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:42:3
  input  [7:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:42:31
  output [2:0] out,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:42:45
  output       vld	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:42:59
);

  wire _h_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:63:26
  wire _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:63:26
  wire _l_out;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:62:26
  wire _l_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:62:26
  wire _h_out_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:61:22
  wire _h_vld_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:61:22
  wire _l_out_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:60:22
  wire _l_vld_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:60:22
  wire _GEN = _l_vld_0 | _h_vld_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:46:10, :60:22, :61:22
  wire _GEN_0 = _l_vld | _h_vld;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:52:10, :62:26, :63:26
  LOD_9 l (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:60:22
    .in  (in[1:0]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:44:10
    .out (_l_out_0),
    .vld (_l_vld_0)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:60:22
  LOD_9 h (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:61:22
    .in  (in[3:2]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:45:10
    .out (_h_out_0),
    .vld (_h_vld_0)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:61:22
  LOD_9 l_0 (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:62:26
    .in  (in[5:4]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:50:10
    .out (_l_out),
    .vld (_l_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:62:26
  LOD_9 h_0 (	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:63:26
    .in  (in[7:6]),	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:51:10
    .out (_h_out),
    .vld (_h_vld)
  );	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:63:26
  assign out =
    _GEN_0
      ? {1'h0, _h_vld ? {1'h0, _h_out} : {_l_vld, _l_out}}
      : {_GEN, _h_vld_0 ? {1'h0, _h_out_0} : {_l_vld_0, _l_out_0}};	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:43:14, :46:10, :47:10, :48:10, :49:10, :52:10, :53:10, :54:11, :55:11, :57:11, :58:11, :59:11, :60:22, :61:22, :62:26, :63:26, :64:5
  assign vld = _GEN | _GEN_0;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:46:10, :52:10, :56:11, :64:5
endmodule

module LOD_9(	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:66:3
  input  [1:0] in,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:66:31
  output       out,	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:66:45
               vld	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:66:59
);

  assign out = ~(in[1]) & in[0];	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:70:10, :71:10, :72:10, :73:10, :74:5
  assign vld = |in;	// /tmp/tmp.2xfedqnA0c/16008_Posit-HDL-Arithmetic_Posit_to_Floating-Point_Convertor_LOD_N.cleaned.mlir:69:10, :74:5
endmodule

