Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu May  2 01:10:15 2019
| Host             : DESKTOP-BKSDDJC running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.231        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.134        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        5 |       --- |             --- |
| Slice Logic              |     0.007 |     3392 |       --- |             --- |
|   LUT as Logic           |     0.006 |     1370 |     63400 |            2.16 |
|   LUT as Distributed RAM |    <0.001 |      176 |     19000 |            0.93 |
|   F7/F8 Muxes            |    <0.001 |      498 |     63400 |            0.79 |
|   Register               |    <0.001 |     1271 |    126800 |            1.00 |
|   CARRY4                 |    <0.001 |       26 |     15850 |            0.16 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     0.011 |     2208 |       --- |             --- |
| MMCM                     |     0.086 |        1 |         6 |           16.67 |
| I/O                      |     0.029 |       39 |       210 |           18.57 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.231 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.034 |       0.019 |      0.015 |
| Vccaux    |       1.800 |     0.067 |       0.049 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_in             | clk_in                          |            10.0 |
| clk_out1_clk_wiz_0 | CLK5MHZ/inst/clk_out1_clk_wiz_0 |           200.0 |
| clkfbout_clk_wiz_0 | CLK5MHZ/inst/clkfbout_clk_wiz_0 |            50.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| TOP                                 |     0.134 |
|   CLK500HZ                          |    <0.001 |
|   CLK5HZ                            |    <0.001 |
|   CLK5MHZ                           |     0.086 |
|     inst                            |     0.086 |
|   cpu                               |     0.017 |
|     A                               |    <0.001 |
|     ALUOut                          |     0.001 |
|     B                               |    <0.001 |
|     DR                              |    <0.001 |
|     IR                              |     0.002 |
|     PC                              |    <0.001 |
|     RF                              |     0.004 |
|     SM                              |     0.006 |
|     alu                             |    <0.001 |
|     mem                             |     0.002 |
|       U0                            |     0.002 |
|         synth_options.dist_mem_inst |     0.002 |
|           gen_sdp_ram.sdpram_inst   |     0.002 |
|             ram_reg_0_63_0_2        |    <0.001 |
|             ram_reg_0_63_12_14      |    <0.001 |
|             ram_reg_0_63_15_17      |    <0.001 |
|             ram_reg_0_63_18_20      |    <0.001 |
|             ram_reg_0_63_21_23      |    <0.001 |
|             ram_reg_0_63_24_26      |    <0.001 |
|             ram_reg_0_63_27_29      |    <0.001 |
|             ram_reg_0_63_30_30      |    <0.001 |
|             ram_reg_0_63_31_31      |    <0.001 |
|             ram_reg_0_63_3_5        |    <0.001 |
|             ram_reg_0_63_6_8        |    <0.001 |
|             ram_reg_0_63_9_11       |    <0.001 |
|             ram_reg_128_191_0_2     |    <0.001 |
|             ram_reg_128_191_12_14   |    <0.001 |
|             ram_reg_128_191_15_17   |    <0.001 |
|             ram_reg_128_191_18_20   |    <0.001 |
|             ram_reg_128_191_21_23   |    <0.001 |
|             ram_reg_128_191_24_26   |    <0.001 |
|             ram_reg_128_191_27_29   |    <0.001 |
|             ram_reg_128_191_30_30   |    <0.001 |
|             ram_reg_128_191_31_31   |    <0.001 |
|             ram_reg_128_191_3_5     |    <0.001 |
|             ram_reg_128_191_6_8     |    <0.001 |
|             ram_reg_128_191_9_11    |    <0.001 |
|             ram_reg_192_255_0_2     |    <0.001 |
|             ram_reg_192_255_12_14   |    <0.001 |
|             ram_reg_192_255_15_17   |    <0.001 |
|             ram_reg_192_255_18_20   |    <0.001 |
|             ram_reg_192_255_21_23   |    <0.001 |
|             ram_reg_192_255_24_26   |    <0.001 |
|             ram_reg_192_255_27_29   |    <0.001 |
|             ram_reg_192_255_30_30   |    <0.001 |
|             ram_reg_192_255_31_31   |    <0.001 |
|             ram_reg_192_255_3_5     |    <0.001 |
|             ram_reg_192_255_6_8     |    <0.001 |
|             ram_reg_192_255_9_11    |    <0.001 |
|             ram_reg_64_127_0_2      |    <0.001 |
|             ram_reg_64_127_12_14    |    <0.001 |
|             ram_reg_64_127_15_17    |    <0.001 |
|             ram_reg_64_127_18_20    |    <0.001 |
|             ram_reg_64_127_21_23    |    <0.001 |
|             ram_reg_64_127_24_26    |    <0.001 |
|             ram_reg_64_127_27_29    |    <0.001 |
|             ram_reg_64_127_30_30    |    <0.001 |
|             ram_reg_64_127_31_31    |    <0.001 |
|             ram_reg_64_127_3_5      |    <0.001 |
|             ram_reg_64_127_6_8      |    <0.001 |
|             ram_reg_64_127_9_11     |    <0.001 |
|   ddu                               |     0.002 |
+-------------------------------------+-----------+


