<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Scalability parameters and ConfigROM &#8212; NVDLA Documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/nvdla.css?v=907781f7" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles.css?v=af91e327" />
    <script src="../../_static/documentation_options.js?v=7026087e"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="NVDLA Verification Suite User Guide" href="verif_guide.html" />
    <link rel="prev" title="Integrator’s Manual" href="integration_guide.html" />
 
<style>
  #onetrust-banner-sdk.otFloatingRounded {
    margin-left:-10px !important;
    margin-bottom:-10px !important;
    width: 100% !important;
    max-width: 100% !important;
  }
</style>
<script src="https://assets.adobedtm.com/5d4962a43b79/814eb6e9b4e1/launch-4bc07f1e0b0b.min.js"></script>
<!-- OneTrust Cookies Consent Notice start for nvdla.org -->
<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="018f0667-2548-7720-98d6-fef08f0e7436" ></script>
<script type="text/javascript">
function OptanonWrapper() {
        var event = new Event('bannerLoaded');
        window.dispatchEvent(event);
    }
</script>
<script type="text/javascript" src="https://images.nvidia.com/aem-dam/Solutions/ot-js/ot-custom.js"></script>
<!-- OneTrust Cookies Consent Notice end for nvdla.org -->
  </head><body>
<header class="navbar">
  <nav class="container navbar navbar-light bg-faded">
    <a class="navbar-brand" href="https://www.nvidia.com/">
      <div class="logo"></div>
    </a>
  </nav>
</header>

    <div class="related" role="navigation" aria-label="related navigation">
      <div class="container">
      <div class="row">
      <h3>Navigation</h3>
      <ul>
        <li class="right first">
          <a href="verif_guide.html" title="NVDLA Verification Suite User Guide"
             accesskey="N">next</a></li>
        <li class="right">
          <a href="integration_guide.html" title="Integrator’s Manual"
             accesskey="P">previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">NVDLA Open Source Project</a>&#187;</li>
        <li class="nav-item nav-item-1"><a href="../../contents.html">Documentation</a>&#187;</li>
          <li class="nav-item nav-item-2"><a href="../contents.html" accesskey="U">Hardware Manual</a>&#187;</li> 
      </ul>
      </div>
      </div>
    </div>
  <div class="document">
    <div class="container">
      <div class="row">
        <div class="col-xs-12 col-md-9">
          
  <section id="scalability-parameters-and-configrom">
<h1>Scalability parameters and ConfigROM<a class="headerlink" href="#scalability-parameters-and-configrom" title="Link to this heading">¶</a></h1>
<section id="scalability-parameters">
<h2>Scalability parameters<a class="headerlink" href="#scalability-parameters" title="Link to this heading">¶</a></h2>
<p>Note that the current source code has only been tested for the nv_small
configuration, and while the nv_small configuration passes many tests,
additionall coverage is necessary to get it to tapeout quality.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Scalability
Parameter</strong></p></th>
<th class="head"><p><strong>Description</strong></p></th>
<th class="head"><p><strong>INT8 Large
Config(nv_large
)</strong></p></th>
<th class="head"><p><strong>INT8 Small
Config(nv_small
)</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>NVDLA_FEATURE_D
ATA_TYPE_BINARY
/INT4/INT8/INT16
INT32/FP16/FP32
/FP64</p></td>
<td><p>Identify the
data type of
input feature
data</p></td>
<td><p>INT8</p></td>
<td><p>INT8</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_WEIGHT_D
ATA_TYPE_BINARY
/INT4/INT8/INT16
INT32/FP16/FP32
/FP64</p></td>
<td><p>Identify the
data type of
input weight
data</p></td>
<td><p>INT8</p></td>
<td><p>INT8</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_WEIGHT_CO
MPRESSION_ENABL
E</p></td>
<td><p>Support of the
feature of
weight
compression.
Disable this
can save area
in CBUF</p></td>
<td><p>YES</p></td>
<td><p>NO</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_WINOG
RAD_ENABLE</p></td>
<td><p>Support of the
optimization
feature of
weight
compression.
Disable this
can save area
of
CSC/CMAC/CACC</p></td>
<td><p>YES</p></td>
<td><p>NO</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_MAC_ATOMI
C_C_SIZE</p></td>
<td><p>MAC atomic size
of input
channel number</p></td>
<td><p>64</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_MAC_ATOMI
C_K_SIZE</p></td>
<td><p>MAC atomic size
of output
kernel number</p></td>
<td><p>32</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_MEMORY_A
TOMIC_SIZE</p></td>
<td><p>Memory smallest
access size,
also the data
cube is aligned
with this size.
Note: the size
is # of feature
data type</p></td>
<td><p>32</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_BATCH_ENA
BLE</p></td>
<td><p>Support of
optimization
feature of
batch.</p>
<p>Disable this
can save area
in
SDP/CACC/CSC/CD
MA</p>
</td>
<td><p>YES</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_MAX_BATCH
_SIZE</p></td>
<td><p>Maximum batch
size, this will
directly impact
the local
buffer size</p></td>
<td><p>32</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>NVDLA_CBUF_BANK
_NUMBER</p></td>
<td><p>Convolutional
buffer bank
number</p></td>
<td><p>16</p></td>
<td><p>32</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_CBUF_BANK
_WIDTH</p></td>
<td><p>Convolutional
buffer bank
data width</p></td>
<td><p>64B</p></td>
<td><p>8B</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_CBUF_BANK
_DEPTH</p></td>
<td><p>Convolutional
buffer
bank depth</p></td>
<td><p>512</p></td>
<td><p>512</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_SECONDARY
_MEMIF_ENABLE</p></td>
<td><p>Support the
secondary
memory interface
(SRAMIF)</p></td>
<td><p>Yes</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SDP_LUT_E
NABLE</p></td>
<td><p>SDP support
Look-up-Table
for non-linear
function</p></td>
<td><p>Yes</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_SDP_BS_E
NABLE</p></td>
<td><p>SDP support
Bias/Scaling
function</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SDP_BN_E
NABLE</p></td>
<td><p>SDP support
Batch-Normaliza
tion
function</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_SDP_EW_E
NABLE</p></td>
<td><p>SDP support
Element-wise-op
eration
function</p></td>
<td><p>Yes</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SDP_BS_TH
ROUGHPUT</p></td>
<td><p>Throughput of
SDP
Bias/Scaling
function</p></td>
<td><p>16</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_SDP_BN_TH
ROUGHPUT</p></td>
<td><p>Throughput of
SDP
Batch-Normaliza
tion
function</p></td>
<td><p>16</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SDP_EW_TH
ROUGHPUT</p></td>
<td><p>Throughput of
SDP
Element-wise-op
eration
function</p></td>
<td><p>4</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>NVDLA_BDMA_ENA
BLE</p></td>
<td><p>Support
the bridge
DMA engine
function</p></td>
<td><p>Yes</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_RUBIK_ENA
BLE</p></td>
<td><p>Support the
rubik engine
function</p></td>
<td><p>Yes</p></td>
<td><p>No</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_PDP_ENABL
E</p></td>
<td><p>Support PDP
engine function</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_PDP_THROU
GHPUT</p></td>
<td><p>Throughput
of PDP engine
function</p></td>
<td><p>8</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_CDP_ENAB
LE</p></td>
<td><p>Support CDP
engine function</p></td>
<td><p>Yes</p></td>
<td><p>Yes</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_CDP_THROU
GHPUT</p></td>
<td><p>Throughput of
CDP engine
function</p></td>
<td><p>8</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_PRIMARY_M
EMIF_MAX_BURST
_LENGTH</p></td>
<td><p>Primary memory
interface
maximum burst
length number</p></td>
<td><p>1</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_PRIMARY_M
EMIF_WIDTH</p></td>
<td><p>Primary memory
interface data
width</p></td>
<td><p>64B</p></td>
<td><p>8B</p></td>
</tr>
<tr class="row-even"><td><p>NVDLA_PRIMARY_M
EMIF_LATENCY</p></td>
<td><p>Primary memory
interface data
return latency
cycles for read
access</p></td>
<td><p>1200</p></td>
<td><p>50</p></td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SECONDARY
_MEMIF_MAX_BURS
T_LENGTH</p></td>
<td><p>Secondary
memory
interface
(SRAMIF)
maximum burst
length number</p></td>
<td><p>4</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>NVDLA_SECONDARY
_MEMIF_WIDTH</p></td>
<td><p>Secondary
memory
interface
(SRAMIF) data
width</p></td>
<td><p>64B</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-odd"><td><p>NVDLA_SECONDARY
_MEMIF_LATENCY</p></td>
<td><p>Secondary
memory
interface
(SRAMIF) data
return latency
cycles for read
access</p></td>
<td><p>128</p></td>
<td><ul class="simple">
<li></li>
</ul>
</td>
</tr>
<tr class="row-even"><td><p>NVDLA_MEMIF_ADD
RESS_WIDTH</p></td>
<td><p>Address bit
width
for external
memory
interface</p></td>
<td><p>64</p></td>
<td><p>32</p></td>
</tr>
</tbody>
</table>
<section id="more-details">
<h3>More Details<a class="headerlink" href="#more-details" title="Link to this heading">¶</a></h3>
<section id="nvdla-mac-atomic-c-size-and-nvdla-mac-atomic-k-size">
<h4>NVDLA_MAC_ATOMIC_C_SIZE and NVDLA_MAC_ATOMIC_K_SIZE<a class="headerlink" href="#nvdla-mac-atomic-c-size-and-nvdla-mac-atomic-k-size" title="Link to this heading">¶</a></h4>
<p>These two parameters affect determine the number of mac cells and number of multipliers in each mac cell.
The total number of multipliers is NVDLA_MAC_ATOMI C_C_SIZE * NVDLA_MAC_ATOMI C_K_SIZE.
The number of kernels in one kernel group is NVDLA_MAC_ATOMI C_K_SIZE.</p>
</section>
<section id="nvdla-memory-atomic-size">
<h4>NVDLA_MEMORY_ATOMIC_SIZE<a class="headerlink" href="#nvdla-memory-atomic-size" title="Link to this heading">¶</a></h4>
<p>This parameter determines the size of one atomic cube which is 1x1xNVDLA_MEMORY_ATOMIC_SIZE.
Feature, Weight, Bias, PReLU, Batch Normalization and Element-Wise data cubes are split into atomic cubes before loaded or stored into memory.
In nvdlav1 and nv_large configurations, size of atomic cbue is 1x1x32. In nv_small configuration, it’s 1x1x8.
Line stride and surface stride should also align to NVDLA_MEMORY_ATOMIC_SIZE.</p>
</section>
<section id="nvdla-cbuf-bank-number-nvdla-cbuf-bank-width-and-nvdla-cbuf-bank-depth">
<h4>NVDLA_CBUF_BANK_NUMBER, NVDLA_CBUF_BANK_WIDTH and NVDLA_CBUF_BANK_DEPTH<a class="headerlink" href="#nvdla-cbuf-bank-number-nvdla-cbuf-bank-width-and-nvdla-cbuf-bank-depth" title="Link to this heading">¶</a></h4>
<p>These parameters determine the size of cbuf. (NVDLA_CBUF_BANK_NUMBER * NVDLA_CBUF_BANK_WIDTH * NVDLA_CBUF_BANK_DEPTH)
For nv_small, the size is 32*8*512 = 128KB.
For nv_small_256, the size is 32*32*128 = 128KB.</p>
</section>
</section>
<section id="config-nv-small-256">
<h3>Config nv_small_256<a class="headerlink" href="#config-nv-small-256" title="Link to this heading">¶</a></h3>
<p>This config is created for higher convolution performance than nv_small.
Comparing with nv_small, the difference is that CMAC has 256 multipliers, not 64.
In this configuration NVDLA_MAC_ATOMIC_C_SIZE is 32 and NVDLA_MAC_ATOMI C_K_SIZE is 8.
Accordingly, NVDLA_CBUF_BANK _WIDTH is 32 and NVDLA_CBUF_BANK _DEPTH is 128.</p>
</section>
</section>
<section id="sub-unit-identifier-table">
<h2>Sub-unit identifier table<a class="headerlink" href="#sub-unit-identifier-table" title="Link to this heading">¶</a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p><strong>Sub-unit Identifier</strong></p></th>
<th class="head"><p><strong>Sub-unit Name</strong></p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x0000</p></td>
<td><p>End of list</p></td>
</tr>
<tr class="row-odd"><td><p>0x0001</p></td>
<td><p>GLB</p></td>
</tr>
<tr class="row-even"><td><p>0x0002</p></td>
<td><p>CIF</p></td>
</tr>
<tr class="row-odd"><td><p>0x0003</p></td>
<td><p>CDMA</p></td>
</tr>
<tr class="row-even"><td><p>0x0004</p></td>
<td><p>CBUF</p></td>
</tr>
<tr class="row-odd"><td><p>0x0005</p></td>
<td><p>CSC</p></td>
</tr>
<tr class="row-even"><td><p>0x0006</p></td>
<td><p>CMAC</p></td>
</tr>
<tr class="row-odd"><td><p>0x0007</p></td>
<td><p>CACC</p></td>
</tr>
<tr class="row-even"><td><p>0x0008</p></td>
<td><p>SDP_RDMA</p></td>
</tr>
<tr class="row-odd"><td><p>0x0009</p></td>
<td><p>SDP</p></td>
</tr>
<tr class="row-even"><td><p>0x000a</p></td>
<td><p>PDP_RDMA</p></td>
</tr>
<tr class="row-odd"><td><p>0x000b</p></td>
<td><p>PDP</p></td>
</tr>
<tr class="row-even"><td><p>0x000c</p></td>
<td><p>CDP_RDMA</p></td>
</tr>
<tr class="row-odd"><td><p>0x000d</p></td>
<td><p>CDP</p></td>
</tr>
<tr class="row-even"><td><p>0x000e</p></td>
<td><p>BDMA</p></td>
</tr>
<tr class="row-odd"><td><p>0x000f</p></td>
<td><p>RUBIK</p></td>
</tr>
</tbody>
</table>
<p>Note:</p>
<ol class="arabic simple">
<li><p>CIF(ID=0x0002) can be configured to MCIF or SRAMIF.</p></li>
<li><p>There are two CMACs in nv_small and nv_large. (CMAC_A and CMAC_B)</p></li>
<li><p>CBUF doesn’t have registers.</p></li>
</ol>
</section>
<section id="descriptors-and-payloads-of-sub-units-in-configrom">
<h2>Descriptors and payloads of sub-units in ConfigROM<a class="headerlink" href="#descriptors-and-payloads-of-sub-units-in-configrom" title="Link to this heading">¶</a></h2>
<p>The reg offset in bellow tables are the relative offset to the beginning
of current descriptor.</p>
<section id="glb">
<h3>GLB<a class="headerlink" href="#glb" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Reg offset
(in Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x0</p></td>
<td><p>GLB_DESC</p></td>
<td><p>Bits 0-15:
unit id.</p>
<p>Bits 16-31:
payload
length.</p>
</td>
<td><p>0x00000001</p></td>
<td><p>0x00000001</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cif">
<h3>CIF<a class="headerlink" href="#cif" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg
name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value
in
nv_smal
l
config</p></th>
<th class="head"><p>Value
in
nv_larg
e
config
(MCIF)</p></th>
<th class="head"><p>Value
in
nv_larg
e
config
(SRAMIF
)</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CIF_DES
C</p></td>
<td><p>Bits
0-15:
unit
id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x00180
002</p></td>
<td><p>0x00180
002</p></td>
<td><p>0x00180
002</p></td>
</tr>
<tr class="row-odd"><td><p>Incompa
tible
capabil
ities</p></td>
<td><p>0x4</p></td>
<td><p>CIF_CAP
_INCOMP
AT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compati
ble
capabil
ities</p></td>
<td><p>0x8</p></td>
<td><p>CIF_CAP
_COMPAT</p></td>
<td><p>bit 0:
CIF_IS
_SRAM.
Set to
1 if
this
CIF is
connect
ed
to a
separat
e
SRAM
block.</p></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
<td><p>0x1</p></td>
</tr>
<tr class="row-odd"><td><p>Baselin
e
paramet
ers</p></td>
<td><p>0xc</p></td>
<td><p>CIF_BAS
E_WIDTH</p></td>
<td><p>bits
0-7:
width
(max
256B)</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CIF_BAS
E_LATEN
CY</p></td>
<td><p>bits
0-15:
latency
(max
65535
cycles)</p></td>
<td><p>0x32</p></td>
<td><p>0x4b0</p></td>
<td><p>0x80</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x14</p></td>
<td><p>CIF_BAS
E_
BURST_L
ENGTH_M
AX</p></td>
<td><p>bits
0-7:
max_bur
st_leng
th
(max
256B)</p></td>
<td><p>0x4</p></td>
<td><p>0x4</p></td>
<td><p>0x4</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>CIF_BAS
E_MEM_A
DDR_WID
TH</p></td>
<td><p>memory
interfa
ce
address
width</p></td>
<td><p>0x20</p></td>
<td><p>0x40</p></td>
<td><p>0x40</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cdma">
<h3>CDMA<a class="headerlink" href="#cdma" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CDMA_DES
C</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x003400
03</p></td>
<td><p>0x003400
03</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CDMA_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CDMA_CAP
_COMPAT</p></td>
<td><p>bit 0:
WINOGRAD</p>
<p>bit 1:
MULTI_BA
TCH</p>
<p>bit 2:
FEATURE_
COMPRESS
ION</p>
<p>bit 3:
WEIGHT_C
OMPRESSI
ON</p>
<p>bit 4:
IMAGE_IN</p>
<p>bit 31:
1’b0</p>
</td>
<td><p>0x10</p></td>
<td><p>0x1b</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CDMA_BAS
E_FEATUR
E_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CDMA_BAS
E_WEIGHT
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
weight
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x14</p></td>
<td><p>CDMA_BAS
E_ATOMIC
_C</p></td>
<td><p>atomic_c</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>CDMA_BAS
E_ATOMIC
_K</p></td>
<td><p>atomic_k</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x1c</p></td>
<td><p>CDMA_BAS
E_ATOMIC
_M</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x20</p></td>
<td><p>CDMA_BAS
E_CBUF_B
ANK_NUM</p></td>
<td><p>cbuf_ban
k_number</p></td>
<td><p>0x20</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x24</p></td>
<td><p>CDMA_BAS
E_CBUF_B
ANK_WIDT
H</p></td>
<td><p>cbuf_ban
k_width</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x28</p></td>
<td><p>CDMA_BAS
E_CBUF_B
ANK_DEPT
H</p></td>
<td><p>cbuf_ban
k_depth</p></td>
<td><p>0x200</p></td>
<td><p>0x200</p></td>
</tr>
<tr class="row-odd"><td><p>Capabili
ties’
paramete
rs</p></td>
<td><p>0x2c</p></td>
<td><p>CDMA_MUL
TI_BATCH
_MAX</p></td>
<td><p>max_batc
h</p></td>
<td><p>0x0</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x30</p></td>
<td><p>CDMA_IMA
GE_IN_FO
RMATS_PA
CKED</p></td>
<td><p>Supporte
d
packed
image
formats</p></td>
<td><p>0x0cfff0
01</p></td>
<td><p>0x0cfff0
01</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x34</p></td>
<td><p>CDMA_IMA
GE_IN_FO
RMATS_SE
MI</p></td>
<td><p>Supporte
d
semi-pla
nar
image
formats</p></td>
<td><p>0x3</p></td>
<td><p>0x3</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cbuf">
<h3>CBUF<a class="headerlink" href="#cbuf" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CBUF_DES
C</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x001800
04</p></td>
<td><p>0x001800
04</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CBUF_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CBUF_CAP
_COMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CBUF_BAS
E_BANK_N
UM</p></td>
<td><p>cbuf_ban
k_number</p></td>
<td><p>0x20</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CBUF_BAS
E_BANK_W
IDTH</p></td>
<td><p>cbuf_ban
k_width</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x14</p></td>
<td><p>CBUF_BAS
E_BANK_D
EPTH</p></td>
<td><p>cbuf_ban
k_depth</p></td>
<td><p>0x200</p></td>
<td><p>0x200</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>CBUF_BAS
E_CDMA_I
D</p></td>
<td><p>cdma_id</p></td>
<td><p>0x3</p></td>
<td><p>0x4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="csc">
<h3>CSC<a class="headerlink" href="#csc" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CSC_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x003000
05</p></td>
<td><p>0x003000
05</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CSC_CAP_
INCOMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CSC_CAP_
COMPAT</p></td>
<td><p>bit 0:
WINOGRAD</p>
<p>bit 1:
MULTI_BA
TCH</p>
<p>bit 2:
FEATURE_
COMPRESS
ION</p>
<p>bit 3:
WEIGHT_C
OMPRESSI
ON</p>
<p>bit 4:
IMAGE_IN</p>
<p>bit 31:
1’b0</p>
</td>
<td><p>0x10</p></td>
<td><p>0x1b</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CSC_BASE
_FEATURE
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CSC_BASE
_WEIGHT_
TYPES</p></td>
<td><p>Supporte
d
data
types of
input
weight
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x14</p></td>
<td><p>CSC_BASE
_ATOMIC_
C</p></td>
<td><p>atomic_c</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>CSC_BASE
_ATOMIC_
K</p></td>
<td><p>atomic_k</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x1c</p></td>
<td><p>CSC_BASE
_ATOMIC_
M</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x20</p></td>
<td><p>CSC_BASE
_CBUF_BA
NK_NUM</p></td>
<td><p>cbuf_ban
k_number</p></td>
<td><p>0x20</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x24</p></td>
<td><p>CSC_BASE
_CBUF_BA
NK_WIDTH</p></td>
<td><p>cbuf_ban
k_width</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x28</p></td>
<td><p>CSC_BASE
_CBUF_BA
NK_DEPGT
H</p></td>
<td><p>cbuf_ban
k_depth</p></td>
<td><p>0x200</p></td>
<td><p>0x200</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x2c</p></td>
<td><p>CSC_BASE
_CDMA_ID</p></td>
<td><p>cdma_id</p></td>
<td><p>0x3</p></td>
<td><p>0x4</p></td>
</tr>
<tr class="row-even"><td><p>Capabili
ties’
paramete
rs</p></td>
<td><p>0x30</p></td>
<td><p>CSC_MULT
I_BATCH_
MAX</p></td>
<td><p>max_batc
h</p></td>
<td><p>0x0</p></td>
<td><p>0x20</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cmac">
<h3>CMAC<a class="headerlink" href="#cmac" title="Link to this heading">¶</a></h3>
<p>There are two CMAC (CMAC_A and CMAC_B) in NVDLA nv_small and nv_large
design. Their descriptors and payloads are same. They use different
slots of address space.</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CMAC_DES
C</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x001c00
06</p></td>
<td><p>0x001c00
06</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CMAC_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CMAC_CAP
_COMPAT</p></td>
<td><p>bit 0:
WINOGRAD</p>
<p>bit 31:
1’b0</p>
</td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CMAC_BAS
E_FEATUR
E_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x14</p></td>
<td><p>CMAC_BAS
E_ATOMIC
_C</p></td>
<td><p>atomic_c</p></td>
<td><p>0x8</p></td>
<td><p>0x40</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x18</p></td>
<td><p>CMAC_BAS
E_ATOMIC
_K</p></td>
<td><p>atomic_k</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x1c</p></td>
<td><p>CMAC_BAS
E_CDMA_I
D</p></td>
<td><p>cdma_id</p></td>
<td><p>0x3</p></td>
<td><p>0x4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cacc">
<h3>CACC<a class="headerlink" href="#cacc" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CACC_DES
C</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x002000
07</p></td>
<td><p>0x002000
07</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CACC_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CACC_CAP
_COMPAT</p></td>
<td><p>bit 0:
WINOGRAD</p>
<p>bit 1:
MULTI_BA
TCH</p>
<p>bit 31:
1’b0</p>
</td>
<td><p>0x0</p></td>
<td><p>0x3</p></td>
</tr>
<tr class="row-odd"><td><p>VBaselin
e
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CACC_BAS
E_FEATUR
E_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CACC_BAS
E_WEIGHT
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
weight
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x14</p></td>
<td><p>CACC_BAS
E_ATOMIC
_C</p></td>
<td><p>atomic_k</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>CACC_BAS
E_ATOMIC
_K</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x1c</p></td>
<td><p>CACC_BAS
E_CDMA_I
D</p></td>
<td><p>cdma_id</p></td>
<td><p>0x3</p></td>
<td><p>0x4</p></td>
</tr>
<tr class="row-even"><td><p>Capabili
ties’
paramete
rs</p></td>
<td><p>0x20</p></td>
<td><p>CACC_MUL
TI_BATCH
_MAX</p></td>
<td><p>max_batc
h</p></td>
<td><p>0x0</p></td>
<td><p>0x20</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sdp-rdma">
<h3>SDP_RDMA<a class="headerlink" href="#sdp-rdma" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>SDP_RDMA
_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x000e00
08</p></td>
<td><p>0x000e00
08</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>SDP_RDMA
_CAP_INC
OMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>SDP_RDMA
_CAP_COM
PAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>SDP_RDMA
_BASE_AT
OMIC_M</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0xe</p></td>
<td><p>SDP_RDMA
_BASE_SD
P_ID</p></td>
<td><p>sdp_id
(slot id
of
correspo
nding
sdp)</p></td>
<td><p>0x9</p></td>
<td><p>0xa</p></td>
</tr>
</tbody>
</table>
</section>
<section id="sdp">
<h3>SDP<a class="headerlink" href="#sdp" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>SDP_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x002000
09</p></td>
<td><p>0x002000
09</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>SDP_CAP_
INCOMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>SDP_CAP_
COMPAT</p></td>
<td><p>bit 0:
WINOGRAD</p>
<p>bit 1:
MULTI_BA
TCH</p>
<p>bit 2:
LUT</p>
<p>bit 3:
BS</p>
<p>bit 4:
BN</p>
<p>bit 5:
EW</p>
<p>bit 31:
1’b0</p>
</td>
<td><p>0x18</p></td>
<td><p>0x3f</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>SDP_BASE
_FEATURE
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>SDP_BASE
_CDMA_ID</p></td>
<td><p>cdma_id</p></td>
<td><p>0x3</p></td>
<td><p>0x4</p></td>
</tr>
<tr class="row-odd"><td><p>Capabili
ties’
paramete
rs</p></td>
<td><p>0x14</p></td>
<td><p>SDP_MULT
I_BATCH_
MAX</p></td>
<td><p>max_batc
h</p></td>
<td><p>0x0</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x18</p></td>
<td><p>SDP_
BS_THROU
GHPUT</p></td>
<td><p>bs_throu
ghput</p></td>
<td><p>0x1</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-odd"><td></td>
<td><p>0x1c</p></td>
<td><p>SDP_
BN_THROU
GHPUT</p></td>
<td><p>bn_throu
ghput</p></td>
<td><p>0x1</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x20</p></td>
<td><p>SDP_
EW_THROU
GHPUT</p></td>
<td><p>ew_throu
ghput</p></td>
<td><p>0x0</p></td>
<td><p>0x4</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdp-rdma">
<h3>PDP_RDMA<a class="headerlink" href="#pdp-rdma" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>PDP_
RDMA_DES
C</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x000e00
0a</p></td>
<td><p>0x000e00
0a</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>PDP_
RDMA_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>PDP_
RDMA_CAP
_COMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>PDP_RDMA
_BASE_AT
OMIC_M</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0xe</p></td>
<td><p>PDP_RDMA
_BASE_PD
P_ID</p></td>
<td><p>pdp_id
(slot id
of
correspo
nding
pdp)</p></td>
<td><p>0xb</p></td>
<td><p>0xc</p></td>
</tr>
</tbody>
</table>
</section>
<section id="pdp">
<h3>PDP<a class="headerlink" href="#pdp" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>PDP_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x001000
0b</p></td>
<td><p>0x001000
0b</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>PDP_CAP_
INCOMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>PDP_CAP_
COMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>PDP_BASE
_FEATURE
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>PDP_BASE
_THROUGH
PUT</p></td>
<td><p>throughp
ut</p></td>
<td><p>0x1</p></td>
<td><p>0x8</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cdp-rdma">
<h3>CDP_RDMA<a class="headerlink" href="#cdp-rdma" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CDP_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x000e00
0c</p></td>
<td><p>0x000e00
0c</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CDP_
RDMA_CAP
_INCOMPA
T</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CDP_
RDMA_CAP
_COMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CDP_RDMA
_BASE_AT
OMIC_M</p></td>
<td><p>atomic_m</p></td>
<td><p>0x8</p></td>
<td><p>0x20</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0xe</p></td>
<td><p>CDP_RDMA
_BASE_PD
P_ID</p></td>
<td><p>cdp_id
(slot id
of
correspo
nding
cdp)</p></td>
<td><p>0xd</p></td>
<td><p>0xe</p></td>
</tr>
</tbody>
</table>
</section>
<section id="cdp">
<h3>CDP<a class="headerlink" href="#cdp" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"></th>
<th class="head"><p>Reg
offset
(in
Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg
fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td></td>
<td><p>0x0</p></td>
<td><p>CDP_DESC</p></td>
<td><p>Bits
0-15:
unit id.</p>
<p>Bits
16-31:
payload
length.</p>
</td>
<td><p>0x001000
0d</p></td>
<td><p>0x001000
0d</p></td>
</tr>
<tr class="row-odd"><td><p>Incompat
ible
capabili
ties</p></td>
<td><p>0x4</p></td>
<td><p>CDP_CAP_
INCOMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-even"><td><p>Compatib
le
capabili
ties</p></td>
<td><p>0x8</p></td>
<td><p>CDP_CAP_
COMPAT</p></td>
<td></td>
<td><p>0x0</p></td>
<td><p>0x0</p></td>
</tr>
<tr class="row-odd"><td><p>Baseline
paramete
rs</p></td>
<td><p>0xc</p></td>
<td><p>CDP_BASE
_FEATURE
_TYPES</p></td>
<td><p>Supporte
d
data
types of
input
feature
data</p></td>
<td><p>0x10</p></td>
<td><p>0x10</p></td>
</tr>
<tr class="row-even"><td></td>
<td><p>0x10</p></td>
<td><p>CDP_BASE
_THROUGH
PUT</p></td>
<td><p>throughp
ut</p></td>
<td><p>0x1</p></td>
<td><p>0x8</p></td>
</tr>
</tbody>
</table>
</section>
<section id="bdma">
<h3>BDMA<a class="headerlink" href="#bdma" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Reg offset
(in Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x0</p></td>
<td><p>BDMA_DESC</p></td>
<td><p>Bits 0-15:
unit id.</p>
<p>Bits 16-31:
payload
length.</p>
</td>
<td><p>0x0004000e</p></td>
<td><p>0x0004000e</p></td>
</tr>
</tbody>
</table>
</section>
<section id="rubik">
<h3>RUBIK<a class="headerlink" href="#rubik" title="Link to this heading">¶</a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Reg offset
(in Byte)</p></th>
<th class="head"><p>Reg name</p></th>
<th class="head"><p>Reg fields</p></th>
<th class="head"><p>Value in
nv_small
config</p></th>
<th class="head"><p>Value in
nv_large
config</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0x0</p></td>
<td><p>RUBIK_DESC</p></td>
<td><p>Bits 0-15:
unit id.</p>
<p>Bits 16-31:
payload
length.</p>
</td>
<td><p>0x0004000f</p></td>
<td><p>0x0004000f</p></td>
</tr>
</tbody>
</table>
</section>
<section id="supported-data-types-or-weight-types">
<h3>Supported data types or weight types<a class="headerlink" href="#supported-data-types-or-weight-types" title="Link to this heading">¶</a></h3>
<p>Below table lists the fields of registers of supported data types or weight types in above sections</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Data type or Weight type</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>Binary</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>INT4</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>UINT4</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>INT8</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>UINT8</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>INT16</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>UINT16</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>INT32</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>UINT32</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>FP16</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>FP32</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>FP64</p></td>
</tr>
</tbody>
</table>
</section>
<section id="supported-packed-image-formats">
<h3>Supported packed image formats<a class="headerlink" href="#supported-packed-image-formats" title="Link to this heading">¶</a></h3>
<p>Below table lists the fields of registers of supported packed image formats in above sections</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Image format</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>R8</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>R10</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>R12</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>R16</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>R16_I</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>R16_F</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>A16B16G16R16</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>X16B16G16R16</p></td>
</tr>
<tr class="row-even"><td><p>8</p></td>
<td><p>A16B16G16R16_F</p></td>
</tr>
<tr class="row-odd"><td><p>9</p></td>
<td><p>A16Y16U16V16</p></td>
</tr>
<tr class="row-even"><td><p>10</p></td>
<td><p>V16U16Y16A16</p></td>
</tr>
<tr class="row-odd"><td><p>11</p></td>
<td><p>A16Y16U16V16_F</p></td>
</tr>
<tr class="row-even"><td><p>12</p></td>
<td><p>A8B8G8R8</p></td>
</tr>
<tr class="row-odd"><td><p>13</p></td>
<td><p>A8R8G8B8</p></td>
</tr>
<tr class="row-even"><td><p>14</p></td>
<td><p>B8G8R8A8</p></td>
</tr>
<tr class="row-odd"><td><p>15</p></td>
<td><p>R8G8B8A8</p></td>
</tr>
<tr class="row-even"><td><p>16</p></td>
<td><p>X8B8G8R8</p></td>
</tr>
<tr class="row-odd"><td><p>17</p></td>
<td><p>X8R8G8B8</p></td>
</tr>
<tr class="row-even"><td><p>18</p></td>
<td><p>B8G8R8X8</p></td>
</tr>
<tr class="row-odd"><td><p>19</p></td>
<td><p>R8G8B8X8</p></td>
</tr>
<tr class="row-even"><td><p>20</p></td>
<td><p>A2B10G10R10</p></td>
</tr>
<tr class="row-odd"><td><p>21</p></td>
<td><p>A2R10G10B10</p></td>
</tr>
<tr class="row-even"><td><p>22</p></td>
<td><p>B10G10R10A2</p></td>
</tr>
<tr class="row-odd"><td><p>23</p></td>
<td><p>R10G10B10A2</p></td>
</tr>
<tr class="row-even"><td><p>24</p></td>
<td><p>A2Y10U10V10</p></td>
</tr>
<tr class="row-odd"><td><p>25</p></td>
<td><p>V10U10Y10A2</p></td>
</tr>
<tr class="row-even"><td><p>26</p></td>
<td><p>A8Y8U8V8</p></td>
</tr>
<tr class="row-odd"><td><p>27</p></td>
<td><p>V8U8Y8A8</p></td>
</tr>
</tbody>
</table>
</section>
<section id="supported-semi-planar-image-formats">
<h3>Supported semi-planar image formats<a class="headerlink" href="#supported-semi-planar-image-formats" title="Link to this heading">¶</a></h3>
<p>Below table lists the fields of registers of supported semi-planar image formats in above sections</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Bit</p></th>
<th class="head"><p>Image format</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>Y8___U8V8_N444</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>Y8___V8U8_N444</p></td>
</tr>
<tr class="row-even"><td><p>2</p></td>
<td><p>Y10___U10V10_N444</p></td>
</tr>
<tr class="row-odd"><td><p>3</p></td>
<td><p>Y10___V10U10_N444</p></td>
</tr>
<tr class="row-even"><td><p>4</p></td>
<td><p>Y12___U12V12_N444</p></td>
</tr>
<tr class="row-odd"><td><p>5</p></td>
<td><p>Y12___V12U12_N444</p></td>
</tr>
<tr class="row-even"><td><p>6</p></td>
<td><p>Y16___U16V16_N444</p></td>
</tr>
<tr class="row-odd"><td><p>7</p></td>
<td><p>Y16___V16U16_N444</p></td>
</tr>
</tbody>
</table>
</section>
</section>
<section id="address-space-layout">
<h2>Address space layout<a class="headerlink" href="#address-space-layout" title="Link to this heading">¶</a></h2>
<p>In the address space layout, the order of sub-units is same as the order
of the descriptors in Configuration ROM. The size of one slot is 4KB.</p>
<section id="nv-small">
<h3>nv_small:<a class="headerlink" href="#nv-small" title="Link to this heading">¶</a></h3>
<figure class="align-center" id="fig-nv-small-address-space">
<img alt="../../_images/scalability_nv_small.png" src="../../_images/scalability_nv_small.png" />
</figure>
</section>
<section id="nv-large">
<h3>nv_large:<a class="headerlink" href="#nv-large" title="Link to this heading">¶</a></h3>
<figure class="align-center" id="fig-nv-large-address-space">
<img alt="../../_images/scalability_nv_large.png" src="../../_images/scalability_nv_large.png" />
</figure>
</section>
</section>
</section>


        </div>
        <div class="col-xs-12 col-md-3">
          
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <div>
    <h3><a href="../../contents.html">Table of Contents</a></h3>
    <ul>
<li><a class="reference internal" href="#">Scalability parameters and ConfigROM</a><ul>
<li><a class="reference internal" href="#scalability-parameters">Scalability parameters</a><ul>
<li><a class="reference internal" href="#more-details">More Details</a><ul>
<li><a class="reference internal" href="#nvdla-mac-atomic-c-size-and-nvdla-mac-atomic-k-size">NVDLA_MAC_ATOMIC_C_SIZE and NVDLA_MAC_ATOMIC_K_SIZE</a></li>
<li><a class="reference internal" href="#nvdla-memory-atomic-size">NVDLA_MEMORY_ATOMIC_SIZE</a></li>
<li><a class="reference internal" href="#nvdla-cbuf-bank-number-nvdla-cbuf-bank-width-and-nvdla-cbuf-bank-depth">NVDLA_CBUF_BANK_NUMBER, NVDLA_CBUF_BANK_WIDTH and NVDLA_CBUF_BANK_DEPTH</a></li>
</ul>
</li>
<li><a class="reference internal" href="#config-nv-small-256">Config nv_small_256</a></li>
</ul>
</li>
<li><a class="reference internal" href="#sub-unit-identifier-table">Sub-unit identifier table</a></li>
<li><a class="reference internal" href="#descriptors-and-payloads-of-sub-units-in-configrom">Descriptors and payloads of sub-units in ConfigROM</a><ul>
<li><a class="reference internal" href="#glb">GLB</a></li>
<li><a class="reference internal" href="#cif">CIF</a></li>
<li><a class="reference internal" href="#cdma">CDMA</a></li>
<li><a class="reference internal" href="#cbuf">CBUF</a></li>
<li><a class="reference internal" href="#csc">CSC</a></li>
<li><a class="reference internal" href="#cmac">CMAC</a></li>
<li><a class="reference internal" href="#cacc">CACC</a></li>
<li><a class="reference internal" href="#sdp-rdma">SDP_RDMA</a></li>
<li><a class="reference internal" href="#sdp">SDP</a></li>
<li><a class="reference internal" href="#pdp-rdma">PDP_RDMA</a></li>
<li><a class="reference internal" href="#pdp">PDP</a></li>
<li><a class="reference internal" href="#cdp-rdma">CDP_RDMA</a></li>
<li><a class="reference internal" href="#cdp">CDP</a></li>
<li><a class="reference internal" href="#bdma">BDMA</a></li>
<li><a class="reference internal" href="#rubik">RUBIK</a></li>
<li><a class="reference internal" href="#supported-data-types-or-weight-types">Supported data types or weight types</a></li>
<li><a class="reference internal" href="#supported-packed-image-formats">Supported packed image formats</a></li>
<li><a class="reference internal" href="#supported-semi-planar-image-formats">Supported semi-planar image formats</a></li>
</ul>
</li>
<li><a class="reference internal" href="#address-space-layout">Address space layout</a><ul>
<li><a class="reference internal" href="#nv-small">nv_small:</a></li>
<li><a class="reference internal" href="#nv-large">nv_large:</a></li>
</ul>
</li>
</ul>
</li>
</ul>

  </div>
  <div>
    <h4>Previous topic</h4>
    <p class="topless"><a href="integration_guide.html"
                          title="previous chapter">Integrator’s Manual</a></p>
  </div>
  <div>
    <h4>Next topic</h4>
    <p class="topless"><a href="verif_guide.html"
                          title="next chapter">NVDLA Verification Suite User Guide</a></p>
  </div>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/hw/v2/scalability.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
        </div>
      </div>
    </div>
  </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <div class="container">
      <div class="row">
      <h3>Navigation</h3>
      <ul>
        <li class="right first">
          <a href="verif_guide.html" title="NVDLA Verification Suite User Guide"
             >next</a></li>
        <li class="right">
          <a href="integration_guide.html" title="Integrator’s Manual"
             >previous</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../index.html">NVDLA Open Source Project</a>&#187;</li>
        <li class="nav-item nav-item-1"><a href="../../contents.html">Documentation</a>&#187;</li>
          <li class="nav-item nav-item-2"><a href="../contents.html" >Hardware Manual</a>&#187;</li> 
      </ul>
      </div>
      </div>
    </div>
<div class="footer" role="contentinfo">
<div class="container">
<div class="row">
&#169; <a
href="../../copyright.html">Copyright</a> 2018 - 2026, NVIDIA Corporation.
<a href="https://www.nvidia.com/object/legal_info.html">Legal Information.</a>
<a href="https://www.nvidia.com/object/privacy_policy.html">Privacy Policy.</a>
Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 7.2.6.
</div>
</div>
</div>
<script type="text/javascript">_satellite.pageBottom();</script>
  </body>
</html>