#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Dec 02 16:01:44 2017
# Process ID: 11468
# Log file: D:/yi__c/MIPS16-processor/processor/planAhead_run_3/planAhead.log
# Journal file: D:/yi__c/MIPS16-processor/processor/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/yi__c/MIPS16-processor/processor/pa.fromNetlist.tcl
# create_project -name processor -dir "D:/yi__c/MIPS16-processor/processor/planAhead_run_3" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/yi__c/MIPS16-processor/processor/fpga_DM.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/yi__c/MIPS16-processor/processor} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "fpga_DM.ucf" [current_fileset -constrset]
Adding file 'D:/yi__c/MIPS16-processor/processor/fpga_DM.ucf' to fileset 'constrs_1'
# add_files [list {fpga_DM.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fpga_DM.ngc ...
WARNING:NetListWriters:298 - No output is written to fpga_DM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus addr_in<15 : 0> on block fpga_DM is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus addr_in_mux0000<15 : 0> on block fpga_DM
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus u/Ram1Addr<15 : 0> on block fpga_DM is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file fpga_DM.edif ...
ngc2edif: Total memory usage is 91072 kilobytes

Parsing EDIF File [./planAhead_run_3/processor.data/cache/fpga_DM_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/processor.data/cache/fpga_DM_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/yi__c/MIPS16-processor/processor/fpga_DM.ucf]
Finished Parsing UCF File [D:/yi__c/MIPS16-processor/processor/fpga_DM.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e44e9d61
link_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 601.148 ; gain = 145.676
startgroup
set_property package_pin U9 [get_ports clk]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/yi__c/MIPS16-processor/processor\planAhead_pid11468.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 02 16:02:18 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
