

================================================================
== Synthesis Summary Report of 'real_matmul'
================================================================
+ General Information: 
    * Date:           Thu Feb  1 06:40:23 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        real_proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |                          Modules                         | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |         |           |           |     |
    |                          & Loops                         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+
    |+ real_matmul                                             |     -|  0.00|  6350001|  6.350e+07|         -|  6350002|     -|        no|  4 (1%)|  2 (~0%)|  2575 (2%)|  3286 (6%)|    -|
    | o VITIS_LOOP_27_1                                        |     -|  7.30|  6350000|  6.350e+07|      1270|        -|  5000|        no|       -|        -|          -|          -|    -|
    |  + real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2  |     -|  0.00|      612|  6.120e+03|         -|      612|     -|        no|       -|        -|  581 (~0%)|   807 (1%)|    -|
    |   o VITIS_LOOP_45_1_VITIS_LOOP_46_2                      |    II|  7.30|      610|  6.100e+03|        13|        2|   300|       yes|       -|        -|          -|          -|    -|
    |  + real_matmul_Pipeline_VITIS_LOOP_63_6                  |     -|  0.00|       13|    130.000|         -|       13|     -|        no|       -|        -|  193 (~0%)|  366 (~0%)|    -|
    |   o VITIS_LOOP_63_6                                      |    II|  7.30|       11|    110.000|        10|        2|     2|       yes|       -|        -|          -|          -|    -|
    |  o VITIS_LOOP_53_3_VITIS_LOOP_54_4                       |     -|  7.30|      636|  6.360e+03|       159|        -|     4|        no|       -|        -|          -|          -|    -|
    |   + real_matmul_Pipeline_VITIS_LOOP_56_5                 |     -|  2.22|      155|  1.550e+03|         -|      155|     -|        no|       -|  1 (~0%)|   98 (~0%)|  146 (~0%)|    -|
    |    o VITIS_LOOP_56_5                                     |     -|  7.30|      153|  1.530e+03|         5|        1|   150|       yes|       -|        -|          -|          -|    -|
    +----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| MatA_DRAM | inout     | ap_int<16>* |
| MatB_DRAM | inout     | ap_int<16>* |
| MatC_DRAM | inout     | ap_int<16>* |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          |                                       |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          |                                       |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          |                                       |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location         |
+--------------+-----------+--------+-------+-----------------+-----------------------+
| m_axi_mem    | write     | 2      | 16    | VITIS_LOOP_64_7 | real_matmul.cpp:64:20 |
+--------------+-----------+--------+-------+-----------------+-----------------------+

* All M_AXI Variable Accesses
+--------------+-----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable  | Access Location       | Direction | Burst Status | Length | Loop            | Loop Location         | Resolution | Problem                                                                                               |
+--------------+-----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    |           | real_matmul.cpp:45:19 | read      | Fail         |        |                 |                       | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region.                |
| m_axi_mem    | MatA_DRAM | real_matmul.cpp:47:20 | read      | Widen Fail   |        | VITIS_LOOP_46_2 | real_matmul.cpp:46:20 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | MatA_DRAM | real_matmul.cpp:47:20 | read      | Fail         |        | VITIS_LOOP_27_1 | real_matmul.cpp:27:19 | 214-229    | Could not analyze pattern                                                                             |
| m_axi_mem    | MatA_DRAM | real_matmul.cpp:47:20 | read      | Inferred     | 300    | VITIS_LOOP_45_1 | real_matmul.cpp:45:19 |            |                                                                                                       |
| m_axi_mem    | MatB_DRAM | real_matmul.cpp:48:20 | read      | Fail         |        | VITIS_LOOP_46_2 | real_matmul.cpp:46:20 | 214-230    | Stride is incompatible                                                                                |
| m_axi_mem    | MatC_DRAM | real_matmul.cpp:66:76 | write     | Widen Fail   |        | VITIS_LOOP_64_7 | real_matmul.cpp:64:20 | 214-353    | Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | MatC_DRAM | real_matmul.cpp:66:76 | write     | Fail         |        | VITIS_LOOP_63_6 | real_matmul.cpp:63:19 | 214-230    | Stride is incompatible                                                                                |
| m_axi_mem    | MatC_DRAM | real_matmul.cpp:66:76 | write     | Inferred     | 2      | VITIS_LOOP_64_7 | real_matmul.cpp:64:20 |            |                                                                                                       |
+--------------+-----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| Name                                                    | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+---------------------------------------------------------+-----+--------+------------+-----+--------+---------+
| + real_matmul                                           | 2   |        |            |     |        |         |
|   add_ln27_fu_283_p2                                    | -   |        | add_ln27   | add | fabric | 0       |
|   counter_2_fu_295_p2                                   | -   |        | counter_2  | add | fabric | 0       |
|   mul_7ns_10ns_16_1_1_U28                               | -   |        | mul_ln33   | mul | auto   | 0       |
|   add_ln33_fu_332_p2                                    | -   |        | add_ln33   | add | fabric | 0       |
|   add_ln53_1_fu_362_p2                                  | -   |        | add_ln53_1 | add | fabric | 0       |
|   add_ln53_fu_368_p2                                    | -   |        | add_ln53   | add | fabric | 0       |
|   mul_2ns_9ns_9_1_1_U29                                 | -   |        | mul_ln53   | mul | auto   | 0       |
|   add_ln54_fu_447_p2                                    | -   |        | add_ln54   | add | fabric | 0       |
|   mac_muladd_6ns_9s_14ns_15_4_1_U30                     | 1   |        | mul_ln33_1 | mul | dsp48  | 3       |
|   mac_muladd_6ns_9s_14ns_15_4_1_U30                     | 1   |        | add_ln33_1 | add | dsp48  | 3       |
|   add_ln27_2_fu_402_p2                                  | -   |        | add_ln27_2 | add | fabric | 0       |
|  + real_matmul_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 | 0   |        |            |     |        |         |
|    add_ln45_1_fu_203_p2                                 | -   |        | add_ln45_1 | add | fabric | 0       |
|    add_ln45_fu_212_p2                                   | -   |        | add_ln45   | add | fabric | 0       |
|    mul_2ns_9ns_10_1_1_U1                                | -   |        | mul_ln47   | mul | auto   | 0       |
|    add_ln47_2_fu_382_p2                                 | -   |        | add_ln47_2 | add | fabric | 0       |
|    add_ln48_3_fu_399_p2                                 | -   |        | add_ln48_3 | add | fabric | 0       |
|    mul_8ns_10ns_17_1_1_U2                               | -   |        | mul_ln48   | mul | auto   | 0       |
|    add_ln46_fu_300_p2                                   | -   |        | add_ln46   | add | fabric | 0       |
|  + real_matmul_Pipeline_VITIS_LOOP_56_5                 | 1   |        |            |     |        |         |
|    add_ln56_fu_124_p2                                   | -   |        | add_ln56   | add | fabric | 0       |
|    add_ln57_1_fu_134_p2                                 | -   |        | add_ln57_1 | add | fabric | 0       |
|    add_ln57_2_fu_153_p2                                 | -   |        | add_ln57_2 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U11                   | 1   |        | mul_ln57   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U11                   | 1   |        | add_ln57   | add | dsp48  | 3       |
|  + real_matmul_Pipeline_VITIS_LOOP_63_6                 | 0   |        |            |     |        |         |
|    add_ln63_fu_184_p2                                   | -   |        | add_ln63   | add | fabric | 0       |
|    empty_fu_168_p2                                      | -   |        | empty      | add | fabric | 0       |
|    mul_7ns_10ns_16_1_1_U18                              | -   |        | empty_23   | mul | auto   | 0       |
+---------------------------------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+-----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable  | Storage | Impl | Latency |
+---------------+------+------+--------+-----------+---------+------+---------+
| + real_matmul | 4    | 0    |        |           |         |      |         |
|   MatA_BRAM_U | 1    | -    |        | MatA_BRAM | ram_1p  | auto | 1       |
|   MatB_BRAM_U | 1    | -    |        | MatB_BRAM | ram_1p  | auto | 1       |
+---------------+------+------+--------+-----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+----------------------------------------------+
| Type      | Options                                              | Location                                     |
+-----------+------------------------------------------------------+----------------------------------------------+
| interface | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | real_matmul.cpp:21 in real_matmul, MatA_DRAM |
| interface | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | real_matmul.cpp:22 in real_matmul, MatB_DRAM |
| interface | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | real_matmul.cpp:23 in real_matmul, MatC_DRAM |
| interface | s_axilite port=return                                | real_matmul.cpp:25 in real_matmul, return    |
+-----------+------------------------------------------------------+----------------------------------------------+


