library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cs305_project is
	port (Clk: in std_logic;
		clk_out, data_out: inout std_logic;
		led_left, led_right: out std_logic);
end entity;

architecture behaviour of cs305_project is
begin
	;
end architecture;
