// Seed: 3907579701
module module_0 (
    output wor   id_0,
    input  tri   id_1,
    output uwire id_2,
    output wor   id_3
);
  uwire id_5;
  wire  id_6;
  id_7 :
  assert property (@(posedge id_5 & "") id_7)
  else id_3 = 1'd0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7
);
  assign id_0 = 1;
  assign id_0 = 1;
  module_0(
      id_0, id_5, id_3, id_0
  );
endmodule
