FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Marvell Tauros3 cache controller includes
 *
 * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
 *
 * based on GPL'ed 2.6 kernel sources
 *  (c) Marvell International Ltd.
 */

#ifndef __ASM_ARM_HARDWARE_TAUROS3_H
/* bench 23640.0.0 dfba55ccbeed */
/* bench 23640.0.1 99945f16a5d6 */
/* bench 23640.0.2 575538381d78 */
/* bench 23640.0.3 0416898467f9 */
/* bench 23640.0.4 439af7299398 */
#define __ASM_ARM_HARDWARE_TAUROS3_H

/*
 * Marvell Tauros3 L2CC is compatible with PL310 r0p0
 * but with PREFETCH_CTRL (r2p0) and an additional event counter.
 * Also, there is AUX2_CTRL for some Marvell specific control.
 */

#define TAUROS3_EVENT_CNT2_CFG		0x224
#define TAUROS3_EVENT_CNT2_VAL		0x228
#define TAUROS3_INV_ALL			0x780
#define TAUROS3_CLEAN_ALL		0x784
#define TAUROS3_AUX2_CTRL		0x820

/* Registers shifts and masks */
#define TAUROS3_AUX2_CTRL_LINEFILL_BURST8_EN	(1 << 2)
/* bench 16415.1.0 41c97a7f5fdc */
/* bench 16415.1.1 2174d50288da */
/* bench 16415.1.2 d974f0e7d953 */
/* bench 16415.1.3 2912fa76d5fe */
/* bench 16415.1.4 31756ce9f2af */
/* bench 16415.1.5 c1ffdd3ec05c */
/* bench 16415.1.6 9e35f0fbdb70 */
/* bench 16415.1.7 bfbf1938f340 */
/* bench 24234.0.0 c5a1d9608fe9 */
/* bench 24234.0.1 cf8e08d69480 */
/* bench 24234.0.2 ec9052ad5f5c */
/* bench 24234.0.3 7b114012f95c */
