 AHB-to-APB
     To design and simulate a synthesizable AHB to APB bridge interface using Verilog and run single read and 
 single write tests using AHB Master and APB Slave testbenches. The bridge unit converts system bus transfers 
 into APB transfers.
 
