#define REG23x17_IODIRA_BNK0   0x00
#define REG23x17_IODIRB_BNK0   0x01
#define REG23x17_IPOLA_BNK0    0x02
#define REG23x17_IPOLB_BNK0    0x03
#define REG23x17_GPINTENA_BNK0 0x04
#define REG23x17_GPINTENB_BNK0 0x05
#define REG23x17_DEFVALA_BNK0  0x06
#define REG23x17_DEFVALB_BNK0  0x07
#define REG23x17_INTCONA_BNK0  0x08
#define REG23x17_INTCONB_BNK0  0x09
#define REG23x17_IOCONA_BNK0   0x0A
#define REG23x17_IOCONB_BNK0   0x0B
#define REG23x17_GPPUA_BNK0    0x0C
#define REG23x17_GPPUB_BNK0    0x0D
#define REG23x17_INTFA_BNK0    0x0E
#define REG23x17_INTFB_BNK0    0x0F
#define REG23x17_INTCAPA_BNK0  0x10
#define REG23x17_INTCAPB_BNK0  0x11
#define REG23x17_GPIOA_BNK0    0x12
#define REG23x17_GPIOB_BNK0    0x13
#define REG23x17_OLATA_BNK0    0x14
#define REG23x17_OLATB_BNK0    0x15

#define REG23x17_IODIRA_BNK1   0x00
#define REG23x17_IPOLA_BNK1    0x01
#define REG23x17_GPINTENA_BNK1 0x02
#define REG23x17_DEFVALA_BNK1  0x03
#define REG23x17_INTCONA_BNK1  0x04
#define REG23x17_IOCONA_BNK1   0x05 
#define REG23x17_GPPUA_BNK1    0x06
#define REG23x17_INTFA_BNK1    0x07
#define REG23x17_INTCAPA_BNK1  0x08
#define REG23x17_GPIOA_BNK1    0x09
#define REG23x17_OLATA_BNK1    0x0A
#define REG23x17_IODIRB_BNK1   0x10
#define REG23x17_IPOLB_BNK1    0x11
#define REG23x17_GPINTENB_BNK1 0x12
#define REG23x17_DEFVALB_BNK1  0x13
#define REG23x17_INTCONB_BNK1  0x14
#define REG23x17_IOCONB_BNK1   0x15
#define REG23x17_GPPUB_BNK1    0x16
#define REG23x17_INTFB_BNK1    0x17
#define REG23x17_INTCAPB_BNK1  0x18
#define REG23x17_GPIOB_BNK1    0x19
#define REG23x17_OLATB_BNK1    0x1A

/*MSB(7) BANK is 0|MIRROR is intA=intB|SequenceMode Enabled|ThruRateControl Enabled */
/*       HWAddr Disabled(23S17)|INTOpenDrain Disabled|0(Zero) LSB(0)*/
#define VAL23x17_IOCON_PORDEF    0x00

#define VAL23X17_IOCON_BNK1 (0x01<<7)
#define VAL23X17_IOCON_BNK0 0x00
#define VAL23X17_IOCON_MIRR_EN 0x00 
#define VAL23X17_IOCON_MIRR_NO (0x01<<6)
#define VAL23X17_IOCON_MODE_SEQ 0x00
#define VAL23X17_IOCON_MODE_BYT (0x01<<5)
#define VAL23X17_IOCON_THRUCTRL_EN 0x00
#define VAL23X17_IOCON_THRUCTRL_NO (0x01<<4)
#define VAL23X17_IOCON_HWADDR_EN (0x01<<3)
#define VAL23X17_IOCON_HWADDR_DS 0x00
#define VAL23X17_IOCON_OPDRAIN_EN (0x01<<2)
#define VAL23X17_IOCON_OPDRAIN_NO 0x00

#define VAL23X17_IOCON_INTACT_HIGH (0x01<<1)
#define VAL23X17_IOCON_INTACT_LOW 0x00
