Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jan  4 11:29:40 2024
| Host         : PC-CAUTERO-NEW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file red_pitaya_top_timing_summary_routed.rpt -pb red_pitaya_top_timing_summary_routed.pb -rpx red_pitaya_top_timing_summary_routed.rpx -warn_on_violation
| Design       : red_pitaya_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_daisy/tx_cfg_sel_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: i_hk/daisy_mode_o_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.316     -535.610                    247                 6166        0.052        0.000                      0                 6166        1.000        0.000                       0                  2887  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.000}        8.000           125.000         
  clk_fb          {0.000 4.000}        8.000           125.000         
  pll_adc_clk     {0.000 4.000}        8.000           125.000         
  pll_dac_clk_1x  {0.000 4.000}        8.000           125.000         
  pll_dac_clk_2p  {-0.500 1.500}       4.000           250.000         
  pll_dac_clk_2x  {0.000 2.000}        4.000           250.000         
  pll_ser_clk     {0.000 2.000}        4.000           250.000         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         
  par_clk         {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.000        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.751        0.000                       0                     2  
  pll_adc_clk          -6.316     -535.610                    247                 3499        0.072        0.000                      0                 3499        3.020        0.000                       0                  1553  
  pll_dac_clk_1x        0.330        0.000                      0                   45        0.355        0.000                      0                   45        3.500        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.845        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.845        0.000                       0                     3  
  pll_ser_clk                                                                                                                                                       1.845        0.000                       0                     4  
clk_fpga_0              5.135        0.000                      0                   32        0.262        0.000                      0                   32        3.500        0.000                       0                    33  
clk_fpga_3              0.198        0.000                      0                 1969        0.056        0.000                      0                 1969        1.000        0.000                       0                   965  
rx_clk                                                                                                                                                              2.333        0.000                       0                     4  
  par_clk               3.937        0.000                      0                  460        0.052        0.000                      0                  460        3.020        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           3.811        0.000                      0                   28        0.057        0.000                      0                   28  
par_clk         pll_adc_clk           4.104        0.000                      0                  114        0.165        0.000                      0                  114  
pll_adc_clk     pll_dac_clk_1x        1.171        0.000                      0                   28        0.058        0.000                      0                   28  
pll_adc_clk     par_clk               0.924        0.000                      0                   85        0.318        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  pll_adc_clk        par_clk                  2.190        0.000                      0                   17        1.293        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_i[1] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  pll/pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          247  Failing Endpoints,  Worst Slack       -6.316ns,  Total Violation     -535.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_13/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        14.000ns  (logic 8.229ns (58.779%)  route 5.771ns (41.221%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  i_pid/ma1/y_delayed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.211    i_pid/ma1/y_delayed0_carry__5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.559 r  i_pid/ma1/y_delayed0_carry__6/O[1]
                         net (fo=3, routed)           0.352    19.910    i_pid/ma1/ay_1_m/p_0_in[29]
    SLICE_X8Y45          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_13/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X8Y45          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_13/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)       -0.192    13.594    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_13
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -19.910    
  -------------------------------------------------------------------
                         slack                                 -6.316    

Slack (VIOLATED) :        -6.309ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.931ns  (logic 8.229ns (59.070%)  route 5.702ns (40.930%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  i_pid/ma1/y_delayed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.211    i_pid/ma1/y_delayed0_carry__5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.559 r  i_pid/ma1/y_delayed0_carry__6/O[1]
                         net (fo=3, routed)           0.283    19.841    i_pid/ma1/ay_1_m/p_0_in[29]
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.254    13.532    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         13.532    
                         arrival time                         -19.841    
  -------------------------------------------------------------------
                         slack                                 -6.309    

Slack (VIOLATED) :        -6.279ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_21/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 8.001ns (57.641%)  route 5.880ns (42.359%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.331 r  i_pid/ma1/y_delayed0_carry__4/O[1]
                         net (fo=3, routed)           0.460    19.791    i_pid/ma1/ay_1_m/p_0_in[21]
    SLICE_X7Y41          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_21/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.505    13.395    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X7Y41          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_21/C
                         clock pessimism              0.458    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)       -0.272    13.512    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_21
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                 -6.279    

Slack (VIOLATED) :        -6.277ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_18/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.911ns  (logic 8.002ns (57.524%)  route 5.909ns (42.476%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.332 r  i_pid/ma1/y_delayed0_carry__5/O[0]
                         net (fo=3, routed)           0.489    19.821    i_pid/ma1/ay_1_m/p_0_in[24]
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_18/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_18/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.242    13.544    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_18
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                         -19.821    
  -------------------------------------------------------------------
                         slack                                 -6.277    

Slack (VIOLATED) :        -6.238ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_17/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.869ns  (logic 8.115ns (58.511%)  route 5.754ns (41.489%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.445 r  i_pid/ma1/y_delayed0_carry__5/O[1]
                         net (fo=3, routed)           0.335    19.779    i_pid/ma1/ay_1_m/p_0_in[25]
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_17/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_17/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.245    13.541    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_17
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -19.779    
  -------------------------------------------------------------------
                         slack                                 -6.238    

Slack (VIOLATED) :        -6.238ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.870ns  (logic 8.116ns (58.514%)  route 5.754ns (41.486%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  i_pid/ma1/y_delayed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.211    i_pid/ma1/y_delayed0_carry__5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.446 r  i_pid/ma1/y_delayed0_carry__6/O[0]
                         net (fo=3, routed)           0.335    19.780    i_pid/ma1/ay_1_m/p_0_in[28]
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_1/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.244    13.542    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.542    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                 -6.238    

Slack (VIOLATED) :        -6.228ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.873ns  (logic 8.096ns (58.358%)  route 5.777ns (41.642%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.426 r  i_pid/ma1/y_delayed0_carry__5/O[3]
                         net (fo=3, routed)           0.357    19.783    i_pid/ma1/ay_1_m/p_0_in[27]
    SLICE_X7Y42          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.505    13.395    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X7Y42          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_2/C
                         clock pessimism              0.458    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.229    13.555    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -19.783    
  -------------------------------------------------------------------
                         slack                                 -6.228    

Slack (VIOLATED) :        -6.226ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.869ns  (logic 8.115ns (58.511%)  route 5.754ns (41.489%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    19.445 r  i_pid/ma1/y_delayed0_carry__5/O[1]
                         net (fo=3, routed)           0.335    19.779    i_pid/ma1/ay_1_m/p_0_in[25]
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y43          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_4/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)       -0.233    13.553    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         13.553    
                         arrival time                         -19.779    
  -------------------------------------------------------------------
                         slack                                 -6.226    

Slack (VIOLATED) :        -6.226ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_14/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.870ns  (logic 8.116ns (58.514%)  route 5.754ns (41.486%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 13.397 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  i_pid/ma1/y_delayed0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    19.211    i_pid/ma1/y_delayed0_carry__5_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    19.446 r  i_pid/ma1/y_delayed0_carry__6/O[0]
                         net (fo=3, routed)           0.335    19.780    i_pid/ma1/ay_1_m/p_0_in[28]
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_14/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.507    13.397    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X9Y44          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_14/C
                         clock pessimism              0.458    13.855    
                         clock uncertainty           -0.069    13.786    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.232    13.554    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_14
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -19.780    
  -------------------------------------------------------------------
                         slack                                 -6.226    

Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 i_pid/fakeDelay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_15/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.873ns  (logic 8.096ns (58.358%)  route 5.777ns (41.642%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 LUT2=1 LUT6=4 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 13.395 - 8.000 ) 
    Source Clock Delay      (SCD):    5.910ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.677     5.910    i_pid/adc_clk
    SLICE_X15Y48         FDRE                                         r  i_pid/fakeDelay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456     6.366 f  i_pid/fakeDelay_reg[1]/Q
                         net (fo=4, routed)           0.829     7.196    i_pid/delay1/Q[1]
    SLICE_X15Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.320 f  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_11/O
                         net (fo=7, routed)           0.498     7.817    i_pid/delay1/fakeDelay_reg[5]
    SLICE_X15Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.941 r  i_pid/delay1/delay_buffer_reg[600][0]_srl32_i_6/O
                         net (fo=229, routed)         1.528     9.469    i_pid/delay1/nOfDelays_saturated[0]
    SLICE_X16Y44         SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     9.593 r  i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/Q
                         net (fo=1, routed)           0.000     9.593    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11_n_0
    SLICE_X16Y44         MUXF7 (Prop_muxf7_I0_O)      0.241     9.834 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__5/O
                         net (fo=1, routed)           0.000     9.834    i_pid/delay1/delay_buffer_reg[600][11]_mux__5_n_0
    SLICE_X16Y44         MUXF8 (Prop_muxf8_I0_O)      0.098     9.932 r  i_pid/delay1/delay_buffer_reg[600][11]_mux__12/O
                         net (fo=1, routed)           0.652    10.583    i_pid/delay1/delay_buffer_reg[600][11]_mux__12_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I0_O)        0.319    10.902 r  i_pid/delay1/full_aByb_i_24/O
                         net (fo=1, routed)           0.161    11.064    i_pid/delay1/full_aByb_i_24_n_0
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.124    11.188 r  i_pid/delay1/full_aByb_i_3__0_comp/O
                         net (fo=5, routed)           0.858    12.045    i_pid/ma1/bx_m/dat_delayed[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    15.896 r  i_pid/ma1/bx_m/full_aByb/PCOUT[47]
                         net (fo=1, routed)           0.002    15.898    i_pid/ma1/bx_m/full_aByb_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.416 r  i_pid/ma1/bx_m/full_aByb__0/P[0]
                         net (fo=1, routed)           0.892    18.309    i_pid/ma1/ay_1_m/full_aByb__1[17]
    SLICE_X9Y40          LUT2 (Prop_lut2_I1_O)        0.124    18.433 r  i_pid/ma1/ay_1_m/y_delayed0_carry__3_i_3/O
                         net (fo=1, routed)           0.000    18.433    i_pid/ma1/ay_1_m_n_47
    SLICE_X9Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.983 r  i_pid/ma1/y_delayed0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.983    i_pid/ma1/y_delayed0_carry__3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  i_pid/ma1/y_delayed0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    19.097    i_pid/ma1/y_delayed0_carry__4_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    19.426 r  i_pid/ma1/y_delayed0_carry__5/O[3]
                         net (fo=3, routed)           0.357    19.783    i_pid/ma1/ay_1_m/p_0_in[27]
    SLICE_X7Y42          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_15/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.505    13.395    i_pid/ma1/ay_1_m/adc_clk
    SLICE_X7Y42          FDRE                                         r  i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_15/C
                         clock pessimism              0.458    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X7Y42          FDRE (Setup_fdre_C_D)       -0.225    13.559    i_pid/ma1/ay_1_m/full_aByb_carry__6_i_1_psdsp_15
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                         -19.783    
  -------------------------------------------------------------------
                         slack                                 -6.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tx_sys_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_cfg_dat_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.006%)  route 0.274ns (65.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X19Y50         FDRE                                         r  i_daisy/cfg_tx_sys_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_daisy/cfg_tx_sys_reg[24]/Q
                         net (fo=2, routed)           0.274     2.392    i_daisy/cfg_tx_sys_reg[31]_0[9]
    SLICE_X23Y49         FDRE                                         r  i_daisy/tx_cfg_dat_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.829     2.370    i_daisy/adc_clk
    SLICE_X23Y49         FDRE                                         r  i_daisy/tx_cfg_dat_reg[8]/C
                         clock pessimism             -0.125     2.245    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.075     2.320    i_daisy/tx_cfg_dat_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.347%)  route 0.296ns (58.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X8Y49          FDRE                                         r  i_hk/dna_value_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_hk/dna_value_reg[18]/Q
                         net (fo=2, routed)           0.296     2.443    ps/axi_slave_gp0/sys_rdata_reg[24][18]
    SLICE_X8Y51          LUT6 (Prop_lut6_I1_O)        0.045     2.488 r  ps/axi_slave_gp0/sys_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     2.488    i_hk/D[18]
    SLICE_X8Y51          FDRE                                         r  i_hk/sys_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.834     2.375    i_hk/adc_clk
    SLICE_X8Y51          FDRE                                         r  i_hk/sys_rdata_reg[18]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.121     2.371    i_hk/sys_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_pid/sys_rdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.317%)  route 0.299ns (61.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.563     1.978    i_pid/adc_clk
    SLICE_X15Y46         FDRE                                         r  i_pid/sys_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  i_pid/sys_rdata_reg[16]/Q
                         net (fo=1, routed)           0.299     2.419    ps/axi_slave_gp0/axi\\.RDATA_reg[16]_1
    SLICE_X9Y50          LUT6 (Prop_lut6_I2_O)        0.045     2.464 r  ps/axi_slave_gp0/axi\\.RDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     2.464    ps/axi_slave_gp0/ps_sys\\.rdata[16]
    SLICE_X9Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.834     2.375    ps/axi_slave_gp0/adc_clk
    SLICE_X9Y50          FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[16]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.092     2.342    ps/axi_slave_gp0/axi\\.RDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/sys_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.246ns (47.743%)  route 0.269ns (52.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.565     1.980    i_hk/adc_clk
    SLICE_X6Y50          FDRE                                         r  i_hk/dna_value_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.148     2.128 r  i_hk/dna_value_reg[44]/Q
                         net (fo=2, routed)           0.269     2.398    ps/axi_slave_gp0/sys_rdata_reg[24][44]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.098     2.496 r  ps/axi_slave_gp0/sys_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.496    i_hk/D[12]
    SLICE_X6Y48          FDRE                                         r  i_hk/sys_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.835     2.376    i_hk/adc_clk
    SLICE_X6Y48          FDRE                                         r  i_hk/sys_rdata_reg[12]/C
                         clock pessimism             -0.125     2.251    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.121     2.372    i_hk/sys_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.372    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 i_pid/filterCoefficient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pid/sys_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.326%)  route 0.299ns (61.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_pid/adc_clk
    SLICE_X11Y48         FDRE                                         r  i_pid/filterCoefficient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_pid/filterCoefficient_reg[27]/Q
                         net (fo=2, routed)           0.299     2.422    ps/axi_slave_gp0/sys_rdata_reg[29][17]
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.045     2.467 r  ps/axi_slave_gp0/sys_rdata[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.467    i_pid/sys_rdata_reg[27]_1
    SLICE_X13Y51         FDRE                                         r  i_pid/sys_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.834     2.375    i_pid/adc_clk
    SLICE_X13Y51         FDRE                                         r  i_pid/sys_rdata_reg[27]/C
                         clock pessimism             -0.125     2.250    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     2.342    i_pid/sys_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 i_hk/sys_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.090%)  route 0.276ns (56.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.565     1.980    i_hk/adc_clk
    SLICE_X8Y51          FDRE                                         r  i_hk/sys_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     2.144 r  i_hk/sys_rdata_reg[17]/Q
                         net (fo=1, routed)           0.276     2.420    ps/axi_slave_gp0/axi\\.RDATA_reg[31]_1[17]
    SLICE_X15Y49         LUT6 (Prop_lut6_I4_O)        0.045     2.465 r  ps/axi_slave_gp0/axi\\.RDATA[17]_i_1/O
                         net (fo=1, routed)           0.000     2.465    ps/axi_slave_gp0/ps_sys\\.rdata[17]
    SLICE_X15Y49         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.832     2.373    ps/axi_slave_gp0/adc_clk
    SLICE_X15Y49         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[17]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     2.339    ps/axi_slave_gp0/axi\\.RDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.339    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_daisy/sys_rdata_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ps/axi_slave_gp0/axi\\.RDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.814%)  route 0.306ns (62.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_daisy/adc_clk
    SLICE_X17Y50         FDRE                                         r  i_daisy/sys_rdata_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_daisy/sys_rdata_o_reg[19]/Q
                         net (fo=1, routed)           0.306     2.424    ps/axi_slave_gp0/axi\\.RDATA_reg[19]_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.469 r  ps/axi_slave_gp0/axi\\.RDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     2.469    ps/axi_slave_gp0/ps_sys\\.rdata[19]
    SLICE_X15Y49         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.832     2.373    ps/axi_slave_gp0/adc_clk
    SLICE_X15Y49         FDRE                                         r  ps/axi_slave_gp0/axi\\.RDATA_reg[19]/C
                         clock pessimism             -0.125     2.248    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.092     2.340    ps/axi_slave_gp0/axi\\.RDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_daisy/cfg_tx_sys_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_cfg_dat_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.269%)  route 0.296ns (67.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.564     1.979    i_daisy/adc_clk
    SLICE_X19Y47         FDRE                                         r  i_daisy/cfg_tx_sys_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_daisy/cfg_tx_sys_reg[18]/Q
                         net (fo=2, routed)           0.296     2.416    i_daisy/cfg_tx_sys_reg[31]_0[3]
    SLICE_X23Y49         FDRE                                         r  i_daisy/tx_cfg_dat_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.829     2.370    i_daisy/adc_clk
    SLICE_X23Y49         FDRE                                         r  i_daisy/tx_cfg_dat_reg[2]/C
                         clock pessimism             -0.130     2.240    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.046     2.286    i_daisy/tx_cfg_dat_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.453%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.564     1.979    i_hk/adc_clk
    SLICE_X13Y53         FDRE                                         r  i_hk/dna_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     2.120 r  i_hk/dna_value_reg[2]/Q
                         net (fo=2, routed)           0.068     2.188    i_hk/dna_value_reg[56]_0[2]
    SLICE_X13Y53         FDRE                                         r  i_hk/dna_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.833     2.374    i_hk/adc_clk
    SLICE_X13Y53         FDRE                                         r  i_hk/dna_value_reg[3]/C
                         clock pessimism             -0.395     1.979    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.075     2.054    i_hk/dna_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 i_hk/dna_value_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_hk/dna_value_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.048%)  route 0.304ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X8Y49          FDRE                                         r  i_hk/dna_value_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     2.146 r  i_hk/dna_value_reg[50]/Q
                         net (fo=2, routed)           0.304     2.450    i_hk/dna_value_reg[56]_0[50]
    SLICE_X8Y54          FDRE                                         r  i_hk/dna_value_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.833     2.374    i_hk/adc_clk
    SLICE_X8Y54          FDRE                                         r  i_hk/dna_value_reg[51]/C
                         clock pessimism             -0.125     2.249    
    SLICE_X8Y54          FDRE (Hold_fdre_C_D)         0.064     2.313    i_hk/dna_value_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y16     i_pid/i_pid11/ki_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.000       4.116      DSP48_X1Y14     i_pid/i_pid12/ki_mult_reg/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y13     i_pid/i_pid11/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y15     i_pid/i_pid12/kp_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y17     i_pid/i_pid12/kd_mult/CLK
Min Period        n/a     DSP48E1/CLK        n/a            3.558         8.000       4.442      DSP48_X1Y12     i_pid/i_pid11/kd_mult/CLK
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   bufg_adc_clk/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         8.000       6.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X25Y41    adc_dat_reg[0][0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__1/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__1/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__2/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y47    i_pid/delay1/delay_buffer_reg[600][11]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y49    i_pid/delay1/delay_buffer_reg[600][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X12Y49    i_pid/delay1/delay_buffer_reg[600][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y47    i_pid/delay1/delay_buffer_reg[600][10]_srl32__10/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X20Y43    i_pid/delay1/delay_buffer_reg[600][10]_srl32__3/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X20Y43    i_pid/delay1/delay_buffer_reg[600][10]_srl32__4/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X20Y43    i_pid/delay1/delay_buffer_reg[600][10]_srl32__5/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X20Y43    i_pid/delay1/delay_buffer_reg[600][10]_srl32__6/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y47    i_pid/delay1/delay_buffer_reg[600][10]_srl32__7/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y47    i_pid/delay1/delay_buffer_reg[600][10]_srl32__8/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y47    i_pid/delay1/delay_buffer_reg[600][10]_srl32__9/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y46    i_pid/delay1/delay_buffer_reg[600][11]_srl32__10/CLK
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.980         4.000       3.020      SLICE_X16Y44    i_pid/delay1/delay_buffer_reg[600][11]_srl32__11/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[11]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.456ns (16.826%)  route 2.254ns (83.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.254     8.685    dac_rst
    OLOGIC_X0Y69         ODDR                                         r  oddr_dac_dat[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y69         ODDR                                         f  oddr_dac_dat[11]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[11]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[12]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.686ns  (logic 0.456ns (16.976%)  route 2.230ns (83.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.230     8.661    dac_rst
    OLOGIC_X0Y91         ODDR                                         r  oddr_dac_dat[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y91         ODDR                                         f  oddr_dac_dat[12]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[12]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[6]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.456ns (17.268%)  route 2.185ns (82.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.185     8.616    dac_rst
    OLOGIC_X0Y66         ODDR                                         r  oddr_dac_dat[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y66         ODDR                                         f  oddr_dac_dat[6]/C
                         clock pessimism              0.457     9.887    
                         clock uncertainty           -0.069     9.818    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     9.020    oddr_dac_dat[6]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.299%)  route 2.180ns (82.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.180     8.611    dac_rst
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.518ns (20.960%)  route 1.953ns (79.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.984ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.751     5.984    dac_clk_1x
    SLICE_X38Y41         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518     6.502 r  dac_dat_a_reg[0]/Q
                         net (fo=1, routed)           1.953     8.455    dac_dat_a[0]
    OLOGIC_X0Y86         ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y86         ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.343     9.773    
                         clock uncertainty           -0.069     9.704    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_D2)      -0.834     8.870    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          8.870    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[10]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.456ns (17.794%)  route 2.107ns (82.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.425ns = ( 9.425 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.107     8.538    dac_rst
    OLOGIC_X0Y70         ODDR                                         r  oddr_dac_dat[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.535     9.425    dac_clk_1x
    OLOGIC_X0Y70         ODDR                                         f  oddr_dac_dat[10]/C
                         clock pessimism              0.457     9.883    
                         clock uncertainty           -0.069     9.814    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     9.016    oddr_dac_dat[10]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[7]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.456ns (18.223%)  route 2.046ns (81.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 9.429 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.046     8.477    dac_rst
    OLOGIC_X0Y65         ODDR                                         r  oddr_dac_dat[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.539     9.429    dac_clk_1x
    OLOGIC_X0Y65         ODDR                                         f  oddr_dac_dat[7]/C
                         clock pessimism              0.457     9.887    
                         clock uncertainty           -0.069     9.818    
    OLOGIC_X0Y65         ODDR (Setup_oddr_C_R)       -0.798     9.020    oddr_dac_dat[7]
  -------------------------------------------------------------------
                         required time                          9.020    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.456ns (18.229%)  route 2.045ns (81.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.045     8.477    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         f  oddr_dac_dat[9]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.456ns (18.258%)  route 2.042ns (81.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.430ns = ( 9.430 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.042     8.473    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.540     9.430    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         f  oddr_dac_dat[1]/C
                         clock pessimism              0.457     9.888    
                         clock uncertainty           -0.069     9.819    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     9.021    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pll_dac_clk_1x fall@4.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.509%)  route 2.008ns (81.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 9.434 - 4.000 ) 
    Source Clock Delay      (SCD):    5.975ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     2.378 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.754     4.132    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.742     5.975    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     6.431 r  dac_rst_reg/Q
                         net (fo=17, routed)          2.008     8.439    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     4.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  i_clk/O
                         net (fo=1, routed)           1.181     6.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     6.205 f  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594     7.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.890 f  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.544     9.434    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         f  oddr_dac_dat[13]/C
                         clock pessimism              0.457     9.892    
                         clock uncertainty           -0.069     9.823    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     9.025    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.369%)  route 0.720ns (83.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.720     2.866    dac_rst
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y57         ODDR                                         r  oddr_dac_sel/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[3]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.116%)  route 0.734ns (83.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.734     2.879    dac_rst
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y81         ODDR                                         r  oddr_dac_dat[3]/C
                         clock pessimism             -0.360     2.030    
    OLOGIC_X0Y81         ODDR (Hold_oddr_C_R)         0.476     2.506    oddr_dac_dat[3]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[5]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.552%)  route 0.766ns (84.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.766     2.911    dac_rst
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y79         ODDR                                         r  oddr_dac_dat[5]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[5]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.911    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[2]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.141ns (15.028%)  route 0.797ns (84.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.797     2.943    dac_rst
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.849     2.390    dac_clk_1x
    OLOGIC_X0Y82         ODDR                                         r  oddr_dac_dat[2]/C
                         clock pessimism             -0.360     2.030    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.506    oddr_dac_dat[2]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[4]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.391%)  route 0.839ns (85.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.839     2.984    dac_rst
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    OLOGIC_X0Y80         ODDR                                         r  oddr_dac_dat[4]/C
                         clock pessimism             -0.360     2.028    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.504    oddr_dac_dat[4]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[13]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.141ns (13.841%)  route 0.878ns (86.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.878     3.023    dac_rst
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y92         ODDR                                         r  oddr_dac_dat[13]/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.510    oddr_dac_dat[13]
  -------------------------------------------------------------------
                         required time                         -2.510    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[8]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.141ns (13.623%)  route 0.894ns (86.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.894     3.039    dac_rst
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y64         ODDR                                         r  oddr_dac_dat[8]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[8]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_rst/D1
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.914%)  route 0.347ns (71.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.347     2.492    dac_rst
    OLOGIC_X0Y58         ODDR                                         r  oddr_dac_rst/D1
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.853     2.394    dac_clk_1x
    OLOGIC_X0Y58         ODDR                                         r  oddr_dac_rst/C
                         clock pessimism             -0.360     2.034    
    OLOGIC_X0Y58         ODDR (Hold_oddr_C_D1)       -0.093     1.941    oddr_dac_rst
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[1]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.141ns (13.134%)  route 0.933ns (86.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.933     3.078    dac_rst
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y85         ODDR                                         r  oddr_dac_dat[1]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y85         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[1]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.078    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oddr_dac_dat[9]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.141ns (12.942%)  route 0.948ns (87.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.893 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.497     1.390    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.589     2.004    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.141     2.145 r  dac_rst_reg/Q
                         net (fo=17, routed)          0.948     3.094    dac_rst
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.851     2.392    dac_clk_1x
    OLOGIC_X0Y63         ODDR                                         r  oddr_dac_dat[9]/C
                         clock pessimism             -0.360     2.032    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.508    oddr_dac_dat[9]
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  0.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3   bufg_dac_clk_1x/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    oddr_dac_dat[0]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    oddr_dac_dat[10]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    oddr_dac_dat[11]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    oddr_dac_dat[12]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    oddr_dac_dat[13]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    oddr_dac_dat[1]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    oddr_dac_dat[2]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    oddr_dac_dat[3]/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    oddr_dac_dat[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X41Y57    dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y57    dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y57    dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y57    dac_dat_b_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y57    dac_rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y41    dac_dat_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y41    dac_dat_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    dac_dat_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    dac_dat_a_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    dac_dat_a_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52    dac_dat_a_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52    dac_dat_a_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52    dac_dat_a_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y52    dac_dat_b_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y67    dac_dat_b_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X39Y44    dac_dat_b_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52    dac_dat_b_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52    dac_dat_b_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y52    dac_dat_b_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y5   bufg_dac_clk_2p/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    oddr_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6   bufg_dac_clk_2x/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    oddr_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   bufg_ser_clk/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         4.000       2.333      OLOGIC_X0Y46    i_daisy/i_tx/i_oserdese/CLK
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y28    i_daisy/i_tx/ODDR_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  pll/pll/CLKOUT4
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 2.148ns (77.409%)  route 0.627ns (22.591%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.753 r  locked_pll_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.753    locked_pll_cnt_reg[28]_i_1_n_6
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[29]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.753    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 2.127ns (77.236%)  route 0.627ns (22.764%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.732 r  locked_pll_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.732    locked_pll_cnt_reg[28]_i_1_n_4
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[31]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.680ns  (logic 2.053ns (76.608%)  route 0.627ns (23.392%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.658 r  locked_pll_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.658    locked_pll_cnt_reg[28]_i_1_n_5
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[30]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 2.037ns (76.467%)  route 0.627ns (23.533%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.419 r  locked_pll_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.419    locked_pll_cnt_reg[24]_i_1_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.642 r  locked_pll_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.642    locked_pll_cnt_reg[28]_i_1_n_7
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[28]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 2.034ns (76.441%)  route 0.627ns (23.559%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.639 r  locked_pll_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.639    locked_pll_cnt_reg[24]_i_1_n_6
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[25]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.640ns  (logic 2.013ns (76.253%)  route 0.627ns (23.747%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.618 r  locked_pll_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.618    locked_pll_cnt_reg[24]_i_1_n_4
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[27]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 1.939ns (75.569%)  route 0.627ns (24.432%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.544 r  locked_pll_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.544    locked_pll_cnt_reg[24]_i_1_n_5
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[26]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.544    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.923ns (75.415%)  route 0.627ns (24.585%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.305 r  locked_pll_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.305    locked_pll_cnt_reg[20]_i_1_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.528 r  locked_pll_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.528    locked_pll_cnt_reg[24]_i_1_n_7
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.495    10.687    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[24]/C
                         clock pessimism              0.264    10.951    
                         clock uncertainty           -0.125    10.826    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.062    10.888    locked_pll_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.920ns (75.386%)  route 0.627ns (24.614%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.525 r  locked_pll_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.525    locked_pll_cnt_reg[20]_i_1_n_6
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.496    10.688    fclk[0]
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[21]/C
                         clock pessimism              0.264    10.952    
                         clock uncertainty           -0.125    10.827    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.062    10.889    locked_pll_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.385ns  (required time - arrival time)
  Source:                 locked_pll_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.899ns (75.182%)  route 0.627ns (24.818%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 10.688 - 8.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.670     2.978    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  locked_pll_cnt_reg[1]/Q
                         net (fo=2, routed)           0.627     4.061    locked_pll_cnt_reg[1]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     4.735 r  locked_pll_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    locked_pll_cnt_reg[0]_i_2_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.849 r  locked_pll_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.849    locked_pll_cnt_reg[4]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.963 r  locked_pll_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.963    locked_pll_cnt_reg[8]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.077 r  locked_pll_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.077    locked_pll_cnt_reg[12]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.191 r  locked_pll_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.191    locked_pll_cnt_reg[16]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.504 r  locked_pll_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.504    locked_pll_cnt_reg[20]_i_1_n_4
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     9.192 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          1.496    10.688    fclk[0]
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[23]/C
                         clock pessimism              0.264    10.952    
                         clock uncertainty           -0.125    10.827    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.062    10.889    locked_pll_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -5.504    
  -------------------------------------------------------------------
                         slack                                  5.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.562     0.903    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  locked_pll_cnt_reg[31]/Q
                         net (fo=2, routed)           0.118     1.162    locked_pll_cnt_reg[31]
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.270 r  locked_pll_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.270    locked_pll_cnt_reg[28]_i_1_n_4
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.831     1.201    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[31]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.105     1.008    locked_pll_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.563     0.904    fclk[0]
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  locked_pll_cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.165    locked_pll_cnt_reg[19]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.273 r  locked_pll_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.273    locked_pll_cnt_reg[16]_i_1_n_4
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.832     1.202    fclk[0]
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[19]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.105     1.009    locked_pll_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.563     0.904    fclk[0]
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  locked_pll_cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.165    locked_pll_cnt_reg[23]
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.273 r  locked_pll_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.273    locked_pll_cnt_reg[20]_i_1_n_4
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.832     1.202    fclk[0]
    SLICE_X11Y58         FDRE                                         r  locked_pll_cnt_reg[23]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.105     1.009    locked_pll_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.563     0.904    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  locked_pll_cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.165    locked_pll_cnt_reg[27]
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.273 r  locked_pll_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.273    locked_pll_cnt_reg[24]_i_1_n_4
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.832     1.202    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[27]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.105     1.009    locked_pll_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.564     0.905    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  locked_pll_cnt_reg[3]/Q
                         net (fo=2, routed)           0.122     1.167    locked_pll_cnt_reg[3]
    SLICE_X11Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.275 r  locked_pll_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.275    locked_pll_cnt_reg[0]_i_2_n_4
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.833     1.203    fclk[0]
    SLICE_X11Y53         FDRE                                         r  locked_pll_cnt_reg[3]/C
                         clock pessimism             -0.298     0.905    
    SLICE_X11Y53         FDRE (Hold_fdre_C_D)         0.105     1.010    locked_pll_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.564     0.905    fclk[0]
    SLICE_X11Y55         FDRE                                         r  locked_pll_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  locked_pll_cnt_reg[11]/Q
                         net (fo=2, routed)           0.123     1.168    locked_pll_cnt_reg[11]
    SLICE_X11Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.276 r  locked_pll_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    locked_pll_cnt_reg[8]_i_1_n_4
    SLICE_X11Y55         FDRE                                         r  locked_pll_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.833     1.203    fclk[0]
    SLICE_X11Y55         FDRE                                         r  locked_pll_cnt_reg[11]/C
                         clock pessimism             -0.298     0.905    
    SLICE_X11Y55         FDRE (Hold_fdre_C_D)         0.105     1.010    locked_pll_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.564     0.905    fclk[0]
    SLICE_X11Y56         FDRE                                         r  locked_pll_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  locked_pll_cnt_reg[15]/Q
                         net (fo=2, routed)           0.123     1.168    locked_pll_cnt_reg[15]
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.276 r  locked_pll_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.276    locked_pll_cnt_reg[12]_i_1_n_4
    SLICE_X11Y56         FDRE                                         r  locked_pll_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.833     1.203    fclk[0]
    SLICE_X11Y56         FDRE                                         r  locked_pll_cnt_reg[15]/C
                         clock pessimism             -0.298     0.905    
    SLICE_X11Y56         FDRE (Hold_fdre_C_D)         0.105     1.010    locked_pll_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.563     0.904    fclk[0]
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  locked_pll_cnt_reg[16]/Q
                         net (fo=2, routed)           0.117     1.162    locked_pll_cnt_reg[16]
    SLICE_X11Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.277 r  locked_pll_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.277    locked_pll_cnt_reg[16]_i_1_n_7
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.832     1.202    fclk[0]
    SLICE_X11Y57         FDRE                                         r  locked_pll_cnt_reg[16]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.105     1.009    locked_pll_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.563     0.904    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  locked_pll_cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.162    locked_pll_cnt_reg[24]
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.277 r  locked_pll_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.277    locked_pll_cnt_reg[24]_i_1_n_7
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.832     1.202    fclk[0]
    SLICE_X11Y59         FDRE                                         r  locked_pll_cnt_reg[24]/C
                         clock pessimism             -0.298     0.904    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.105     1.009    locked_pll_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 locked_pll_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            locked_pll_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.562     0.903    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  locked_pll_cnt_reg[28]/Q
                         net (fo=2, routed)           0.117     1.161    locked_pll_cnt_reg[28]
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.276 r  locked_pll_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.276    locked_pll_cnt_reg[28]_i_1_n_7
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps/lopt
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/fclk_buf[0]/O
                         net (fo=32, routed)          0.831     1.201    fclk[0]
    SLICE_X11Y60         FDRE                                         r  locked_pll_cnt_reg[28]/C
                         clock pessimism             -0.298     0.903    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.105     1.008    locked_pll_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y7  ps/fclk_buf[0]/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y53   locked_pll_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y55   locked_pll_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y55   locked_pll_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y56   locked_pll_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y56   locked_pll_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y56   locked_pll_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y56   locked_pll_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y57   locked_pll_cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X11Y57   locked_pll_cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y53   locked_pll_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y55   locked_pll_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y55   locked_pll_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y53   locked_pll_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y60   locked_pll_cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y60   locked_pll_cnt_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y53   locked_pll_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y55   locked_pll_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y55   locked_pll_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y56   locked_pll_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y57   locked_pll_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y57   locked_pll_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y57   locked_pll_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.180ns (24.931%)  route 3.553ns (75.069%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.678 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.991     7.584    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X10Y69         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1/O
                         net (fo=1, routed)           0.000     7.708    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1_n_0
    SLICE_X10Y69         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.486     7.678    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y69         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X10Y69         FDRE (Setup_fdre_C_D)        0.081     7.906    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]
  -------------------------------------------------------------------
                         required time                          7.906    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.180ns (25.082%)  route 3.525ns (74.918%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.963     7.556    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.680 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1/O
                         net (fo=1, routed)           0.000     7.680    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_13
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.487     7.679    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077     7.903    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.903    
                         arrival time                          -7.680    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.180ns (25.393%)  route 3.467ns (74.607%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.678 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.905     7.498    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124     7.622 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1/O
                         net (fo=1, routed)           0.000     7.622    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_12
    SLICE_X11Y69         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.486     7.678    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y69         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                         clock pessimism              0.230     7.908    
                         clock uncertainty           -0.083     7.825    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)        0.029     7.854    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.854    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.650ns  (logic 1.180ns (25.374%)  route 3.470ns (74.626%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.909     7.501    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.625 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1/O
                         net (fo=1, routed)           0.000     7.625    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_16
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.489     7.681    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031     7.859    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.180ns (25.141%)  route 3.514ns (74.859%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.952     7.545    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.669 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1/O
                         net (fo=1, routed)           0.000     7.669    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_15
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.487     7.679    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.079     7.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 1.180ns (25.136%)  route 3.515ns (74.864%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.953     7.546    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.670 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1/O
                         net (fo=1, routed)           0.000     7.670    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_7
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.487     7.679    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.081     7.907    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.180ns (25.417%)  route 3.463ns (74.583%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 7.681 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.901     7.494    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X11Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.618 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1/O
                         net (fo=1, routed)           0.000     7.618    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_19
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.489     7.681    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X11Y67         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism              0.230     7.911    
                         clock uncertainty           -0.083     7.828    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031     7.859    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.859    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 1.180ns (25.216%)  route 3.500ns (74.784%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.938     7.531    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X10Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.655 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1/O
                         net (fo=1, routed)           0.000     7.655    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_23
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.487     7.679    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y68         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.230     7.909    
                         clock uncertainty           -0.083     7.826    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.079     7.905    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.180ns (25.511%)  route 3.446ns (74.489%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.884     7.477    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.601 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1/O
                         net (fo=1, routed)           0.000     7.601    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_20
    SLICE_X13Y66         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.490     7.682    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X13Y66         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.032     7.861    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 1.180ns (25.522%)  route 3.444ns (74.478%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 7.682 - 5.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.207     1.207    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.667     2.975    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X7Y61          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.456     3.431 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=27, routed)          0.971     4.402    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[1]
    SLICE_X13Y65         LUT2 (Prop_lut2_I0_O)        0.124     4.526 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=29, routed)          0.714     5.240    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.148     5.388 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i[24]_i_2/O
                         net (fo=26, routed)          0.877     6.265    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start
    SLICE_X11Y66         LUT6 (Prop_lut6_I0_O)        0.328     6.593 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2/O
                         net (fo=24, routed)          0.882     7.475    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2_n_0
    SLICE_X13Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.599 r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1/O
                         net (fo=1, routed)           0.000     7.599    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i_18
    SLICE_X13Y66         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.101     6.101    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.192 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         1.490     7.682    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X13Y66         FDRE                                         r  ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.230     7.912    
                         clock uncertainty           -0.083     7.829    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.031     7.860    ps/system_i/xadc/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  0.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.720%)  route 0.252ns (66.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.252     1.306    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y51          SRLC32E                                      r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.056     1.250    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.953%)  route 0.241ns (63.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.241     1.306    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[24]
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.047     1.242    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.304%)  route 0.235ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.235     1.287    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[23]
    SLICE_X3Y47          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.017     1.212    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.582     0.923    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y57          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.164    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X4Y57          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.851     1.221    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y57          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.936    
    SLICE_X4Y57          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.066    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.580     0.921    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.161    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y61          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.047    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.580     0.921    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.100     1.162    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y61          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.046    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.580     0.921    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y62          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.099     1.161    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.850     1.220    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X4Y61          SRL16E                                       r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.282     0.938    
    SLICE_X4Y61          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.040    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.562     0.903    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y61         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.099    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X13Y61         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.831     1.201    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y61         FDRE                                         r  ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.903    
    SLICE_X13Y61         FDRE (Hold_fdre_C_D)         0.075     0.978    ps/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.586     0.927    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.059     1.126    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.854     1.224    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.927    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.076     1.003    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.315     0.315    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.584     0.925    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.124    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X2Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.341     0.341    ps/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=965, routed)         0.853     1.223    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.298     0.925    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.076     1.001    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ps/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0      ps/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1  ps/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         5.000       4.000      SLICE_X7Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y61    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y66    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X7Y67    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X8Y65    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X4Y51    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y58    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y58    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y55    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y56    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y59    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y58    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         2.500       1.520      SLICE_X8Y57    ps/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { daisy_p_i[1] }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.000       2.333      ILOGIC_X0Y38  i_daisy/i_rx/i_iserdese/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         4.000       2.334      BUFIO_X0Y1    i_daisy/i_rx/i_BUFIO_clk/I
Min Period  n/a     BUFR/I          n/a            1.666         4.000       2.334      BUFR_X0Y1     i_daisy/i_rx/i_BUFR_clk/I



---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.666ns (21.381%)  route 2.449ns (78.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.916     8.187    i_daisy/i_test/clear_0
    SLICE_X24Y52         FDRE                                         r  i_daisy/i_test/rx_dat_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y52         FDRE                                         r  i_daisy/i_test/rx_dat_reg[12]/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y52         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_reg[12]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.666ns (21.381%)  route 2.449ns (78.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.916     8.187    i_daisy/i_test/clear_0
    SLICE_X24Y52         FDRE                                         r  i_daisy/i_test/rx_dat_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y52         FDRE                                         r  i_daisy/i_test/rx_dat_reg[13]/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y52         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_reg[13]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.642ns (18.523%)  route 2.824ns (81.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.659     5.061    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     5.579 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.709     7.288    i_daisy/i_test/rx_dat_inc
    SLICE_X23Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.527    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.447    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    12.571    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.642ns (18.523%)  route 2.824ns (81.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.659     5.061    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     5.579 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.709     7.288    i_daisy/i_test/rx_dat_inc
    SLICE_X23Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.527    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.447    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    12.571    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.642ns (18.523%)  route 2.824ns (81.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.659     5.061    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     5.579 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.709     7.288    i_daisy/i_test/rx_dat_inc
    SLICE_X23Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.527    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/C
                         clock pessimism              0.447    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    12.571    i_daisy/i_test/rx_dat_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 i_daisy/i_test/rx_dat_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.642ns (18.523%)  route 2.824ns (81.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.659     5.061    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y50         FDRE (Prop_fdre_C_Q)         0.518     5.579 f  i_daisy/i_test/rx_dat_inc_reg/Q
                         net (fo=33, routed)          1.709     7.288    i_daisy/i_test/rx_dat_inc
    SLICE_X23Y50         LUT3 (Prop_lut3_I0_O)        0.124     7.412 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     8.527    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/C
                         clock pessimism              0.447    13.035    
                         clock uncertainty           -0.035    13.000    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    12.571    i_daisy/i_test/rx_dat_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.666ns (22.419%)  route 2.305ns (77.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.771     8.043    i_daisy/i_test/clear_0
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y50         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.666ns (22.419%)  route 2.305ns (77.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.771     8.043    i_daisy/i_test/clear_0
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[10]/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y50         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_reg[10]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.666ns (22.419%)  route 2.305ns (77.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.771     8.043    i_daisy/i_test/clear_0
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[11]/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y50         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_reg[11]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_rstn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        2.971ns  (logic 0.666ns (22.419%)  route 2.305ns (77.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.589ns = ( 12.589 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X24Y48         FDRE                                         r  i_daisy/i_rx/par_rstn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  i_daisy/i_rx/par_rstn_o_reg/Q
                         net (fo=7, routed)           0.533     6.123    i_daisy/i_rx/par_rstn_o_reg_0
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.148     6.271 r  i_daisy/i_rx/par_train_r[1]_i_1/O
                         net (fo=45, routed)          1.771     8.043    i_daisy/i_test/clear_0
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.486    12.589    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[7]/C
                         clock pessimism              0.299    12.888    
                         clock uncertainty           -0.035    12.852    
    SLICE_X24Y50         FDRE (Setup_fdre_C_R)       -0.728    12.124    i_daisy/i_test/rx_dat_reg[7]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  4.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_n_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.031%)  route 0.188ns (55.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/adc_clk_daisy
    SLICE_X30Y47         FDRE                                         r  i_daisy/rxp_datr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.148     1.823 r  i_daisy/rxp_datr_reg[4]/Q
                         net (fo=3, routed)           0.188     2.012    i_daisy/rxp_datr[4]
    SLICE_X31Y50         FDRE                                         r  i_daisy/rxp_dat_n_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/adc_clk_daisy
    SLICE_X31Y50         FDRE                                         r  i_daisy/rxp_dat_n_reg[4]/C
                         clock pessimism             -0.336     1.943    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.017     1.960    i_daisy/rxp_dat_n_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.964%)  route 0.251ns (64.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.561     1.672    i_daisy/i_test/CLK
    SLICE_X22Y49         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  i_daisy/i_test/rx_dat_cnt_reg[3]/Q
                         net (fo=2, routed)           0.251     2.064    i_daisy/i_test/rx_dat_cnt_reg[3]
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.832     2.280    i_daisy/i_test/CLK
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[3]/C
                         clock pessimism             -0.341     1.939    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.070     2.009    i_daisy/i_test/stat_dat_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_dat_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_dat_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.671    i_daisy/i_test/CLK
    SLICE_X22Y50         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/i_test/rx_dat_cnt_reg[4]/Q
                         net (fo=2, routed)           0.254     2.066    i_daisy/i_test/rx_dat_cnt_reg[4]
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.832     2.280    i_daisy/i_test/CLK
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[4]/C
                         clock pessimism             -0.336     1.944    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.066     2.010    i_daisy/i_test/stat_dat_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.480%)  route 0.235ns (62.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.558     1.670    i_daisy/i_test/CLK
    SLICE_X23Y53         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y53         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/i_test/rx_err_cnt_reg[11]/Q
                         net (fo=2, routed)           0.235     2.046    i_daisy/i_test/rx_err_cnt_reg[11]
    SLICE_X21Y52         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.830     2.278    i_daisy/i_test/CLK
    SLICE_X21Y52         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[11]/C
                         clock pessimism             -0.341     1.937    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.047     1.984    i_daisy/i_test/stat_err_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.581%)  route 0.222ns (63.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/adc_clk_daisy
    SLICE_X26Y48         FDRE                                         r  i_daisy/rxp_datr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.128     1.803 r  i_daisy/rxp_datr_reg[3]/Q
                         net (fo=3, routed)           0.222     2.025    i_daisy/i_test/rx_dat_reg[15]_0[3]
    SLICE_X26Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_test/CLK
    SLICE_X26Y50         FDRE                                         r  i_daisy/i_test/rx_dat_reg[3]/C
                         clock pessimism             -0.336     1.943    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.019     1.962    i_daisy/i_test/rx_dat_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_daisy/i_test/rx_err_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/stat_err_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.873%)  route 0.288ns (67.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.671    i_daisy/i_test/CLK
    SLICE_X23Y51         FDRE                                         r  i_daisy/i_test/rx_err_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/i_test/rx_err_cnt_reg[3]/Q
                         net (fo=2, routed)           0.288     2.099    i_daisy/i_test/rx_err_cnt_reg[3]
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.832     2.280    i_daisy/i_test/CLK
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[3]/C
                         clock pessimism             -0.336     1.944    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.070     2.014    i_daisy/i_test/stat_err_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dv_n_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.226ns (50.477%)  route 0.222ns (49.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/adc_clk_daisy
    SLICE_X29Y48         FDRE                                         r  i_daisy/rxp_datr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.128     1.803 r  i_daisy/rxp_datr_reg[0]/Q
                         net (fo=3, routed)           0.222     2.025    i_daisy/rxp_datr[0]
    SLICE_X26Y50         LUT6 (Prop_lut6_I2_O)        0.098     2.123 r  i_daisy/rxp_dv_n_i_1/O
                         net (fo=1, routed)           0.000     2.123    i_daisy/rxp_dv_n_i_1_n_0
    SLICE_X26Y50         FDRE                                         r  i_daisy/rxp_dv_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/adc_clk_daisy
    SLICE_X26Y50         FDRE                                         r  i_daisy/rxp_dv_n_reg/C
                         clock pessimism             -0.336     1.943    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.091     2.034    i_daisy/rxp_dv_n_reg
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_n_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.976%)  route 0.228ns (64.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.562     1.674    i_daisy/adc_clk_daisy
    SLICE_X27Y50         FDRE                                         r  i_daisy/rxp_datr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.128     1.802 r  i_daisy/rxp_datr_reg[2]/Q
                         net (fo=3, routed)           0.228     2.029    i_daisy/rxp_datr[2]
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_dat_n_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.832     2.280    i_daisy/adc_clk_daisy
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_dat_n_reg[2]/C
                         clock pessimism             -0.336     1.944    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)        -0.006     1.938    i_daisy/rxp_dat_n_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_n_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.112%)  route 0.298ns (67.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.561     1.672    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.141     1.813 r  i_daisy/rxp_datr_reg[12]/Q
                         net (fo=3, routed)           0.298     2.111    i_daisy/rxp_datr[12]
    SLICE_X25Y53         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.827     2.275    i_daisy/adc_clk_daisy
    SLICE_X25Y53         FDRE                                         r  i_daisy/rxp_dat_n_reg[12]/C
                         clock pessimism             -0.336     1.939    
    SLICE_X25Y53         FDRE (Hold_fdre_C_D)         0.070     2.009    i_daisy/rxp_dat_n_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_daisy/rxp_datr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_n_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.953%)  route 0.249ns (66.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.561     1.672    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.128     1.800 r  i_daisy/rxp_datr_reg[8]/Q
                         net (fo=3, routed)           0.249     2.049    i_daisy/rxp_datr[8]
    SLICE_X24Y53         FDRE                                         r  i_daisy/rxp_dat_n_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.827     2.275    i_daisy/adc_clk_daisy
    SLICE_X24Y53         FDRE                                         r  i_daisy/rxp_dat_n_reg[8]/C
                         clock pessimism             -0.336     1.939    
    SLICE_X24Y53         FDRE (Hold_fdre_C_D)         0.007     1.946    i_daisy/rxp_dat_n_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         par_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_daisy/i_rx/i_BUFR_clk/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2  i_daisy/i_rx/i_parclk_buf/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         8.000       6.333      ILOGIC_X0Y38   i_daisy/i_rx/i_iserdese/CLKDIV
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y21   i_adc_clk_n/C
Min Period        n/a     ODDR/C            n/a            1.474         8.000       6.526      OLOGIC_X0Y22   i_adc_clk_p/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[1]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X25Y48   i_daisy/i_rx/bitslip_l_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         8.000       7.000      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X28Y47   i_daisy/i_rx/par_dat_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X30Y48   i_daisy/i_rx/par_dat_reg[10]/C
High Pulse Width  Fast    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK        n/a            0.980         4.000       3.020      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[1]_srl2/CLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y46   i_daisy/i_rx/bitslip_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y48   i_daisy/i_rx/bitslip_l_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X24Y47   i_daisy/i_rx/bitslip_r_reg[2]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_r_reg[3]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         4.000       3.500      SLICE_X25Y47   i_daisy/i_rx/bitslip_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.811ns  (required time - arrival time)
  Source:                 adc_dat_i[1][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.441ns (16.695%)  route 2.202ns (83.305%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 10.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 f  adc_dat_i[1][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][7]
    T20                  IBUF (Prop_ibuf_I_O)         0.385     3.785 f  adc_dat_reg[1][5]_i_2/O
                         net (fo=1, routed)           2.202     5.987    i_pid/adc_dat_reg[1][5]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.056     6.043 r  i_pid/adc_dat[1][5]_i_1/O
                         net (fo=1, routed)           0.000     6.043    i_pid_n_170
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.591    10.006    adc_clk
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][5]/C
                         clock pessimism              0.000    10.006    
                         clock uncertainty           -0.166     9.840    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.014     9.854    adc_dat_reg[1][5]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  3.811    

Slack (MET) :             4.023ns  (required time - arrival time)
  Source:                 adc_dat_i[1][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.458ns (18.542%)  route 2.012ns (81.458%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 10.004 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_i[1][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  adc_dat_reg[1][13]_i_2/O
                         net (fo=1, routed)           2.012     5.813    i_pid/adc_dat_reg[1][13]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.057     5.870 r  i_pid/adc_dat[1][13]_i_1/O
                         net (fo=1, routed)           0.000     5.870    i_pid_n_162
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.589    10.004    adc_clk
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[1][13]/C
                         clock pessimism              0.000    10.004    
                         clock uncertainty           -0.166     9.838    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.055     9.893    adc_dat_reg[1][13]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  4.023    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 adc_dat_i[0][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.498ns (20.743%)  route 1.902ns (79.257%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 10.004 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W13                                               0.000     3.400 f  adc_dat_i[0][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][8]
    W13                  IBUF (Prop_ibuf_I_O)         0.442     3.842 f  adc_dat_reg[0][6]_i_2/O
                         net (fo=1, routed)           1.902     5.744    i_pid/adc_dat_reg[0][6]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.056     5.800 r  i_pid/adc_dat[0][6]_i_1/O
                         net (fo=1, routed)           0.000     5.800    p_0_in[6]
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.589    10.004    adc_clk
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][6]/C
                         clock pessimism              0.000    10.004    
                         clock uncertainty           -0.166     9.838    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.035     9.873    adc_dat_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.873    
                         arrival time                          -5.800    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.083ns  (required time - arrival time)
  Source:                 adc_dat_i[0][4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.526ns (22.181%)  route 1.844ns (77.819%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 10.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y16                                               0.000     3.400 f  adc_dat_i[0][4] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.470     3.870 f  adc_dat_reg[0][2]_i_2/O
                         net (fo=1, routed)           1.844     5.714    i_pid/adc_dat_reg[0][2]
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.056     5.770 r  i_pid/adc_dat[0][2]_i_1/O
                         net (fo=1, routed)           0.000     5.770    p_0_in[2]
    SLICE_X40Y41         FDRE                                         r  adc_dat_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.591    10.006    adc_clk
    SLICE_X40Y41         FDRE                                         r  adc_dat_reg[0][2]/C
                         clock pessimism              0.000    10.006    
                         clock uncertainty           -0.166     9.840    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.013     9.853    adc_dat_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -5.770    
  -------------------------------------------------------------------
                         slack                                  4.083    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 adc_dat_i[0][11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.467ns (20.035%)  route 1.865ns (79.965%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 10.005 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  adc_dat_i[0][11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][11]
    T14                  IBUF (Prop_ibuf_I_O)         0.411     3.811 f  adc_dat_reg[0][9]_i_2/O
                         net (fo=1, routed)           1.865     5.676    i_pid/adc_dat_reg[0][9]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.056     5.732 r  i_pid/adc_dat[0][9]_i_1/O
                         net (fo=1, routed)           0.000     5.732    p_0_in[9]
    SLICE_X38Y43         FDRE                                         r  adc_dat_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.590    10.005    adc_clk
    SLICE_X38Y43         FDRE                                         r  adc_dat_reg[0][9]/C
                         clock pessimism              0.000    10.005    
                         clock uncertainty           -0.166     9.839    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.035     9.874    adc_dat_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.874    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 adc_dat_i[1][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.412ns (17.899%)  route 1.890ns (82.101%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 10.004 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    P16                                               0.000     3.400 f  adc_dat_i[1][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][3]
    P16                  IBUF (Prop_ibuf_I_O)         0.356     3.756 f  adc_dat_reg[1][1]_i_3/O
                         net (fo=1, routed)           1.890     5.647    i_pid/adc_dat_reg[1][1]
    SLICE_X39Y40         LUT5 (Prop_lut5_I3_O)        0.056     5.703 r  i_pid/adc_dat[1][1]_i_1/O
                         net (fo=1, routed)           0.000     5.703    i_pid_n_174
    SLICE_X39Y40         FDRE                                         r  adc_dat_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.589    10.004    adc_clk
    SLICE_X39Y40         FDRE                                         r  adc_dat_reg[1][1]/C
                         clock pessimism              0.000    10.004    
                         clock uncertainty           -0.166     9.838    
    SLICE_X39Y40         FDRE (Setup_fdre_C_D)        0.014     9.852    adc_dat_reg[1][1]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 adc_dat_i[1][5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.454ns (19.787%)  route 1.842ns (80.213%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 10.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    N17                                               0.000     3.400 f  adc_dat_i[1][5] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][5]
    N17                  IBUF (Prop_ibuf_I_O)         0.398     3.798 f  adc_dat_reg[1][3]_i_2/O
                         net (fo=1, routed)           1.842     5.640    i_pid/adc_dat_reg[1][3]
    SLICE_X40Y40         LUT5 (Prop_lut5_I3_O)        0.056     5.696 r  i_pid/adc_dat[1][3]_i_1/O
                         net (fo=1, routed)           0.000     5.696    i_pid_n_172
    SLICE_X40Y40         FDRE                                         r  adc_dat_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.591    10.006    adc_clk
    SLICE_X40Y40         FDRE                                         r  adc_dat_reg[1][3]/C
                         clock pessimism              0.000    10.006    
                         clock uncertainty           -0.166     9.840    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)        0.013     9.853    adc_dat_reg[1][3]
  -------------------------------------------------------------------
                         required time                          9.853    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 adc_dat_i[1][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.449ns (19.625%)  route 1.837ns (80.375%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 10.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V20                                               0.000     3.400 f  adc_dat_i[1][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][10]
    V20                  IBUF (Prop_ibuf_I_O)         0.393     3.793 f  adc_dat_reg[1][8]_i_2/O
                         net (fo=1, routed)           1.837     5.630    i_pid/adc_dat_reg[1][8]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.056     5.686 r  i_pid/adc_dat[1][8]_i_1/O
                         net (fo=1, routed)           0.000     5.686    i_pid_n_167
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.591    10.006    adc_clk
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][8]/C
                         clock pessimism              0.000    10.006    
                         clock uncertainty           -0.166     9.840    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.014     9.854    adc_dat_reg[1][8]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -5.686    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 adc_dat_i[1][8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.424ns (18.605%)  route 1.853ns (81.395%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 10.006 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 f  adc_dat_i[1][8] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][8]
    T19                  IBUF (Prop_ibuf_I_O)         0.368     3.768 f  adc_dat_reg[1][6]_i_2/O
                         net (fo=1, routed)           1.853     5.620    i_pid/adc_dat_reg[1][6]
    SLICE_X40Y41         LUT5 (Prop_lut5_I3_O)        0.056     5.676 r  i_pid/adc_dat[1][6]_i_1/O
                         net (fo=1, routed)           0.000     5.676    i_pid_n_169
    SLICE_X40Y41         FDRE                                         r  adc_dat_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.591    10.006    adc_clk
    SLICE_X40Y41         FDRE                                         r  adc_dat_reg[1][6]/C
                         clock pessimism              0.000    10.006    
                         clock uncertainty           -0.166     9.840    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.014     9.854    adc_dat_reg[1][6]
  -------------------------------------------------------------------
                         required time                          9.854    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 adc_dat_i[0][15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.430ns (18.859%)  route 1.849ns (81.141%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        2.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.004ns = ( 10.004 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_i[0][15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][15]
    V16                  IBUF (Prop_ibuf_I_O)         0.374     3.774 r  adc_dat_reg[0][13]_i_2/O
                         net (fo=1, routed)           1.849     5.623    i_pid/adc_dat_reg[0][13]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.056     5.679 r  i_pid/adc_dat[0][13]_i_1/O
                         net (fo=1, routed)           0.000     5.679    p_0_in[13]
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  i_clk/O
                         net (fo=1, routed)           0.440     8.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     9.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.589    10.004    adc_clk
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][13]/C
                         clock pessimism              0.000    10.004    
                         clock uncertainty           -0.166     9.838    
    SLICE_X38Y42         FDRE (Setup_fdre_C_D)        0.034     9.872    adc_dat_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.872    
                         arrival time                          -5.679    
  -------------------------------------------------------------------
                         slack                                  4.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 adc_dat_i[0][7]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 1.036ns (34.592%)  route 1.958ns (65.408%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  adc_dat_i[0][7] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][7]
    Y14                  IBUF (Prop_ibuf_I_O)         0.936     4.336 f  adc_dat_reg[0][5]_i_2/O
                         net (fo=1, routed)           1.958     6.294    i_pid/adc_dat_reg[0][5]
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.100     6.394 r  i_pid/adc_dat[0][5]_i_1/O
                         net (fo=1, routed)           0.000     6.394    p_0_in[5]
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][5]/C
                         clock pessimism              0.000     5.901    
                         clock uncertainty            0.166     6.067    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.270     6.337    adc_dat_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -6.337    
                         arrival time                           6.394    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adc_dat_i[1][12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.923ns (29.888%)  route 2.165ns (70.112%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 f  adc_dat_i[1][12] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 f  adc_dat_reg[1][10]_i_2/O
                         net (fo=1, routed)           2.165     6.388    i_pid/adc_dat_reg[1][10]
    SLICE_X40Y43         LUT5 (Prop_lut5_I3_O)        0.100     6.488 r  i_pid/adc_dat[1][10]_i_1/O
                         net (fo=1, routed)           0.000     6.488    i_pid_n_165
    SLICE_X40Y43         FDRE                                         r  adc_dat_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.754     5.987    adc_clk
    SLICE_X40Y43         FDRE                                         r  adc_dat_reg[1][10]/C
                         clock pessimism              0.000     5.987    
                         clock uncertainty            0.166     6.153    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.270     6.423    adc_dat_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -6.423    
                         arrival time                           6.488    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 adc_dat_i[0][3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.950ns (28.216%)  route 2.416ns (71.784%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W16                                               0.000     3.400 f  adc_dat_i[0][3] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     4.228 f  adc_dat_reg[0][1]_i_2/O
                         net (fo=1, routed)           2.416     6.643    i_pid/adc_dat_reg[0][1]
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.122     6.765 r  i_pid/adc_dat[0][1]_i_1/O
                         net (fo=1, routed)           0.000     6.765    p_0_in[1]
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
                         clock pessimism              0.000     5.901    
                         clock uncertainty            0.166     6.067    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.289     6.356    adc_dat_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -6.356    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 adc_dat_i[0][9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.998ns  (logic 0.984ns (24.605%)  route 3.014ns (75.395%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  adc_dat_i[0][9] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][9]
    V12                  IBUF (Prop_ibuf_I_O)         0.884     4.284 f  adc_dat_reg[0][7]_i_2/O
                         net (fo=1, routed)           3.014     7.298    i_pid/adc_dat_reg[0][7]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.100     7.398 r  i_pid/adc_dat[0][7]_i_1/O
                         net (fo=1, routed)           0.000     7.398    p_0_in[7]
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.751     5.984    adc_clk
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][7]/C
                         clock pessimism              0.000     5.984    
                         clock uncertainty            0.166     6.150    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.331     6.481    adc_dat_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -6.481    
                         arrival time                           7.398    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 adc_dat_i[0][10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.970ns (24.050%)  route 3.064ns (75.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  adc_dat_i[0][10] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][10]
    V13                  IBUF (Prop_ibuf_I_O)         0.870     4.270 f  adc_dat_reg[0][8]_i_2/O
                         net (fo=1, routed)           3.064     7.334    i_pid/adc_dat_reg[0][8]
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.100     7.434 r  i_pid/adc_dat[0][8]_i_1/O
                         net (fo=1, routed)           0.000     7.434    p_0_in[8]
    SLICE_X38Y43         FDRE                                         r  adc_dat_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.752     5.985    adc_clk
    SLICE_X38Y43         FDRE                                         r  adc_dat_reg[0][8]/C
                         clock pessimism              0.000     5.985    
                         clock uncertainty            0.166     6.151    
    SLICE_X38Y43         FDRE (Hold_fdre_C_D)         0.333     6.484    adc_dat_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -6.484    
                         arrival time                           7.434    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 adc_dat_i[0][2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.011ns (25.722%)  route 2.919ns (74.278%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y17                                               0.000     3.400 f  adc_dat_i[0][2] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.911     4.311 f  adc_dat_reg[0][0]_i_2/O
                         net (fo=1, routed)           2.919     7.230    i_pid/adc_dat_reg[0][0]
    SLICE_X25Y41         LUT3 (Prop_lut3_I1_O)        0.100     7.330 r  i_pid/adc_dat[0][0]_i_1/O
                         net (fo=1, routed)           0.000     7.330    p_0_in[0]
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][0]/C
                         clock pessimism              0.000     5.901    
                         clock uncertainty            0.166     6.067    
    SLICE_X25Y41         FDRE (Hold_fdre_C_D)         0.269     6.336    adc_dat_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -6.336    
                         arrival time                           7.330    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 adc_dat_i[1][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.949ns (22.868%)  route 3.200ns (77.132%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 f  adc_dat_i[1][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][6]
    R19                  IBUF (Prop_ibuf_I_O)         0.849     4.249 f  adc_dat_reg[1][4]_i_2/O
                         net (fo=1, routed)           3.200     7.448    i_pid/adc_dat_reg[1][4]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.100     7.548 r  i_pid/adc_dat[1][4]_i_1/O
                         net (fo=1, routed)           0.000     7.548    i_pid_n_171
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.753     5.986    adc_clk
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][4]/C
                         clock pessimism              0.000     5.986    
                         clock uncertainty            0.166     6.152    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.269     6.421    adc_dat_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -6.421    
                         arrival time                           7.548    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 adc_dat_i[1][11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.943ns (22.720%)  route 3.208ns (77.280%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W20                                               0.000     3.400 f  adc_dat_i[1][11] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[1][11]
    W20                  IBUF (Prop_ibuf_I_O)         0.843     4.243 f  adc_dat_reg[1][9]_i_2/O
                         net (fo=1, routed)           3.208     7.451    i_pid/adc_dat_reg[1][9]
    SLICE_X40Y42         LUT5 (Prop_lut5_I3_O)        0.100     7.551 r  i_pid/adc_dat[1][9]_i_1/O
                         net (fo=1, routed)           0.000     7.551    i_pid_n_166
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.753     5.986    adc_clk
    SLICE_X40Y42         FDRE                                         r  adc_dat_reg[1][9]/C
                         clock pessimism              0.000     5.986    
                         clock uncertainty            0.166     6.152    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.271     6.423    adc_dat_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -6.423    
                         arrival time                           7.551    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 adc_dat_i[0][13]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.020ns (24.562%)  route 3.132ns (75.438%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  adc_dat_i[0][13] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][13]
    V15                  IBUF (Prop_ibuf_I_O)         0.920     4.320 f  adc_dat_reg[0][11]_i_2/O
                         net (fo=1, routed)           3.132     7.451    i_pid/adc_dat_reg[0][11]
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.100     7.551 r  i_pid/adc_dat[0][11]_i_1/O
                         net (fo=1, routed)           0.000     7.551    p_0_in[11]
    SLICE_X40Y43         FDRE                                         r  adc_dat_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.754     5.987    adc_clk
    SLICE_X40Y43         FDRE                                         r  adc_dat_reg[0][11]/C
                         clock pessimism              0.000     5.987    
                         clock uncertainty            0.166     6.153    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.269     6.422    adc_dat_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -6.422    
                         arrival time                           7.551    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 adc_dat_i[0][6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adc_dat_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.033ns (24.510%)  route 3.182ns (75.490%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            3.400ns
  Clock Path Skew:        5.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  adc_dat_i[0][6] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_i[0][6]
    W14                  IBUF (Prop_ibuf_I_O)         0.933     4.333 f  adc_dat_reg[0][4]_i_2/O
                         net (fo=1, routed)           3.182     7.516    i_pid/adc_dat_reg[0][4]
    SLICE_X38Y42         LUT3 (Prop_lut3_I1_O)        0.100     7.616 r  i_pid/adc_dat[0][4]_i_1/O
                         net (fo=1, routed)           0.000     7.616    p_0_in[4]
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.751     5.984    adc_clk
    SLICE_X38Y42         FDRE                                         r  adc_dat_reg[0][4]/C
                         clock pessimism              0.000     5.984    
                         clock uncertainty            0.166     6.150    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.333     6.483    adc_dat_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -6.483    
                         arrival time                           7.616    
  -------------------------------------------------------------------
                         slack                                  1.133    





---------------------------------------------------------------------------------------------------
From Clock:  par_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 0.606ns (16.052%)  route 3.169ns (83.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X29Y48         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  i_daisy/i_rx/par_dat_or_reg[3]/Q
                         net (fo=1, routed)           1.227     6.760    i_daisy/i_rx/par_dat_or[3]
    SLICE_X27Y48         LUT3 (Prop_lut3_I2_O)        0.150     6.910 r  i_daisy/i_rx/rxp_datr[3]_i_1/O
                         net (fo=2, routed)           1.943     8.852    i_daisy/rxp_dat[3]
    SLICE_X18Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.501    13.391    i_daisy/adc_clk
    SLICE_X18Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[3]/C
                         clock pessimism              0.000    13.391    
                         clock uncertainty           -0.166    13.226    
    SLICE_X18Y48         FDRE (Setup_fdre_C_D)       -0.269    12.957    i_daisy/rxp_dat_sys_reg[3]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.670ns (19.089%)  route 2.840ns (80.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 13.376 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X30Y47         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  i_daisy/i_rx/par_dat_or_reg[7]/Q
                         net (fo=1, routed)           1.245     6.840    i_daisy/i_rx/par_dat_or[7]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.152     6.992 r  i_daisy/i_rx/rxp_datr[7]_i_1/O
                         net (fo=2, routed)           1.595     8.587    i_daisy/rxp_dat[7]
    SLICE_X23Y50         FDRE                                         r  i_daisy/rxp_dat_sys_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.486    13.376    i_daisy/adc_clk
    SLICE_X23Y50         FDRE                                         r  i_daisy/rxp_dat_sys_reg[7]/C
                         clock pessimism              0.000    13.376    
                         clock uncertainty           -0.166    13.210    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)       -0.285    12.925    i_daisy/rxp_dat_sys_reg[7]
  -------------------------------------------------------------------
                         required time                         12.925    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.342ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/i_iserdese/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.777ns (14.166%)  route 4.708ns (85.834%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 13.386 - 8.000 ) 
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.812     3.299    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y38         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653     3.952 r  i_daisy/i_rx/i_iserdese/Q6
                         net (fo=2, routed)           3.070     7.022    i_daisy/i_rx/p_0_in[2]
    SLICE_X27Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.146 r  i_daisy/i_rx/rxp_datr[2]_i_1/O
                         net (fo=2, routed)           1.638     8.784    i_daisy/rxp_dat[2]
    SLICE_X23Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.496    13.386    i_daisy/adc_clk
    SLICE_X23Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[2]/C
                         clock pessimism              0.000    13.386    
                         clock uncertainty           -0.166    13.221    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)       -0.095    13.126    i_daisy/rxp_dat_sys_reg[2]
  -------------------------------------------------------------------
                         required time                         13.126    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  4.342    

Slack (MET) :             4.413ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.608ns (17.545%)  route 2.857ns (82.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X29Y48         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  i_daisy/i_rx/par_dat_or_reg[1]/Q
                         net (fo=1, routed)           1.401     6.934    i_daisy/i_rx/par_dat_or[1]
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.152     7.086 r  i_daisy/i_rx/rxp_datr[1]_i_1/O
                         net (fo=2, routed)           1.456     8.543    i_daisy/rxp_dat[1]
    SLICE_X27Y47         FDRE                                         r  i_daisy/rxp_dat_sys_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X27Y47         FDRE                                         r  i_daisy/rxp_dat_sys_reg[1]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X27Y47         FDRE (Setup_fdre_C_D)       -0.269    12.956    i_daisy/rxp_dat_sys_reg[1]
  -------------------------------------------------------------------
                         required time                         12.956    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  4.413    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.642ns (18.340%)  route 2.858ns (81.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X30Y47         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  i_daisy/i_rx/par_dat_or_reg[6]/Q
                         net (fo=1, routed)           0.899     6.494    i_daisy/i_rx/par_dat_or[6]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.124     6.618 r  i_daisy/i_rx/rxp_datr[6]_i_1/O
                         net (fo=2, routed)           1.959     8.578    i_daisy/rxp_dat[6]
    SLICE_X21Y47         FDRE                                         r  i_daisy/rxp_dat_sys_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X21Y47         FDRE                                         r  i_daisy/rxp_dat_sys_reg[6]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)       -0.067    13.158    i_daisy/rxp_dat_sys_reg[6]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.578    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.628ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.664ns (20.698%)  route 2.544ns (79.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 13.376 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X30Y47         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  i_daisy/i_rx/par_dat_or_reg[5]/Q
                         net (fo=1, routed)           1.000     6.596    i_daisy/i_rx/par_dat_or[5]
    SLICE_X30Y47         LUT3 (Prop_lut3_I2_O)        0.146     6.742 r  i_daisy/i_rx/rxp_datr[5]_i_1/O
                         net (fo=2, routed)           1.544     8.285    i_daisy/rxp_dat[5]
    SLICE_X23Y50         FDRE                                         r  i_daisy/rxp_dat_sys_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.486    13.376    i_daisy/adc_clk
    SLICE_X23Y50         FDRE                                         r  i_daisy/rxp_dat_sys_reg[5]/C
                         clock pessimism              0.000    13.376    
                         clock uncertainty           -0.166    13.210    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)       -0.297    12.913    i_daisy/rxp_dat_sys_reg[5]
  -------------------------------------------------------------------
                         required time                         12.913    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  4.628    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_dat_or_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.580ns (17.008%)  route 2.830ns (82.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 13.390 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.675     5.077    i_daisy/i_rx/CLK
    SLICE_X29Y48         FDRE                                         r  i_daisy/i_rx/par_dat_or_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  i_daisy/i_rx/par_dat_or_reg[0]/Q
                         net (fo=1, routed)           1.319     6.852    i_daisy/i_rx/par_dat_or[0]
    SLICE_X29Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.976 r  i_daisy/i_rx/rxp_datr[0]_i_1/O
                         net (fo=2, routed)           1.511     8.487    i_daisy/rxp_dat[0]
    SLICE_X31Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.500    13.390    i_daisy/adc_clk
    SLICE_X31Y48         FDRE                                         r  i_daisy/rxp_dat_sys_reg[0]/C
                         clock pessimism              0.000    13.390    
                         clock uncertainty           -0.166    13.225    
    SLICE_X31Y48         FDRE (Setup_fdre_C_D)       -0.067    13.158    i_daisy/rxp_dat_sys_reg[0]
  -------------------------------------------------------------------
                         required time                         13.158    
                         arrival time                          -8.487    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.518ns (15.076%)  route 2.918ns (84.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.658     5.060    i_daisy/adc_clk_daisy
    SLICE_X24Y53         FDRE                                         r  i_daisy/rxp_dat_n_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y53         FDRE (Prop_fdre_C_Q)         0.518     5.578 r  i_daisy/rxp_dat_n_reg[11]/Q
                         net (fo=2, routed)           2.918     8.496    i_daisy/rxp_dat_n[11]
    SLICE_X20Y54         FDRE                                         r  i_daisy/rxp_dat_sys_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.489    13.379    i_daisy/adc_clk
    SLICE_X20Y54         FDRE                                         r  i_daisy/rxp_dat_sys_reg[27]/C
                         clock pessimism              0.000    13.379    
                         clock uncertainty           -0.166    13.213    
    SLICE_X20Y54         FDRE (Setup_fdre_C_D)       -0.045    13.168    i_daisy/rxp_dat_sys_reg[27]
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 i_daisy/rxp_dat_n_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dat_sys_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.419ns (13.071%)  route 2.787ns (86.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 13.379 - 8.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.663     5.065    i_daisy/adc_clk_daisy
    SLICE_X27Y50         FDRE                                         r  i_daisy/rxp_dat_n_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.419     5.484 r  i_daisy/rxp_dat_n_reg[7]/Q
                         net (fo=2, routed)           2.787     8.271    i_daisy/rxp_dat_n[7]
    SLICE_X21Y55         FDRE                                         r  i_daisy/rxp_dat_sys_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.489    13.379    i_daisy/adc_clk
    SLICE_X21Y55         FDRE                                         r  i_daisy/rxp_dat_sys_reg[23]/C
                         clock pessimism              0.000    13.379    
                         clock uncertainty           -0.166    13.213    
    SLICE_X21Y55         FDRE (Setup_fdre_C_D)       -0.242    12.971    i_daisy/rxp_dat_sys_reg[23]
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.705ns  (required time - arrival time)
  Source:                 i_daisy/i_rx/par_ok_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/sys_rdata_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_adc_clk rise@8.000ns - par_clk rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.704ns (20.230%)  route 2.776ns (79.770%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 13.391 - 8.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     0.945 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.510     1.455    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.032     2.487 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.814     3.301    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.402 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.670     5.072    i_daisy/i_rx/CLK
    SLICE_X25Y48         FDRE                                         r  i_daisy/i_rx/par_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  i_daisy/i_rx/par_ok_reg/Q
                         net (fo=7, routed)           1.508     7.036    ps/axi_slave_gp0/sys_rdata_o_reg[4]
    SLICE_X21Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.160 f  ps/axi_slave_gp0/sys_rdata_o[4]_i_2/O
                         net (fo=1, routed)           1.268     8.428    ps/axi_slave_gp0/sys_rdata_o[4]_i_2_n_0
    SLICE_X17Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.552 r  ps/axi_slave_gp0/sys_rdata_o[4]_i_1/O
                         net (fo=1, routed)           0.000     8.552    i_daisy/sys_rdata_o_reg[4]_1
    SLICE_X17Y47         FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084    10.205 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.594    11.799    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.501    13.391    i_daisy/adc_clk
    SLICE_X17Y47         FDRE                                         r  i_daisy/sys_rdata_o_reg[4]/C
                         clock pessimism              0.000    13.391    
                         clock uncertainty           -0.166    13.226    
    SLICE_X17Y47         FDRE (Setup_fdre_C_D)        0.031    13.257    i_daisy/sys_rdata_o_reg[4]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  4.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.843%)  route 0.957ns (87.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.564     1.675    i_daisy/i_test/CLK
    SLICE_X19Y48         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141     1.816 r  i_daisy/i_test/stat_err_o_reg[3]/Q
                         net (fo=1, routed)           0.957     2.773    i_daisy/stat_err_o[3]
    SLICE_X18Y48         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.832     2.373    i_daisy/adc_clk
    SLICE_X18Y48         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[3]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.166     2.539    
    SLICE_X18Y48         FDRE (Hold_fdre_C_D)         0.070     2.609    i_daisy/tst_err_cnt_sys_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.141ns (12.777%)  route 0.963ns (87.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.558     1.670    i_daisy/i_test/CLK
    SLICE_X21Y54         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.141     1.811 r  i_daisy/i_test/stat_err_o_reg[12]/Q
                         net (fo=1, routed)           0.963     2.773    i_daisy/stat_err_o[12]
    SLICE_X21Y51         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.830     2.371    i_daisy/adc_clk
    SLICE_X21Y51         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[12]/C
                         clock pessimism              0.000     2.371    
                         clock uncertainty            0.166     2.537    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.070     2.607    i_daisy/tst_err_cnt_sys_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.607    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.164ns (14.820%)  route 0.943ns (85.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/CLK
    SLICE_X20Y59         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.164     1.833 r  i_daisy/i_test/stat_dat_o_reg[26]/Q
                         net (fo=1, routed)           0.943     2.775    i_daisy/stat_dat_o[26]
    SLICE_X19Y59         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.829     2.370    i_daisy/adc_clk
    SLICE_X19Y59         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[26]/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.166     2.536    
    SLICE_X19Y59         FDRE (Hold_fdre_C_D)         0.070     2.606    i_daisy/tst_dat_cnt_sys_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.141ns (12.764%)  route 0.964ns (87.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.671    i_daisy/i_test/CLK
    SLICE_X21Y52         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/i_test/stat_dat_o_reg[14]/Q
                         net (fo=1, routed)           0.964     2.775    i_daisy/stat_dat_o[14]
    SLICE_X21Y51         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.830     2.371    i_daisy/adc_clk
    SLICE_X21Y51         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[14]/C
                         clock pessimism              0.000     2.371    
                         clock uncertainty            0.166     2.537    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.066     2.603    i_daisy/tst_dat_cnt_sys_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.128ns (12.224%)  route 0.919ns (87.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/CLK
    SLICE_X22Y58         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.797 r  i_daisy/i_test/stat_err_o_reg[31]/Q
                         net (fo=1, routed)           0.919     2.716    i_daisy/stat_err_o[31]
    SLICE_X20Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.828     2.369    i_daisy/adc_clk
    SLICE_X20Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[31]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.166     2.535    
    SLICE_X20Y57         FDRE (Hold_fdre_C_D)         0.007     2.542    i_daisy/tst_err_cnt_sys_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.542    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.141ns (12.725%)  route 0.967ns (87.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/CLK
    SLICE_X22Y58         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.141     1.810 r  i_daisy/i_test/stat_err_o_reg[20]/Q
                         net (fo=1, routed)           0.967     2.777    i_daisy/stat_err_o[20]
    SLICE_X21Y58         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.828     2.369    i_daisy/adc_clk
    SLICE_X21Y58         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[20]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.166     2.535    
    SLICE_X21Y58         FDRE (Hold_fdre_C_D)         0.066     2.601    i_daisy/tst_err_cnt_sys_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.128ns (12.163%)  route 0.924ns (87.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.557     1.669    i_daisy/i_test/CLK
    SLICE_X22Y58         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y58         FDRE (Prop_fdre_C_Q)         0.128     1.797 r  i_daisy/i_test/stat_err_o_reg[30]/Q
                         net (fo=1, routed)           0.924     2.721    i_daisy/stat_err_o[30]
    SLICE_X20Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.828     2.369    i_daisy/adc_clk
    SLICE_X20Y57         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[30]/C
                         clock pessimism              0.000     2.369    
                         clock uncertainty            0.166     2.535    
    SLICE_X20Y57         FDRE (Hold_fdre_C_D)         0.010     2.545    i_daisy/tst_err_cnt_sys_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_err_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_err_cnt_sys_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.128ns (12.173%)  route 0.923ns (87.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.558     1.670    i_daisy/i_test/CLK
    SLICE_X21Y54         FDRE                                         r  i_daisy/i_test/stat_err_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y54         FDRE (Prop_fdre_C_Q)         0.128     1.798 r  i_daisy/i_test/stat_err_o_reg[14]/Q
                         net (fo=1, routed)           0.923     2.721    i_daisy/stat_err_o[14]
    SLICE_X20Y53         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.829     2.370    i_daisy/adc_clk
    SLICE_X20Y53         FDRE                                         r  i_daisy/tst_err_cnt_sys_reg[14]/C
                         clock pessimism              0.000     2.370    
                         clock uncertainty            0.166     2.536    
    SLICE_X20Y53         FDRE (Hold_fdre_C_D)         0.009     2.545    i_daisy/tst_err_cnt_sys_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_daisy/i_test/stat_dat_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tst_dat_cnt_sys_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.141ns (12.648%)  route 0.974ns (87.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.559     1.671    i_daisy/i_test/CLK
    SLICE_X21Y50         FDRE                                         r  i_daisy/i_test/stat_dat_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.812 r  i_daisy/i_test/stat_dat_o_reg[6]/Q
                         net (fo=1, routed)           0.974     2.785    i_daisy/stat_dat_o[6]
    SLICE_X18Y49         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.832     2.373    i_daisy/adc_clk
    SLICE_X18Y49         FDRE                                         r  i_daisy/tst_dat_cnt_sys_reg[6]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.166     2.539    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.070     2.609    i_daisy/tst_dat_cnt_sys_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 i_daisy/rxp_dv_n_reg/C
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/tx_rx_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - par_clk rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.141ns (12.689%)  route 0.970ns (87.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.206     0.570    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.271     0.841 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.245     1.086    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.112 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.562     1.674    i_daisy/adc_clk_daisy
    SLICE_X26Y50         FDRE                                         r  i_daisy/rxp_dv_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.815 r  i_daisy/rxp_dv_n_reg/Q
                         net (fo=2, routed)           0.970     2.785    i_daisy/rxp_dv_n
    SLICE_X29Y51         FDRE                                         r  i_daisy/tx_rx_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.968 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.544     1.512    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.831     2.372    i_daisy/adc_clk
    SLICE_X29Y51         FDRE                                         r  i_daisy/tx_rx_new_reg[0]/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty            0.166     2.538    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.070     2.608    i_daisy/tx_rx_new_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.608    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.121ns  (logic 2.175ns (35.532%)  route 3.946ns (64.468%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          1.214    10.806    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y40         LUT3 (Prop_lut3_I1_O)        0.331    11.137 r  i_pid/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.886    12.022    i_pid_n_158
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[3]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)       -0.247    13.193    dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.022    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.175ns (35.547%)  route 3.944ns (64.453%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          1.064    10.655    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.331    10.986 r  i_pid/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           1.033    12.020    i_pid_n_157
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[4]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)       -0.230    13.210    dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -12.020    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 2.176ns (36.283%)  route 3.821ns (63.717%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          1.097    10.689    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X39Y40         LUT3 (Prop_lut3_I1_O)        0.332    11.021 r  i_pid/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.878    11.898    i_pid_n_159
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[2]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)       -0.234    13.206    dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         13.206    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 2.172ns (36.250%)  route 3.820ns (63.750%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          0.884    10.476    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.328    10.804 r  i_pid/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           1.089    11.893    i_pid_n_152
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.567    13.457    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[9]/C
                         clock pessimism              0.173    13.630    
                         clock uncertainty           -0.189    13.441    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)       -0.236    13.205    dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.329ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 2.027ns (34.074%)  route 3.922ns (65.926%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 13.448 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.443 f  i_pid/dac_dat_b_reg[12]_i_2/O[3]
                         net (fo=2, routed)           0.808    10.251    i_pid/dac_dat_b_reg[12]_i_2_n_4
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.332    10.583 r  i_pid/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           1.267    11.850    i_pid_n_149
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.558    13.448    dac_clk_1x
    SLICE_X42Y67         FDRE                                         r  dac_dat_b_reg[12]/C
                         clock pessimism              0.173    13.621    
                         clock uncertainty           -0.189    13.432    
    SLICE_X42Y67         FDRE (Setup_fdre_C_D)       -0.253    13.179    dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -11.850    
  -------------------------------------------------------------------
                         slack                                  1.329    

Slack (MET) :             1.405ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 2.175ns (36.877%)  route 3.723ns (63.123%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.456ns = ( 13.456 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          0.984    10.576    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.331    10.907 r  i_pid/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.892    11.799    i_pid_n_156
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.566    13.456    dac_clk_1x
    SLICE_X42Y54         FDRE                                         r  dac_dat_b_reg[5]/C
                         clock pessimism              0.173    13.629    
                         clock uncertainty           -0.189    13.440    
    SLICE_X42Y54         FDRE (Setup_fdre_C_D)       -0.236    13.204    dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         13.204    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 2.176ns (37.343%)  route 3.651ns (62.657%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          0.759    10.351    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.332    10.683 r  i_pid/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           1.045    11.728    i_pid_n_153
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.567    13.457    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[8]/C
                         clock pessimism              0.173    13.630    
                         clock uncertainty           -0.189    13.441    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)       -0.231    13.210    dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         13.210    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.592ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.046ns (35.809%)  route 3.668ns (64.191%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.466 f  i_pid/dac_dat_b_reg[13]_i_2/O[0]
                         net (fo=26, routed)          0.800    10.265    i_pid/dac_dat_b_reg[13]_i_2_n_7
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.328    10.593 r  i_pid/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           1.021    11.615    i_pid_n_155
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.567    13.457    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[6]/C
                         clock pessimism              0.173    13.630    
                         clock uncertainty           -0.189    13.441    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)       -0.234    13.207    dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         13.207    
                         arrival time                         -11.615    
  -------------------------------------------------------------------
                         slack                                  1.592    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.175ns (38.331%)  route 3.499ns (61.669%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.455ns = ( 13.455 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.592 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          0.907    10.499    i_pid/dac_dat_b_reg[13]_i_2_n_6
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.331    10.830 r  i_pid/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.746    11.575    i_pid_n_151
    SLICE_X40Y57         FDRE                                         r  dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.565    13.455    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_dat_b_reg[10]/C
                         clock pessimism              0.173    13.628    
                         clock uncertainty           -0.189    13.439    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)       -0.269    13.170    dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         13.170    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (pll_dac_clk_1x rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        5.572ns  (logic 2.042ns (36.647%)  route 3.530ns (63.353%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.457ns = ( 13.457 - 8.000 ) 
    Source Clock Delay      (SCD):    5.901ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.668     5.901    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.419     6.320 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           1.847     8.167    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.299     8.466 r  i_pid/dac_dat_b[4]_i_9/O
                         net (fo=1, routed)           0.000     8.466    i_pid/dac_dat_b[4]_i_9_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.016 r  i_pid/dac_dat_b_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.016    i_pid/dac_dat_b_reg[4]_i_2_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.130 r  i_pid/dac_dat_b_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.130    i_pid/dac_dat_b_reg[8]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.244 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.244    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.466 f  i_pid/dac_dat_b_reg[13]_i_2/O[0]
                         net (fo=26, routed)          0.795    10.261    i_pid/dac_dat_b_reg[13]_i_2_n_7
    SLICE_X40Y41         LUT3 (Prop_lut3_I0_O)        0.324    10.585 r  i_pid/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.888    11.473    i_pid_n_154
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     8.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  i_clk/O
                         net (fo=1, routed)           1.181    10.121    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084    10.205 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           1.594    11.799    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    11.890 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          1.567    13.457    dac_clk_1x
    SLICE_X42Y52         FDRE                                         r  dac_dat_b_reg[7]/C
                         clock pessimism              0.173    13.630    
                         clock uncertainty           -0.189    13.441    
    SLICE_X42Y52         FDRE (Setup_fdre_C_D)       -0.253    13.188    dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         13.188    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  1.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 adc_dat_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.428ns (64.004%)  route 0.241ns (35.996%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.590     2.005    adc_clk
    SLICE_X38Y43         FDRE                                         r  adc_dat_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     2.169 r  adc_dat_reg[0][8]/Q
                         net (fo=5, routed)           0.241     2.410    i_pid/dac_dat_b_reg[13]_i_2_1[8]
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.042     2.452 r  i_pid/dac_dat_b[12]_i_6/O
                         net (fo=1, routed)           0.000     2.452    i_pid/dac_dat_b[12]_i_6_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.584 r  i_pid/dac_dat_b_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.584    i_pid/dac_dat_b_reg[12]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.674 r  i_pid/dac_dat_b_reg[13]_i_2/O[1]
                         net (fo=28, routed)          0.000     2.674    i_pid_n_148
    SLICE_X39Y44         FDRE                                         r  dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X39Y44         FDRE                                         r  dac_dat_b_reg[13]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.102     2.616    dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 adc_dat_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.227ns (26.193%)  route 0.640ns (73.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.559     1.974    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.128     2.102 r  adc_dat_reg[0][1]/Q
                         net (fo=7, routed)           0.640     2.742    i_pid/dac_dat_b_reg[13]_i_2_1[1]
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.099     2.841 r  i_pid/dac_dat_b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.841    i_pid_n_160
    SLICE_X38Y41         FDRE                                         r  dac_dat_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X38Y41         FDRE                                         r  dac_dat_b_reg[1]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.120     2.633    dac_dat_b_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 adc_dat_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.189ns (21.310%)  route 0.698ns (78.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.974ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.559     1.974    adc_clk
    SLICE_X25Y41         FDRE                                         r  adc_dat_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     2.115 r  adc_dat_reg[0][0]/Q
                         net (fo=8, routed)           0.698     2.813    i_pid/dac_dat_b_reg[13]_i_2_1[0]
    SLICE_X38Y41         LUT4 (Prop_lut4_I2_O)        0.048     2.861 r  i_pid/dac_dat_b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.861    i_pid_n_161
    SLICE_X38Y41         FDRE                                         r  dac_dat_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X38Y41         FDRE                                         r  dac_dat_b_reg[0]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.131     2.644    dac_dat_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.644    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.209ns (22.879%)  route 0.704ns (77.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y41         FDRE                                         r  i_pid/out_1_sat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     2.141 f  i_pid/out_1_sat_reg[0]/Q
                         net (fo=8, routed)           0.704     2.846    i_pid/pid_dat[0][0]
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.045     2.891 r  i_pid/dac_dat_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.891    i_pid_n_147
    SLICE_X38Y41         FDRE                                         r  dac_dat_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.858     2.399    dac_clk_1x
    SLICE_X38Y41         FDRE                                         r  dac_dat_a_reg[0]/C
                         clock pessimism             -0.075     2.324    
                         clock uncertainty            0.189     2.513    
    SLICE_X38Y41         FDRE (Hold_fdre_C_D)         0.121     2.634    dac_dat_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.212ns (23.392%)  route 0.694ns (76.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y41         FDRE                                         r  i_pid/out_1_sat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     2.141 f  i_pid/out_1_sat_reg[7]/Q
                         net (fo=5, routed)           0.331     2.472    i_pid/pid_dat[0][7]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.048     2.520 r  i_pid/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.363     2.883    i_pid_n_140
    SLICE_X43Y52         FDRE                                         r  dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.861     2.402    dac_clk_1x
    SLICE_X43Y52         FDRE                                         r  dac_dat_a_reg[7]/C
                         clock pessimism             -0.075     2.327    
                         clock uncertainty            0.189     2.516    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)        -0.004     2.512    dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.883    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.251%)  route 0.848ns (85.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X33Y42         FDRE                                         r  i_pid/out_1_sat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_pid/out_1_sat_reg[13]/Q
                         net (fo=5, routed)           0.848     2.967    pid_dat[0][13]
    SLICE_X42Y72         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.847     2.388    dac_clk_1x
    SLICE_X42Y72         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.075     2.313    
                         clock uncertainty            0.189     2.502    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.059     2.561    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.249ns (26.378%)  route 0.695ns (73.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y40         FDRE                                         r  i_pid/out_1_sat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.148     2.125 f  i_pid/out_1_sat_reg[4]/Q
                         net (fo=5, routed)           0.403     2.528    i_pid/pid_dat[0][4]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.101     2.629 r  i_pid/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.292     2.921    i_pid_n_143
    SLICE_X43Y54         FDRE                                         r  dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.401    dac_clk_1x
    SLICE_X43Y54         FDRE                                         r  dac_dat_a_reg[4]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)        -0.001     2.514    dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.245ns (24.286%)  route 0.764ns (75.714%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y40         FDRE                                         r  i_pid/out_1_sat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.148     2.125 f  i_pid/out_1_sat_reg[2]/Q
                         net (fo=5, routed)           0.488     2.613    i_pid/pid_dat[0][2]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.097     2.710 r  i_pid/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.276     2.986    i_pid_n_145
    SLICE_X43Y54         FDRE                                         r  dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.860     2.401    dac_clk_1x
    SLICE_X43Y54         FDRE                                         r  dac_dat_a_reg[2]/C
                         clock pessimism             -0.075     2.326    
                         clock uncertainty            0.189     2.515    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.004     2.519    dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.210ns (20.829%)  route 0.798ns (79.171%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y41         FDRE                                         r  i_pid/out_1_sat_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     2.141 f  i_pid/out_1_sat_reg[10]/Q
                         net (fo=5, routed)           0.400     2.541    i_pid/pid_dat[0][10]
    SLICE_X38Y43         LUT1 (Prop_lut1_I0_O)        0.046     2.587 r  i_pid/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.398     2.985    i_pid_n_137
    SLICE_X41Y57         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X41Y57         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.004     2.518    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.985    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 i_pid/out_1_sat_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.206ns (20.223%)  route 0.813ns (79.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_pid/adc_clk
    SLICE_X34Y41         FDRE                                         r  i_pid/out_1_sat_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     2.141 f  i_pid/out_1_sat_reg[11]/Q
                         net (fo=5, routed)           0.465     2.607    i_pid/pid_dat[0][11]
    SLICE_X40Y43         LUT1 (Prop_lut1_I0_O)        0.042     2.649 r  i_pid/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.347     2.996    i_pid_n_136
    SLICE_X40Y57         FDRE                                         r  dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  i_clk/O
                         net (fo=1, routed)           0.481     0.914    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.968 r  pll/pll/CLKOUT1
                         net (fo=1, routed)           0.544     1.512    pll_dac_clk_1x
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.541 r  bufg_dac_clk_1x/O
                         net (fo=45, routed)          0.859     2.400    dac_clk_1x
    SLICE_X40Y57         FDRE                                         r  dac_dat_a_reg[11]/C
                         clock pessimism             -0.075     2.325    
                         clock uncertainty            0.189     2.514    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.008     2.522    dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.996    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.924ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/i_iserdese/RST
                            (rising edge-triggered cell ISERDESE2 clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.580ns (16.528%)  route 2.929ns (83.472%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 11.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 f  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 r  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          1.885     9.424    i_daisy/i_rx/RST0
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/RST
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.751    11.031    i_daisy/i_rx/par_clk
    ILOGIC_X0Y38         ISERDESE2                                    r  i_daisy/i_rx/i_iserdese/CLKDIV
                         clock pessimism              0.000    11.031    
                         clock uncertainty           -0.166    10.866    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517    10.349    i_daisy/i_rx/i_iserdese
  -------------------------------------------------------------------
                         required time                         10.349    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.746ns (18.257%)  route 3.340ns (81.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 12.593 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     6.334 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          2.670     9.004    i_daisy/i_rx/daisy_mode[0]
    SLICE_X30Y47         LUT3 (Prop_lut3_I1_O)        0.327     9.331 r  i_daisy/i_rx/rxp_datr[7]_i_1/O
                         net (fo=2, routed)           0.670    10.001    i_daisy/rxp_dat[7]
    SLICE_X27Y50         FDRE                                         r  i_daisy/rxp_datr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.490    12.593    i_daisy/adc_clk_daisy
    SLICE_X27Y50         FDRE                                         r  i_daisy/rxp_datr_reg[7]/C
                         clock pessimism              0.000    12.593    
                         clock uncertainty           -0.166    12.427    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)       -0.267    12.160    i_daisy/rxp_datr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.160    
                         arrival time                         -10.001    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.718ns (17.278%)  route 3.438ns (82.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     6.334 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          2.482     8.816    i_daisy/i_rx/daisy_mode[0]
    SLICE_X30Y47         LUT3 (Prop_lut3_I1_O)        0.299     9.115 r  i_daisy/i_rx/rxp_datr[4]_i_1/O
                         net (fo=2, routed)           0.956    10.071    i_daisy/rxp_dat[4]
    SLICE_X30Y47         FDRE                                         r  i_daisy/rxp_datr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X30Y47         FDRE                                         r  i_daisy/rxp_datr_reg[4]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X30Y47         FDRE (Setup_fdre_C_D)       -0.013    12.425    i_daisy/rxp_datr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.425    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.718ns (17.806%)  route 3.314ns (82.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     6.334 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          2.670     9.004    i_daisy/i_rx/daisy_mode[0]
    SLICE_X30Y47         LUT3 (Prop_lut3_I1_O)        0.299     9.303 r  i_daisy/i_rx/rxp_datr[6]_i_1/O
                         net (fo=2, routed)           0.644     9.947    i_daisy/rxp_dat[6]
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[6]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.040    12.398    i_daisy/rxp_datr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.712ns (18.747%)  route 3.086ns (81.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     6.334 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          2.311     8.645    i_daisy/i_rx/daisy_mode[0]
    SLICE_X29Y48         LUT3 (Prop_lut3_I1_O)        0.293     8.938 r  i_daisy/i_rx/rxp_datr[1]_i_1/O
                         net (fo=2, routed)           0.775     9.713    i_daisy/rxp_dat[1]
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[1]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.264    12.174    i_daisy/rxp_datr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.710ns (19.190%)  route 2.990ns (80.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.604ns = ( 12.604 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.419     6.334 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          2.482     8.816    i_daisy/i_rx/daisy_mode[0]
    SLICE_X30Y47         LUT3 (Prop_lut3_I1_O)        0.291     9.107 r  i_daisy/i_rx/rxp_datr[5]_i_1/O
                         net (fo=2, routed)           0.508     9.615    i_daisy/rxp_dat[5]
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.500    12.604    i_daisy/adc_clk_daisy
    SLICE_X27Y49         FDRE                                         r  i_daisy/rxp_datr_reg[5]/C
                         clock pessimism              0.000    12.604    
                         clock uncertainty           -0.166    12.438    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.247    12.191    i_daisy/rxp_datr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                          -9.615    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.642ns (19.517%)  route 2.647ns (80.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.728     5.961    i_daisy/adc_clk
    SLICE_X4Y45          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.479 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.532     8.011    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X23Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.135 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.251    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[28]/C
                         clock pessimism              0.000    12.588    
                         clock uncertainty           -0.166    12.422    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    11.993    i_daisy/i_test/rx_dat_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.642ns (19.517%)  route 2.647ns (80.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.728     5.961    i_daisy/adc_clk
    SLICE_X4Y45          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.479 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.532     8.011    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X23Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.135 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.251    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[29]/C
                         clock pessimism              0.000    12.588    
                         clock uncertainty           -0.166    12.422    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    11.993    i_daisy/i_test/rx_dat_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.642ns (19.517%)  route 2.647ns (80.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.728     5.961    i_daisy/adc_clk
    SLICE_X4Y45          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.479 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.532     8.011    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X23Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.135 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.251    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[30]/C
                         clock pessimism              0.000    12.588    
                         clock uncertainty           -0.166    12.422    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    11.993    i_daisy/i_test/rx_dat_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 i_daisy/cfg_tst_clr_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.642ns (19.517%)  route 2.647ns (80.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.588ns = ( 12.588 - 8.000 ) 
    Source Clock Delay      (SCD):    5.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.728     5.961    i_daisy/adc_clk
    SLICE_X4Y45          FDRE                                         r  i_daisy/cfg_tst_clr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.518     6.479 r  i_daisy/cfg_tst_clr_reg/Q
                         net (fo=4, routed)           1.532     8.011    i_daisy/i_test/rx_dat_cnt_reg[31]_0
    SLICE_X23Y50         LUT3 (Prop_lut3_I1_O)        0.124     8.135 r  i_daisy/i_test/rx_dat_cnt[0]_i_1/O
                         net (fo=32, routed)          1.115     9.251    i_daisy/i_test/rx_dat_cnt[0]_i_1_n_0
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.732    11.012    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.103 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         1.485    12.588    i_daisy/i_test/CLK
    SLICE_X22Y56         FDRE                                         r  i_daisy/i_test/rx_dat_cnt_reg[31]/C
                         clock pessimism              0.000    12.588    
                         clock uncertainty           -0.166    12.422    
    SLICE_X22Y56         FDRE (Setup_fdre_C_R)       -0.429    11.993    i_daisy/i_test/rx_dat_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  2.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 i_daisy/i_test/tx_dat_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_test/rx_dat_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.428ns (47.435%)  route 0.474ns (52.565%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.562     1.977    i_daisy/i_test/adc_clk
    SLICE_X27Y51         FDRE                                         r  i_daisy/i_test/tx_dat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     2.118 r  i_daisy/i_test/tx_dat_reg[13]/Q
                         net (fo=2, routed)           0.246     2.364    i_daisy/i_test/tx_dat[13]
    SLICE_X25Y52         LUT6 (Prop_lut6_I4_O)        0.045     2.409 r  i_daisy/i_test/rx_dat_inc_i_5/O
                         net (fo=1, routed)           0.000     2.409    i_daisy/i_test/rx_dat_inc_i_5_n_0
    SLICE_X25Y52         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     2.537 r  i_daisy/i_test/rx_dat_inc_reg_i_2/CO[1]
                         net (fo=1, routed)           0.228     2.766    i_daisy/i_test/rx_dat_inc2
    SLICE_X24Y50         LUT6 (Prop_lut6_I5_O)        0.114     2.880 r  i_daisy/i_test/rx_dat_inc_i_1/O
                         net (fo=1, routed)           0.000     2.880    i_daisy/i_test/rx_dat_inc0
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.828     2.276    i_daisy/i_test/CLK
    SLICE_X24Y50         FDRE                                         r  i_daisy/i_test/rx_dat_inc_reg/C
                         clock pessimism              0.000     2.276    
                         clock uncertainty            0.166     2.442    
    SLICE_X24Y50         FDRE (Hold_fdre_C_D)         0.120     2.562    i_daisy/i_test/rx_dat_inc_reg
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[11]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[12]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[13]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[14]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[15]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[8]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_datr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDRE                                         r  i_daisy/rxp_datr_reg[9]/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDRE (Hold_fdre_C_R)        -0.072     2.371    i_daisy/rxp_datr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_hk/daisy_mode_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/rxp_dvr_reg/S
                            (rising edge-triggered cell FDSE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.128ns (16.060%)  route 0.669ns (83.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_hk/adc_clk
    SLICE_X9Y47          FDRE                                         r  i_hk/daisy_mode_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     2.110 r  i_hk/daisy_mode_o_reg[0]/Q
                         net (fo=48, routed)          0.669     2.779    i_daisy/daisy_mode[0]
    SLICE_X25Y49         FDSE                                         r  i_daisy/rxp_dvr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.829     2.277    i_daisy/adc_clk_daisy
    SLICE_X25Y49         FDSE                                         r  i_daisy/rxp_dvr_reg/C
                         clock pessimism              0.000     2.277    
                         clock uncertainty            0.166     2.443    
    SLICE_X25Y49         FDSE (Hold_fdse_C_S)        -0.072     2.371    i_daisy/rxp_dvr_reg
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_train_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_train_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             par_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.164ns (17.753%)  route 0.760ns (82.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.585     2.000    i_daisy/adc_clk
    SLICE_X4Y45          FDRE                                         r  i_daisy/cfg_rx_train_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.164     2.164 r  i_daisy/cfg_rx_train_reg/Q
                         net (fo=3, routed)           0.760     2.924    i_daisy/i_rx/par_train_r_reg[0]_0[0]
    SLICE_X14Y45         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.281     1.419    i_daisy/i_rx/par_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.448 r  i_daisy/i_rx/i_parclk_buf/O
                         net (fo=233, routed)         0.831     2.279    i_daisy/i_rx/CLK
    SLICE_X14Y45         FDRE                                         r  i_daisy/i_rx/par_train_r_reg[0]/C
                         clock pessimism              0.000     2.279    
                         clock uncertainty            0.166     2.445    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.070     2.515    i_daisy/i_rx/par_train_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  pll_adc_clk
  To Clock:  par_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[0]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.842%)  route 1.853ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.808     8.348    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[0]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[1]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.842%)  route 1.853ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.808     8.348    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[1]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[2]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.842%)  route 1.853ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.808     8.348    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[2]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[3]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.842%)  route 1.853ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.808     8.348    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[3]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.190ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[4]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.580ns (23.842%)  route 1.853ns (76.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 11.108 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.808     8.348    i_daisy/i_rx/RST0
    SLICE_X23Y41         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.828    11.108    i_daisy/i_rx/par_clk
    SLICE_X23Y41         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[4]/C
                         clock pessimism              0.000    11.108    
                         clock uncertainty           -0.166    10.943    
    SLICE_X23Y41         FDCE (Recov_fdce_C_CLR)     -0.405    10.538    i_daisy/i_rx/par_rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         10.538    
                         arrival time                          -8.348    
  -------------------------------------------------------------------
                         slack                                  2.190    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.456%)  route 1.698ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.654     8.194    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.829    11.109    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000    11.109    
                         clock uncertainty           -0.166    10.944    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.539    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[11]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.456%)  route 1.698ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.654     8.194    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.829    11.109    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[11]/C
                         clock pessimism              0.000    11.109    
                         clock uncertainty           -0.166    10.944    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.539    i_daisy/i_rx/par_rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[12]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.456%)  route 1.698ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.654     8.194    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.829    11.109    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[12]/C
                         clock pessimism              0.000    11.109    
                         clock uncertainty           -0.166    10.944    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.539    i_daisy/i_rx/par_rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.456%)  route 1.698ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.654     8.194    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.829    11.109    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000    11.109    
                         clock uncertainty           -0.166    10.944    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.539    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[6]/CLR
                            (recovery check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (par_clk rise@8.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.580ns (25.456%)  route 1.698ns (74.544%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 11.109 - 8.000 ) 
    Source Clock Delay      (SCD):    5.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  i_clk/O
                         net (fo=1, routed)           1.306     2.289    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.378 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           1.754     4.132    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.233 r  bufg_adc_clk/O
                         net (fo=1556, routed)        1.682     5.915    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.456     6.371 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           1.045     7.416    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.540 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.654     8.194    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     8.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.902     8.902 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.459     9.361    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.919    10.280 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.829    11.109    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[6]/C
                         clock pessimism              0.000    11.109    
                         clock uncertainty           -0.166    10.944    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.405    10.539    i_daisy/i_rx/par_rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         10.539    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  2.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[13]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.893%)  route 0.664ns (78.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.190     2.832    i_daisy/i_rx/RST0
    SLICE_X23Y46         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y46         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[13]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[14]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.893%)  route 0.664ns (78.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.190     2.832    i_daisy/i_rx/RST0
    SLICE_X23Y46         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y46         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[14]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[15]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.893%)  route 0.664ns (78.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.190     2.832    i_daisy/i_rx/RST0
    SLICE_X23Y46         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y46         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[15]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_reg/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.893%)  route 0.664ns (78.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.190     2.832    i_daisy/i_rx/RST0
    SLICE_X23Y46         FDCE                                         f  i_daisy/i_rx/par_rstn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y46         FDCE                                         r  i_daisy/i_rx/par_rstn_reg/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[10]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[10]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[11]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[11]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[12]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[12]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[5]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[5]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[6]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[6]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 i_daisy/cfg_rx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_daisy/i_rx/par_rstn_r_reg[7]/CLR
                            (removal check against rising-edge clock par_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (par_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.407%)  route 0.725ns (79.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_i[1] (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_i[1]
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, routed)           0.440     0.842    pll/adc_clk_in
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.893 r  pll/pll/CLKOUT0
                         net (fo=1, routed)           0.497     1.390    pll_adc_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.416 r  bufg_adc_clk/O
                         net (fo=1556, routed)        0.567     1.982    i_daisy/adc_clk
    SLICE_X9Y48          FDRE                                         r  i_daisy/cfg_rx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     2.123 r  i_daisy/cfg_rx_en_reg/Q
                         net (fo=3, routed)           0.474     2.597    i_daisy/i_rx/par_rstn_r_reg[0]_0
    SLICE_X23Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.642 f  i_daisy/i_rx/i_iserdese_i_2/O
                         net (fo=18, routed)          0.252     2.894    i_daisy/i_rx/RST0
    SLICE_X23Y43         FDCE                                         f  i_daisy/i_rx/par_rstn_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock par_clk rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    i_daisy/daisy_p_i[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  i_daisy/i_IBUFGDS_clk/O
                         net (fo=2, routed)           0.311     0.706    i_daisy/i_rx/rxs_clk
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.432     1.138 r  i_daisy/i_rx/i_BUFR_clk/O
                         net (fo=39, routed)          0.327     1.465    i_daisy/i_rx/par_clk
    SLICE_X23Y43         FDCE                                         r  i_daisy/i_rx/par_rstn_r_reg[7]/C
                         clock pessimism              0.000     1.465    
                         clock uncertainty            0.166     1.631    
    SLICE_X23Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.539    i_daisy/i_rx/par_rstn_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  1.355    





