[2025-09-16 21:36:19] START suite=cs trace=cloud9_phase5_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2328372 heartbeat IPC: 4.295 cumulative IPC: 4.295 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4521618 cumulative IPC: 4.423 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4521618 cumulative IPC: 4.423 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 4521619 heartbeat IPC: 4.559 cumulative IPC: 5 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 15379317 heartbeat IPC: 0.921 cumulative IPC: 0.921 (Simulation time: 00 hr 02 min 04 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 25472304 heartbeat IPC: 0.9908 cumulative IPC: 0.9546 (Simulation time: 00 hr 03 min 08 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 50000011 cycles: 36288501 heartbeat IPC: 0.9245 cumulative IPC: 0.9444 (Simulation time: 00 hr 04 min 15 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 46048475 heartbeat IPC: 1.025 cumulative IPC: 0.9632 (Simulation time: 00 hr 05 min 08 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 56181184 heartbeat IPC: 0.9869 cumulative IPC: 0.9679 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 67407571 heartbeat IPC: 0.8908 cumulative IPC: 0.9541 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 78297714 heartbeat IPC: 0.9183 cumulative IPC: 0.9488 (Simulation time: 00 hr 08 min 04 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 88774925 heartbeat IPC: 0.9545 cumulative IPC: 0.9495 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 98557766 heartbeat IPC: 1.022 cumulative IPC: 0.9571 (Simulation time: 00 hr 10 min 03 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 104761137 cumulative IPC: 0.9546 (Simulation time: 00 hr 11 min 12 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 104761137 cumulative IPC: 0.9546 (Simulation time: 00 hr 11 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase5_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9546 instructions: 100000000 cycles: 104761137
CPU 0 Branch Prediction Accuracy: 99.23% MPKI: 0.1581 Average ROB Occupancy at Mispredict: 4270
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.067
BRANCH_INDIRECT: 0.06375
BRANCH_CONDITIONAL: 0.02736
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 399087
LQ_STALL: 42008
SQ_STALL: 38091


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 202.86089
REPLAY_LOAD: 99.50746
NON_REPLAY_LOAD: 10.0363455

== Total ==
ADDR_TRANS: 100619
REPLAY_LOAD: 86671
NON_REPLAY_LOAD: 211797

== Counts ==
ADDR_TRANS: 496
REPLAY_LOAD: 871
NON_REPLAY_LOAD: 21103

cpu0->cpu0_STLB TOTAL        ACCESS:     279337 HIT:     260099 MISS:      19238 MSHR_MERGE:          2
cpu0->cpu0_STLB LOAD         ACCESS:     279337 HIT:     260099 MISS:      19238 MSHR_MERGE:          2
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 262.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     608465 HIT:     406353 MISS:     202112 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     335183 HIT:     199940 MISS:     135243 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      58998 HIT:      29161 MISS:      29837 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     175411 HIT:     175081 MISS:        330 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      38873 HIT:       2171 MISS:      36702 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 94.15 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    9426687 HIT:    9282397 MISS:     144290 MSHR_MERGE:      30812
cpu0->cpu0_L1I LOAD         ACCESS:    9426687 HIT:    9282397 MISS:     144290 MSHR_MERGE:      30812
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 17.27 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   19161213 HIT:   18613162 MISS:     548051 MSHR_MERGE:     228474
cpu0->cpu0_L1D LOAD         ACCESS:   12066581 HIT:   11775178 MISS:     291403 MSHR_MERGE:      69698
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    7053227 HIT:    6835682 MISS:     217545 MSHR_MERGE:     158546
cpu0->cpu0_L1D TRANSLATION  ACCESS:      41405 HIT:       2302 MISS:      39103 MSHR_MERGE:        230
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 67.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7900232 HIT:    7759219 MISS:     141013 MSHR_MERGE:      69162
cpu0->cpu0_ITLB LOAD         ACCESS:    7900232 HIT:    7759219 MISS:     141013 MSHR_MERGE:      69162
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.869 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18722007 HIT:   18477402 MISS:     244605 MSHR_MERGE:      37119
cpu0->cpu0_DTLB LOAD         ACCESS:   18722007 HIT:   18477402 MISS:     244605 MSHR_MERGE:      37119
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 28.09 cycles
cpu0->LLC TOTAL        ACCESS:     305259 HIT:     152123 MISS:     153136 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     135243 HIT:      37988 MISS:      97255 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29837 HIT:       2167 MISS:      27670 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     103477 HIT:     102921 MISS:        556 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      36702 HIT:       9047 MISS:      27655 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.63 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1916
  ROW_BUFFER_MISS:     150652
  AVG DBUS CONGESTED CYCLE: 6.754
Channel 0 WQ ROW_BUFFER_HIT:      11086
  ROW_BUFFER_MISS:      67731
  FULL:          0
Channel 0 REFRESHES ISSUED:       8730

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       122972        34930        15534        25036
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           13          214         1131         3070
  STLB miss resolved @ L2C                0           73          287          932         2449
  STLB miss resolved @ LLC                0           17          495         2709         6426
  STLB miss resolved @ MEM                0           34          710         7798        23421

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             125367         2768        11852          258          431
---------------------------------------------------------------
  STLB miss resolved @ L1D               14            0            5           68          148
  STLB miss resolved @ L2C               10            6            6           31           37
  STLB miss resolved @ LLC               44            5           23          250          146
  STLB miss resolved @ MEM               59            0           24          272          761
[2025-09-16 21:47:32] END   suite=cs trace=cloud9_phase5_core0 (rc=0)
