

================================================================
== Vitis HLS Report for 'hls_real2xfft'
================================================================
* Date:           Sat Mar 26 21:15:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.150 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1549|     1552|  6.196 us|  6.208 us|  512|  512|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                                                                                   |                                                                                  |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |                                      Instance                                     |                                      Module                                      |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |Loop_sliding_win_delay_proc1_U0                                                    |Loop_sliding_win_delay_proc1                                                      |      512|      513|  2.048 us|  2.052 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        |Loop_sliding_win_output_proc2_U0                                                   |Loop_sliding_win_output_proc2                                                     |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=0 clock cycles(s))|
        |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |      518|      519|  2.072 us|  2.076 us|  512|  512|  loop rewind stp(delay=1 clock cycles(s))|
        |Loop_real2xfft_output_proc3_U0                                                     |Loop_real2xfft_output_proc3                                                       |      514|      515|  2.056 us|  2.060 us|  512|  512|  loop rewind stp(delay=1 clock cycles(s))|
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        4|    -|     640|    312|    -|
|Instance         |        2|    2|     881|    724|    -|
|Memory           |        4|    -|      64|      0|    0|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    2|    1589|   1098|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|   ~0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                     |                                      Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Loop_real2xfft_output_proc3_U0                                                     |Loop_real2xfft_output_proc3                                                       |        0|   0|   94|  147|    0|
    |Loop_sliding_win_delay_proc1_U0                                                    |Loop_sliding_win_delay_proc1                                                      |        0|   0|  121|  176|    0|
    |Loop_sliding_win_output_proc2_U0                                                   |Loop_sliding_win_output_proc2                                                     |        0|   0|  373|  246|    0|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |        2|   2|  293|  155|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                              |                                                                                  |        2|   2|  881|  724|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |            Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |data2window_V_U    |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |data2window_V_2_U  |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |windowed_V_U       |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    |windowed_V_1_U     |data2window_V_RAM_AUTO_2R1W  |        1|  16|   0|    0|   512|   16|     1|         8192|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                             |        4|  64|   0|    0|  2048|   64|     4|        32768|
    +-------------------+-----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+-----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |delayed_V_1_U  |        1|  159|   0|    -|   256|   16|     4096|
    |delayed_V_U    |        1|  159|   0|    -|   256|   16|     4096|
    |nodelay_V_1_U  |        1|  161|   0|    -|   512|   16|     8192|
    |nodelay_V_U    |        1|  161|   0|    -|   512|   16|     8192|
    +---------------+---------+-----+----+-----+------+-----+---------+
    |Total          |        4|  640|   0|    0|  1536|   64|    24576|
    +---------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                         Variable Name                                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_real2xfft_output_proc3_U0_ap_start                                                        |       and|   0|  0|   2|           1|           1|
    |Loop_sliding_win_output_proc2_U0_ap_continue                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V                                                                  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V_2                                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V                                                                     |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V_1                                                                   |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                        |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V                                                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V_2                                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V                                                               |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V_1                                                             |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                          |          |   0|  0|  26|          13|          13|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data2window_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V_1     |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  36|          8|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data2window_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V_1     |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|din_TDATA          |   in|   16|        axis|            din|       pointer|
|din_TVALID         |   in|    1|        axis|            din|       pointer|
|din_TREADY         |  out|    1|        axis|            din|       pointer|
|dout_TDATA         |  out|   48|        axis|           dout|       pointer|
|dout_TVALID        |  out|    1|        axis|           dout|       pointer|
|dout_TREADY        |   in|    1|        axis|           dout|       pointer|
+-------------------+-----+-----+------------+---------------+--------------+

