#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5618480ea4c0 .scope module, "microc_tb" "microc_tb" 2 4;
 .timescale -9 -11;
v0x56184816b4f0_0 .var "alu_op", 2 0;
v0x56184816b620_0 .net "carry", 0 0, v0x561848166650_0;  1 drivers
v0x56184816b730_0 .var "clk", 0 0;
v0x56184816b7d0_0 .net "opcode", 5 0, L_0x56184817d700;  1 drivers
v0x56184816b870_0 .var "reset", 0 0;
v0x56184816b960_0 .var "s_inc", 0 0;
v0x56184816ba50_0 .var "s_inm", 0 0;
v0x56184816bb40_0 .var "s_skip", 0 0;
v0x56184816bc30_0 .var "we", 0 0;
v0x56184816bcd0_0 .net "zero", 0 0, v0x561848166760_0;  1 drivers
S_0x5618480eb3a0 .scope module, "microc_test" "microc" 2 11, 3 4 0, S_0x5618480ea4c0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 1 "s_skip";
    .port_info 6 /INPUT 1 "s_inc";
    .port_info 7 /INPUT 1 "s_inm";
    .port_info 8 /INPUT 1 "we";
    .port_info 9 /INPUT 3 "ALUOp";
v0x56184816a4a0_0 .net "ALUOp", 2 0, v0x56184816b4f0_0;  1 drivers
v0x56184816a590_0 .net "ALU_output", 7 0, v0x561848166570_0;  1 drivers
v0x56184816a680_0 .net "RD1", 7 0, L_0x56184817ccc0;  1 drivers
v0x56184816a770_0 .net "RD2", 7 0, L_0x56184817d380;  1 drivers
v0x56184816a880_0 .net "WD3", 7 0, L_0x56184817c450;  1 drivers
v0x56184816a9e0_0 .net "carry", 0 0, v0x561848166650_0;  alias, 1 drivers
v0x56184816aa80_0 .net "clk", 0 0, v0x56184816b730_0;  1 drivers
v0x56184816ab20_0 .net "memprog_output", 15 0, L_0x56184816bfe0;  1 drivers
v0x56184816abc0_0 .net "mux_inc_output", 9 0, L_0x56184817c280;  1 drivers
v0x56184816ac60_0 .net "mux_skip_output", 9 0, L_0x56184816c0f0;  1 drivers
v0x56184816ad70_0 .net "opcode", 5 0, L_0x56184817d700;  alias, 1 drivers
v0x56184816ae50_0 .net "pc_output", 9 0, v0x5618481448d0_0;  1 drivers
v0x56184816af10_0 .net "reset", 0 0, v0x56184816b870_0;  1 drivers
v0x56184816afb0_0 .net "s_inc", 0 0, v0x56184816b960_0;  1 drivers
v0x56184816b050_0 .net "s_inm", 0 0, v0x56184816ba50_0;  1 drivers
v0x56184816b0f0_0 .net "s_skip", 0 0, v0x56184816bb40_0;  1 drivers
v0x56184816b190_0 .net "sum_output", 9 0, L_0x56184817c690;  1 drivers
v0x56184816b280_0 .net "we", 0 0, v0x56184816bc30_0;  1 drivers
v0x56184816b320_0 .net "zero", 0 0, v0x561848166760_0;  alias, 1 drivers
L_0x56184817c3b0 .part L_0x56184816bfe0, 0, 10;
L_0x56184817c510 .part L_0x56184816bfe0, 4, 8;
L_0x56184817d520 .part L_0x56184816bfe0, 0, 4;
L_0x56184817d5c0 .part L_0x56184816bfe0, 4, 4;
L_0x56184817d660 .part L_0x56184816bfe0, 8, 4;
L_0x56184817d700 .part L_0x56184816bfe0, 10, 6;
S_0x561848141980 .scope module, "PC" "registro" 3 10, 4 35 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x56184813f7e0 .param/l "WIDTH" 0 4 35, +C4<00000000000000000000000000001010>;
v0x561848144830_0 .net "D", 9 0, L_0x56184817c690;  alias, 1 drivers
v0x5618481448d0_0 .var "Q", 9 0;
v0x561848165e30_0 .net "clk", 0 0, v0x56184816b730_0;  alias, 1 drivers
v0x561848165ed0_0 .net "reset", 0 0, v0x56184816b870_0;  alias, 1 drivers
E_0x561848121e90 .event posedge, v0x561848165ed0_0, v0x561848165e30_0;
S_0x561848166010 .scope module, "alu_1" "alu" 3 17, 5 1 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "carry";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /INPUT 3 "Op";
v0x5618481662d0_0 .net "A", 7 0, L_0x56184817ccc0;  alias, 1 drivers
v0x5618481663d0_0 .net "B", 7 0, L_0x56184817d380;  alias, 1 drivers
v0x5618481664b0_0 .net "Op", 2 0, v0x56184816b4f0_0;  alias, 1 drivers
v0x561848166570_0 .var "S", 7 0;
v0x561848166650_0 .var "carry", 0 0;
v0x561848166760_0 .var "zero", 0 0;
E_0x561848122a90 .event edge, v0x5618481664b0_0, v0x5618481663d0_0, v0x5618481662d0_0;
S_0x5618481668e0 .scope module, "memprog_1" "memprog" 3 11, 6 3 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "Datum";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x56184816bfe0 .functor BUFZ 16, L_0x56184816bdc0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x561848166b10_0 .net "Address", 9 0, v0x5618481448d0_0;  alias, 1 drivers
v0x561848166bf0_0 .net "Datum", 15 0, L_0x56184816bfe0;  alias, 1 drivers
v0x561848166cb0 .array "Mem", 1023 0, 15 0;
v0x561848166d50_0 .net *"_ivl_0", 15 0, L_0x56184816bdc0;  1 drivers
v0x561848166e30_0 .net *"_ivl_2", 11 0, L_0x56184816be60;  1 drivers
L_0x7f4aed3d5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561848166f60_0 .net *"_ivl_5", 1 0, L_0x7f4aed3d5018;  1 drivers
v0x561848167040_0 .net "clk", 0 0, v0x56184816b730_0;  alias, 1 drivers
L_0x56184816bdc0 .array/port v0x561848166cb0, L_0x56184816be60;
L_0x56184816be60 .concat [ 10 2 0 0], v0x5618481448d0_0, L_0x7f4aed3d5018;
S_0x561848167140 .scope module, "mux_inc" "mux2" 3 13, 4 46 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x561848167320 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
v0x5618481673f0_0 .net "D0", 9 0, L_0x56184817c3b0;  1 drivers
v0x5618481674d0_0 .net "D1", 9 0, L_0x56184816c0f0;  alias, 1 drivers
v0x5618481675b0_0 .net "Y", 9 0, L_0x56184817c280;  alias, 1 drivers
v0x5618481676a0_0 .net "s", 0 0, v0x56184816b960_0;  alias, 1 drivers
L_0x56184817c280 .functor MUXZ 10, L_0x56184817c3b0, L_0x56184816c0f0, v0x56184816b960_0, C4<>;
S_0x561848167810 .scope module, "mux_inm" "mux2" 3 14, 4 46 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x561848167a40 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001000>;
v0x561848167b50_0 .net "D0", 7 0, v0x561848166570_0;  alias, 1 drivers
v0x561848167c60_0 .net "D1", 7 0, L_0x56184817c510;  1 drivers
v0x561848167d20_0 .net "Y", 7 0, L_0x56184817c450;  alias, 1 drivers
v0x561848167e10_0 .net "s", 0 0, v0x56184816ba50_0;  alias, 1 drivers
L_0x56184817c450 .functor MUXZ 8, v0x561848166570_0, L_0x56184817c510, v0x56184816ba50_0, C4<>;
S_0x561848167f80 .scope module, "mux_skip" "mux2" 3 12, 4 46 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x561848168160 .param/l "WIDTH" 0 4 46, +C4<00000000000000000000000000001010>;
L_0x7f4aed3d5060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5618481682a0_0 .net "D0", 9 0, L_0x7f4aed3d5060;  1 drivers
L_0x7f4aed3d50a8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x5618481683a0_0 .net "D1", 9 0, L_0x7f4aed3d50a8;  1 drivers
v0x561848168480_0 .net "Y", 9 0, L_0x56184816c0f0;  alias, 1 drivers
v0x561848168580_0 .net "s", 0 0, v0x56184816bb40_0;  alias, 1 drivers
L_0x56184816c0f0 .functor MUXZ 10, L_0x7f4aed3d5060, L_0x7f4aed3d50a8, v0x56184816bb40_0, C4<>;
S_0x5618481686d0 .scope module, "regfile_1" "regfile" 3 16, 4 4 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x561848168940_0 .net "RA1", 3 0, L_0x56184817d520;  1 drivers
v0x561848168a40_0 .net "RA2", 3 0, L_0x56184817d5c0;  1 drivers
v0x561848168b20_0 .net "RD1", 7 0, L_0x56184817ccc0;  alias, 1 drivers
v0x561848168bf0_0 .net "RD2", 7 0, L_0x56184817d380;  alias, 1 drivers
v0x561848168cc0 .array "RegBank", 15 0, 7 0;
v0x561848168db0_0 .net "WA3", 3 0, L_0x56184817d660;  1 drivers
v0x561848168e90_0 .net "WD3", 7 0, L_0x56184817c450;  alias, 1 drivers
v0x561848168f50_0 .net *"_ivl_0", 31 0, L_0x56184817c830;  1 drivers
v0x561848169010_0 .net *"_ivl_10", 5 0, L_0x56184817cb00;  1 drivers
L_0x7f4aed3d5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618481690f0_0 .net *"_ivl_13", 1 0, L_0x7f4aed3d5180;  1 drivers
L_0x7f4aed3d51c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5618481691d0_0 .net/2u *"_ivl_14", 7 0, L_0x7f4aed3d51c8;  1 drivers
v0x5618481692b0_0 .net *"_ivl_18", 31 0, L_0x56184817ce50;  1 drivers
L_0x7f4aed3d5210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561848169390_0 .net *"_ivl_21", 27 0, L_0x7f4aed3d5210;  1 drivers
L_0x7f4aed3d5258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561848169470_0 .net/2u *"_ivl_22", 31 0, L_0x7f4aed3d5258;  1 drivers
v0x561848169550_0 .net *"_ivl_24", 0 0, L_0x56184817d010;  1 drivers
v0x561848169610_0 .net *"_ivl_26", 7 0, L_0x56184817d100;  1 drivers
v0x5618481696f0_0 .net *"_ivl_28", 5 0, L_0x56184817d1f0;  1 drivers
L_0x7f4aed3d50f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5618481697d0_0 .net *"_ivl_3", 27 0, L_0x7f4aed3d50f0;  1 drivers
L_0x7f4aed3d52a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5618481698b0_0 .net *"_ivl_31", 1 0, L_0x7f4aed3d52a0;  1 drivers
L_0x7f4aed3d52e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561848169990_0 .net/2u *"_ivl_32", 7 0, L_0x7f4aed3d52e8;  1 drivers
L_0x7f4aed3d5138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561848169a70_0 .net/2u *"_ivl_4", 31 0, L_0x7f4aed3d5138;  1 drivers
v0x561848169b50_0 .net *"_ivl_6", 0 0, L_0x56184817c920;  1 drivers
v0x561848169c10_0 .net *"_ivl_8", 7 0, L_0x56184817ca60;  1 drivers
v0x561848169cf0_0 .net "clk", 0 0, v0x56184816b730_0;  alias, 1 drivers
v0x561848169d90_0 .net "we3", 0 0, v0x56184816bc30_0;  alias, 1 drivers
E_0x561848121bd0 .event posedge, v0x561848165e30_0;
L_0x56184817c830 .concat [ 4 28 0 0], L_0x56184817d520, L_0x7f4aed3d50f0;
L_0x56184817c920 .cmp/ne 32, L_0x56184817c830, L_0x7f4aed3d5138;
L_0x56184817ca60 .array/port v0x561848168cc0, L_0x56184817cb00;
L_0x56184817cb00 .concat [ 4 2 0 0], L_0x56184817d520, L_0x7f4aed3d5180;
L_0x56184817ccc0 .functor MUXZ 8, L_0x7f4aed3d51c8, L_0x56184817ca60, L_0x56184817c920, C4<>;
L_0x56184817ce50 .concat [ 4 28 0 0], L_0x56184817d5c0, L_0x7f4aed3d5210;
L_0x56184817d010 .cmp/ne 32, L_0x56184817ce50, L_0x7f4aed3d5258;
L_0x56184817d100 .array/port v0x561848168cc0, L_0x56184817d1f0;
L_0x56184817d1f0 .concat [ 4 2 0 0], L_0x56184817d5c0, L_0x7f4aed3d52a0;
L_0x56184817d380 .functor MUXZ 8, L_0x7f4aed3d52e8, L_0x56184817d100, L_0x56184817d010, C4<>;
S_0x561848169fa0 .scope module, "sum_1" "sum" 3 15, 4 28 0, S_0x5618480eb3a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x56184816a1a0_0 .net "A", 9 0, v0x5618481448d0_0;  alias, 1 drivers
v0x56184816a2d0_0 .net "B", 9 0, L_0x56184817c280;  alias, 1 drivers
v0x56184816a390_0 .net "Y", 9 0, L_0x56184817c690;  alias, 1 drivers
L_0x56184817c690 .arith/sum 10, v0x5618481448d0_0, L_0x56184817c280;
    .scope S_0x561848141980;
T_0 ;
    %wait E_0x561848121e90;
    %load/vec4 v0x561848165ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5618481448d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x561848144830_0;
    %assign/vec4 v0x5618481448d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5618481668e0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x561848166cb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5618481686d0;
T_2 ;
    %vpi_call 4 14 "$readmemb", "regfile.dat", v0x561848168cc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5618481686d0;
T_3 ;
    %wait E_0x561848121bd0;
    %load/vec4 v0x561848169d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561848168e90_0;
    %load/vec4 v0x561848168db0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561848168cc0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561848166010;
T_4 ;
    %wait E_0x561848122a90;
    %load/vec4 v0x5618481664b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5618481662d0_0;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5618481662d0_0;
    %inv;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5618481662d0_0;
    %pad/u 9;
    %load/vec4 v0x5618481663d0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x561848166570_0, 0, 8;
    %store/vec4 v0x561848166650_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5618481662d0_0;
    %pad/u 9;
    %load/vec4 v0x5618481663d0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x561848166570_0, 0, 8;
    %store/vec4 v0x561848166650_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5618481662d0_0;
    %load/vec4 v0x5618481663d0_0;
    %and;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5618481662d0_0;
    %load/vec4 v0x5618481663d0_0;
    %or;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5618481662d0_0;
    %load/vec4 v0x5618481663d0_0;
    %xor;
    %store/vec4 v0x561848166570_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5618481662d0_0;
    %pad/u 9;
    %inv;
    %pushi/vec4 1, 0, 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x561848166570_0, 0, 8;
    %store/vec4 v0x561848166650_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x561848166570_0;
    %or/r;
    %inv;
    %store/vec4 v0x561848166760_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5618480ea4c0;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d opcode=%b zero=%b carry=%b clk=%b reset=%b s_skip=%b s_inc=%b, s_inm=%b, we=%b, alu_op=%b", $time, v0x56184816b7d0_0, v0x56184816bcd0_0, v0x56184816b620_0, v0x56184816b730_0, v0x56184816b870_0, v0x56184816bb40_0, v0x56184816b960_0, v0x56184816ba50_0, v0x56184816bc30_0, v0x56184816b4f0_0 {0 0 0};
    %delay 28000, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5618480ea4c0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b870_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b870_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5618480ea4c0;
T_7 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56184816b4f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816ba50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bb40_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816bc30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b960_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5618480ea4c0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56184816b730_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56184816b730_0, 0, 1;
    %delay 1000, 0;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./src/microc_tb.v";
    "./src/microc.v";
    "./src/componentes.v";
    "./src/alu.v";
    "./src/memprog.v";
