/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [20:0] _01_;
  wire [18:0] _02_;
  reg [4:0] _03_;
  reg [2:0] _04_;
  reg [9:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [25:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [13:0] celloutsig_0_31z;
  wire [25:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [29:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [16:0] celloutsig_0_52z;
  wire celloutsig_0_57z;
  wire [14:0] celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [15:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_3z[0] | celloutsig_1_3z[1]) & celloutsig_1_5z);
  assign celloutsig_0_11z = ~((_00_ | celloutsig_0_4z[4]) & celloutsig_0_0z);
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 21'h000000;
    else _01_ <= { celloutsig_0_2z[11:9], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  reg [18:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _09_ <= 19'h00000;
    else _09_ <= { celloutsig_0_2z[12:2], celloutsig_0_4z };
  assign { _02_[18:10], _00_, _02_[8:0] } = _09_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_1_6z[2:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_8z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_1_3z[2], celloutsig_1_7z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _05_ <= 10'h000;
    else _05_ <= celloutsig_0_9z[13:4];
  assign celloutsig_0_32z = { celloutsig_0_13z[13:5], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_17z[24:0] };
  assign celloutsig_0_38z = { in_data[33:31], celloutsig_0_30z, celloutsig_0_28z } / { 1'h1, celloutsig_0_14z[5:2] };
  assign celloutsig_0_40z = celloutsig_0_27z == { celloutsig_0_2z[3], celloutsig_0_10z, celloutsig_0_26z };
  assign celloutsig_0_51z = celloutsig_0_45z[28:24] == { celloutsig_0_4z[4:1], celloutsig_0_35z };
  assign celloutsig_0_26z = { celloutsig_0_0z, celloutsig_0_15z } == celloutsig_0_4z[7:2];
  assign celloutsig_1_5z = celloutsig_1_4z[5:1] === celloutsig_1_1z[5:1];
  assign celloutsig_1_8z = in_data[132:126] === { in_data[140], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_8z } === { _03_[3], celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[11:6] === _02_[16:11];
  assign celloutsig_0_25z = celloutsig_0_23z[13:5] === { celloutsig_0_8z[8:1], celloutsig_0_20z };
  assign celloutsig_0_28z = celloutsig_0_17z[24:12] === { celloutsig_0_8z[7:1], celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_7z[13:4] === { celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_14z };
  assign celloutsig_1_19z = celloutsig_1_2z[7:5] >= in_data[127:125];
  assign celloutsig_0_31z = { celloutsig_0_15z[2:0], celloutsig_0_8z, celloutsig_0_29z } % { 1'h1, in_data[90:79], celloutsig_0_26z };
  assign celloutsig_0_52z = { celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_51z, _05_, celloutsig_0_41z, celloutsig_0_30z } % { 1'h1, celloutsig_0_16z[5:4], celloutsig_0_15z, celloutsig_0_49z, celloutsig_0_16z, celloutsig_0_39z };
  assign celloutsig_0_1z = { in_data[54:51], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[43:40], in_data[0] };
  assign celloutsig_0_45z = { _02_[14:10], _00_, _02_[8:3], celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_0z } * { celloutsig_0_2z[13:6], celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_35z, _05_ };
  assign celloutsig_0_4z = in_data[33:26] * { _01_[2], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_1z[4:0] * _01_[16:12];
  assign celloutsig_0_2z = { in_data[8:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } * in_data[43:28];
  assign celloutsig_0_27z = _05_[3:1] * celloutsig_0_13z[2:0];
  assign celloutsig_0_35z = celloutsig_0_14z[6:4] != celloutsig_0_6z;
  assign celloutsig_0_57z = celloutsig_0_31z[9:1] != { celloutsig_0_34z[8:7], celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_40z, celloutsig_0_26z };
  assign celloutsig_0_70z = celloutsig_0_2z[7:5] != celloutsig_0_18z;
  assign celloutsig_1_18z = { celloutsig_1_14z, _04_ } != celloutsig_1_12z[17:12];
  assign celloutsig_0_20z = { celloutsig_0_16z, celloutsig_0_0z } != { celloutsig_0_2z[15:11], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z } != _02_[14:12];
  assign celloutsig_0_12z = celloutsig_0_1z[4:2] !== { celloutsig_0_4z[1:0], celloutsig_0_0z };
  assign celloutsig_0_30z = celloutsig_0_7z[13:1] !== { celloutsig_0_9z[16:5], celloutsig_0_24z };
  assign celloutsig_1_3z = ~ celloutsig_1_2z[5:0];
  assign celloutsig_1_4z = ~ celloutsig_1_2z[7:2];
  assign celloutsig_0_23z = ~ celloutsig_0_9z[16:3];
  assign celloutsig_0_69z = { celloutsig_0_52z[12:7], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_57z } | { celloutsig_0_7z[8:4], celloutsig_0_41z, celloutsig_0_41z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_2z[3:0] | { celloutsig_1_1z[16:14], celloutsig_1_0z };
  assign celloutsig_0_41z = & { celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_8z[9:3], celloutsig_0_1z };
  assign celloutsig_0_49z = & celloutsig_0_7z[8:2];
  assign celloutsig_0_19z = & celloutsig_0_8z[7:3];
  assign celloutsig_0_34z = { celloutsig_0_17z[11:7], celloutsig_0_27z, celloutsig_0_24z } << { _01_[13:6], celloutsig_0_30z };
  assign celloutsig_1_14z = _03_[4:2] << _03_[2:0];
  assign celloutsig_0_18z = celloutsig_0_17z[2:0] >> celloutsig_0_17z[7:5];
  assign celloutsig_0_9z = { celloutsig_0_7z[14:6], celloutsig_0_4z } <<< _01_[17:1];
  assign celloutsig_0_16z = celloutsig_0_7z[13:7] <<< in_data[14:8];
  assign celloutsig_1_1z = in_data[177:161] >>> { in_data[116:102], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[9:1] - in_data[141:133];
  assign celloutsig_0_6z = celloutsig_0_4z[5:3] - celloutsig_0_2z[14:12];
  assign celloutsig_1_12z = { celloutsig_1_1z[13:1], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z } - { celloutsig_1_4z[1], _03_, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_13z = { _02_[18:10], _00_, _02_[8:4] } - { celloutsig_0_8z[8:4], celloutsig_0_8z };
  assign celloutsig_0_17z = { in_data[94:93], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_12z } - { celloutsig_0_2z[6:4], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_0_7z = { _01_[10:1], celloutsig_0_6z, celloutsig_0_6z } ~^ { celloutsig_0_2z[15:8], celloutsig_0_4z };
  assign celloutsig_0_14z = { _02_[10], _00_, celloutsig_0_1z } ~^ { _01_[13:7], celloutsig_0_10z };
  assign celloutsig_0_8z = in_data[80:71] ^ { celloutsig_0_7z[9:8], celloutsig_0_4z };
  assign celloutsig_0_0z = ~((in_data[37] & in_data[13]) | in_data[45]);
  assign celloutsig_0_39z = ~((celloutsig_0_29z & celloutsig_0_32z[16]) | celloutsig_0_16z[4]);
  assign celloutsig_1_0z = ~((in_data[107] & in_data[190]) | in_data[141]);
  assign _02_[9] = _00_;
  assign { out_data[128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
