// Seed: 202022442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  generate
    if (1) assign id_4 = id_3;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd88
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout tri1 id_6;
  inout wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_2
  );
  inout wire _id_1;
  assign id_4[id_1+:1'b0] = -1;
  assign id_5 = id_2;
  assign id_6 = 1;
  assign id_6 = id_3;
endmodule
