Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Feb 17 20:20:21 2026
| Host         : PTO0423 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab2_timing_summary_routed.rpt -pb lab2_timing_summary_routed.pb -rpx lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.650        0.000                      0                  281        0.168        0.000                      0                  281        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              5.650        0.000                      0                  281        0.168        0.000                      0                  281        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        5.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycleCounter/cs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.960ns (24.090%)  route 3.025ns (75.910%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 r  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 r  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.708     8.372    cycleCounter/cs_reg[17]_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.118     8.490 r  cycleCounter/cs[12]_i_1/O
                         net (fo=1, routed)           0.650     9.139    cycleCounter/cs[12]
    SLICE_X62Y35         FDRE                                         r  cycleCounter/cs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.514    14.855    cycleCounter/CLK
    SLICE_X62Y35         FDRE                                         r  cycleCounter/cs_reg[12]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y35         FDRE (Setup_fdre_C_D)       -0.305    14.789    cycleCounter/cs_reg[12]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.238ns (56.235%)  route 1.742ns (43.765%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.419     5.572 f  lapDebouncer/timer.count_reg[4]/Q
                         net (fo=3, routed)           0.930     6.502    lapDebouncer/timer.count_reg_n_0_[4]
    SLICE_X59Y35         LUT1 (Prop_lut1_I0_O)        0.297     6.799 r  lapDebouncer/count0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.799    lapDebouncer/count0_carry_i_1__0_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.200 r  lapDebouncer/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.200    lapDebouncer/count0_carry_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.314 r  lapDebouncer/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    lapDebouncer/count0_carry__0_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.428 r  lapDebouncer/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.428    lapDebouncer/count0_carry__1_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.542 r  lapDebouncer/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.542    lapDebouncer/count0_carry__2_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.656 r  lapDebouncer/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.656    lapDebouncer/count0_carry__3_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.990 r  lapDebouncer/count0_carry__4/O[1]
                         net (fo=1, routed)           0.812     8.802    lapDebouncer/count0_carry__4_n_6
    SLICE_X58Y38         LUT4 (Prop_lut4_I0_O)        0.331     9.133 r  lapDebouncer/timer.count[22]_i_2/O
                         net (fo=1, routed)           0.000     9.133    lapDebouncer/timer.count[22]_i_2_n_0
    SLICE_X58Y38         FDRE                                         r  lapDebouncer/timer.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.515    14.856    lapDebouncer/CLK
    SLICE_X58Y38         FDRE                                         r  lapDebouncer/timer.count_reg[22]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X58Y38         FDRE (Setup_fdre_C_D)        0.075    15.170    lapDebouncer/timer.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secLowCounter/cs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.966ns (26.291%)  route 2.708ns (73.709%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.446     8.110    decCounter/cs_reg[3]_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  decCounter/leds_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.595     8.829    secLowCounter/cs_reg[2]_0[0]
    SLICE_X65Y33         FDRE                                         r  secLowCounter/cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.512    14.853    secLowCounter/CLK
    SLICE_X65Y33         FDRE                                         r  secLowCounter/cs_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDRE (Setup_fdre_C_CE)      -0.205    14.887    secLowCounter/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secLowCounter/cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 0.966ns (26.348%)  route 2.700ns (73.652%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.446     8.110    decCounter/cs_reg[3]_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  decCounter/leds_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.587     8.821    secLowCounter/cs_reg[2]_0[0]
    SLICE_X62Y34         FDRE                                         r  secLowCounter/cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    secLowCounter/CLK
    SLICE_X62Y34         FDRE                                         r  secLowCounter/cs_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_CE)      -0.205    14.888    secLowCounter/cs_reg[2]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  lapDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.985     6.594    lapDebouncer/timer.count_reg_n_0_[0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.718 r  lapDebouncer/timer.count[21]_i_4__0/O
                         net (fo=1, routed)           1.017     7.735    lapDebouncer/timer.count[21]_i_4__0_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  lapDebouncer/timer.count[21]_i_2__0/O
                         net (fo=13, routed)          0.219     8.078    lapDebouncer/timer.count[21]_i_2__0_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  lapDebouncer/timer.count[22]_i_1/O
                         net (fo=13, routed)          0.636     8.838    lapDebouncer/timer.count[22]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.913    lapDebouncer/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  lapDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.985     6.594    lapDebouncer/timer.count_reg_n_0_[0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.718 r  lapDebouncer/timer.count[21]_i_4__0/O
                         net (fo=1, routed)           1.017     7.735    lapDebouncer/timer.count[21]_i_4__0_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  lapDebouncer/timer.count[21]_i_2__0/O
                         net (fo=13, routed)          0.219     8.078    lapDebouncer/timer.count[21]_i_2__0_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  lapDebouncer/timer.count[22]_i_1/O
                         net (fo=13, routed)          0.636     8.838    lapDebouncer/timer.count[22]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[1]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.913    lapDebouncer/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  lapDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.985     6.594    lapDebouncer/timer.count_reg_n_0_[0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.718 r  lapDebouncer/timer.count[21]_i_4__0/O
                         net (fo=1, routed)           1.017     7.735    lapDebouncer/timer.count[21]_i_4__0_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  lapDebouncer/timer.count[21]_i_2__0/O
                         net (fo=13, routed)          0.219     8.078    lapDebouncer/timer.count[21]_i_2__0_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  lapDebouncer/timer.count[22]_i_1/O
                         net (fo=13, routed)          0.636     8.838    lapDebouncer/timer.count[22]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[2]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.913    lapDebouncer/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  lapDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.985     6.594    lapDebouncer/timer.count_reg_n_0_[0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.718 r  lapDebouncer/timer.count[21]_i_4__0/O
                         net (fo=1, routed)           1.017     7.735    lapDebouncer/timer.count[21]_i_4__0_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  lapDebouncer/timer.count[21]_i_2__0/O
                         net (fo=13, routed)          0.219     8.078    lapDebouncer/timer.count[21]_i_2__0_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  lapDebouncer/timer.count[22]_i_1/O
                         net (fo=13, routed)          0.636     8.838    lapDebouncer/timer.count[22]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[3]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.913    lapDebouncer/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 lapDebouncer/timer.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.828ns (22.471%)  route 2.857ns (77.529%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.632     5.153    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  lapDebouncer/timer.count_reg[0]/Q
                         net (fo=3, routed)           0.985     6.594    lapDebouncer/timer.count_reg_n_0_[0]
    SLICE_X58Y38         LUT3 (Prop_lut3_I2_O)        0.124     6.718 r  lapDebouncer/timer.count[21]_i_4__0/O
                         net (fo=1, routed)           1.017     7.735    lapDebouncer/timer.count[21]_i_4__0_n_0
    SLICE_X58Y37         LUT6 (Prop_lut6_I1_O)        0.124     7.859 r  lapDebouncer/timer.count[21]_i_2__0/O
                         net (fo=13, routed)          0.219     8.078    lapDebouncer/timer.count[21]_i_2__0_n_0
    SLICE_X58Y37         LUT4 (Prop_lut4_I0_O)        0.124     8.202 r  lapDebouncer/timer.count[22]_i_1/O
                         net (fo=13, routed)          0.636     8.838    lapDebouncer/timer.count[22]_i_1_n_0
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    lapDebouncer/CLK
    SLICE_X58Y35         FDRE                                         r  lapDebouncer/timer.count_reg[4]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X58Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.913    lapDebouncer/timer.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decCounter/cs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.966ns (26.265%)  route 2.712ns (73.734%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.708     8.372    cycleCounter/cs_reg[17]_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.496 r  cycleCounter/leds_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.336     8.832    decCounter/E[0]
    SLICE_X64Y34         FDRE                                         r  decCounter/cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.513    14.854    decCounter/CLK
    SLICE_X64Y34         FDRE                                         r  decCounter/cs_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X64Y34         FDRE (Setup_fdre_C_CE)      -0.169    14.924    decCounter/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  6.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 startStopEdgeDetector/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStopTFF_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.593     1.476    startStopEdgeDetector/CLK
    SLICE_X62Y38         FDRE                                         r  startStopEdgeDetector/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  startStopEdgeDetector/aux_reg[1]/Q
                         net (fo=1, routed)           0.086     1.703    startStopEdgeDetector/p_0_in
    SLICE_X63Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.748 r  startStopEdgeDetector/startStopTFF_i_1/O
                         net (fo=1, routed)           0.000     1.748    startStopEdgeDetector_n_0
    SLICE_X63Y38         FDRE                                         r  startStopTFF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  startStopTFF_reg/C
                         clock pessimism             -0.502     1.489    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.091     1.580    startStopTFF_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 lapEdgeDetector/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapTFF_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    lapEdgeDetector/CLK
    SLICE_X60Y34         FDRE                                         r  lapEdgeDetector/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  lapEdgeDetector/aux_reg[1]/Q
                         net (fo=2, routed)           0.082     1.719    lapEdgeDetector/p_0_in
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.048     1.767 r  lapEdgeDetector/lapTFF_i_1/O
                         net (fo=1, routed)           0.000     1.767    lapEdgeDetector_n_0
    SLICE_X61Y34         FDRE                                         r  lapTFF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  lapTFF_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.591    lapTFF_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 startStopEdgeDetector/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStopEdgeDetector/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.938%)  route 0.130ns (48.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.592     1.475    startStopEdgeDetector/CLK
    SLICE_X62Y37         FDRE                                         r  startStopEdgeDetector/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  startStopEdgeDetector/aux_reg[0]/Q
                         net (fo=2, routed)           0.130     1.747    startStopEdgeDetector/aux_reg_n_0_[0]
    SLICE_X62Y38         FDRE                                         r  startStopEdgeDetector/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.864     1.991    startStopEdgeDetector/CLK
    SLICE_X62Y38         FDRE                                         r  startStopEdgeDetector/aux_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.070     1.562    startStopEdgeDetector/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 secHighCounter/cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secHighReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.867%)  route 0.140ns (46.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    secHighCounter/CLK
    SLICE_X64Y33         FDRE                                         r  secHighCounter/cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  secHighCounter/cs_reg[2]/Q
                         net (fo=4, routed)           0.140     1.778    secHighCnt[2]
    SLICE_X61Y33         FDRE                                         r  secHighReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.857     1.984    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  secHighReg_reg[2]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.070     1.576    secHighReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 startStopDebouncer/timer.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStopDebouncer/timer.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.534%)  route 0.065ns (18.466%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    startStopDebouncer/CLK
    SLICE_X61Y37         FDRE                                         r  startStopDebouncer/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  startStopDebouncer/timer.count_reg[11]/Q
                         net (fo=3, routed)           0.065     1.680    startStopDebouncer/timer.count_reg_n_0_[11]
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.725 r  startStopDebouncer/count0_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.725    startStopDebouncer/count0_carry__1_i_2_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.826 r  startStopDebouncer/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.826    startStopDebouncer/count0[12]
    SLICE_X60Y37         FDRE                                         r  startStopDebouncer/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     1.987    startStopDebouncer/CLK
    SLICE_X60Y37         FDRE                                         r  startStopDebouncer/timer.count_reg[12]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.134     1.621    startStopDebouncer/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 startStopDebouncer/timer.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStopDebouncer/timer.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.291ns (78.562%)  route 0.079ns (21.438%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    startStopDebouncer/CLK
    SLICE_X61Y36         FDRE                                         r  startStopDebouncer/timer.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  startStopDebouncer/timer.count_reg[5]/Q
                         net (fo=3, routed)           0.079     1.694    startStopDebouncer/timer.count_reg_n_0_[5]
    SLICE_X60Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.739 r  startStopDebouncer/count0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.739    startStopDebouncer/count0_carry__0_i_4_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.844 r  startStopDebouncer/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.844    startStopDebouncer/count0[6]
    SLICE_X60Y36         FDRE                                         r  startStopDebouncer/timer.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.859     1.986    startStopDebouncer/CLK
    SLICE_X60Y36         FDRE                                         r  startStopDebouncer/timer.count_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.134     1.620    startStopDebouncer/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 secLowCounter/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secLowCounter/cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.189ns (53.759%)  route 0.163ns (46.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    secLowCounter/CLK
    SLICE_X65Y33         FDRE                                         r  secLowCounter/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  secLowCounter/cs_reg[0]/Q
                         net (fo=7, routed)           0.163     1.777    secLowCounter/cs_reg[3]_0[0]
    SLICE_X65Y34         LUT4 (Prop_lut4_I3_O)        0.048     1.825 r  secLowCounter/cs[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.825    secLowCounter/cs[3]_i_1__1_n_0
    SLICE_X65Y34         FDRE                                         r  secLowCounter/cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     1.987    secLowCounter/CLK
    SLICE_X65Y34         FDRE                                         r  secLowCounter/cs_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.107     1.595    secLowCounter/cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 secLowCounter/cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            secHighCounter/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.755%)  route 0.180ns (49.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    secLowCounter/CLK
    SLICE_X62Y34         FDRE                                         r  secLowCounter/cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  secLowCounter/cs_reg[2]/Q
                         net (fo=8, routed)           0.180     1.796    secHighCounter/cs_reg[0]_0[0]
    SLICE_X64Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  secHighCounter/cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.841    secHighCounter/cs[0]_i_1_n_0
    SLICE_X64Y35         FDRE                                         r  secHighCounter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.861     1.988    secHighCounter/CLK
    SLICE_X64Y35         FDRE                                         r  secHighCounter/cs_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X64Y35         FDRE (Hold_fdre_C_D)         0.120     1.609    secHighCounter/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 startStopDebouncer/timer.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startStopDebouncer/timer.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.592     1.475    startStopDebouncer/CLK
    SLICE_X60Y38         FDRE                                         r  startStopDebouncer/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  startStopDebouncer/timer.count_reg[15]/Q
                         net (fo=3, routed)           0.078     1.717    startStopDebouncer/timer.count_reg_n_0_[15]
    SLICE_X60Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.846 r  startStopDebouncer/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.846    startStopDebouncer/count0[16]
    SLICE_X60Y38         FDRE                                         r  startStopDebouncer/timer.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     1.989    startStopDebouncer/CLK
    SLICE_X60Y38         FDRE                                         r  startStopDebouncer/timer.count_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.134     1.609    startStopDebouncer/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 lapDebouncer/timer.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lapDebouncer/timer.count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.592     1.475    lapDebouncer/CLK
    SLICE_X59Y38         FDRE                                         r  lapDebouncer/timer.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  lapDebouncer/timer.count_reg[15]/Q
                         net (fo=3, routed)           0.078     1.694    lapDebouncer/timer.count_reg_n_0_[15]
    SLICE_X59Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.821 r  lapDebouncer/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.821    lapDebouncer/count0_carry__2_n_4
    SLICE_X59Y38         FDRE                                         r  lapDebouncer/timer.count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.862     1.989    lapDebouncer/CLK
    SLICE_X59Y38         FDRE                                         r  lapDebouncer/timer.count_reg[16]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.105     1.580    lapDebouncer/timer.count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   lapTFF_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   secHighReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   secHighReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   secHighReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   secLowReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y34   secLowReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y34   secLowReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y34   secLowReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y38   startStopTFF_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   lapTFF_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   lapTFF_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secLowReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secLowReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   lapTFF_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   lapTFF_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secHighReg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secLowReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   secLowReg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.700ns  (logic 4.484ns (46.227%)  route 5.216ns (53.773%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.600     8.264    secLowCounter/leds[12]
    SLICE_X64Y35         LUT6 (Prop_lut6_I4_O)        0.124     8.388 r  secLowCounter/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.948    11.336    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.854 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.854    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secHighCounter/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.479ns  (logic 4.352ns (45.919%)  route 5.126ns (54.081%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.630     5.151    secHighCounter/CLK
    SLICE_X64Y33         FDRE                                         r  secHighCounter/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  secHighCounter/cs_reg[1]/Q
                         net (fo=4, routed)           0.765     6.434    secHighCounter/secHighCnt[1]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.118     6.552 r  secHighCounter/leds_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.361    10.913    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.716    14.630 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.630    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowCounter/cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.459ns (47.819%)  route 4.866ns (52.181%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.631     5.152    secLowCounter/CLK
    SLICE_X65Y34         FDRE                                         r  secLowCounter/cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.419     5.571 r  secLowCounter/cs_reg[3]/Q
                         net (fo=7, routed)           0.913     6.484    secLowCounter/cs_reg[3]_0[3]
    SLICE_X63Y34         LUT3 (Prop_lut3_I2_O)        0.328     6.812 r  secLowCounter/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.953    10.765    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.712    14.477 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.477    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secHighCounter/cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.148ns (45.195%)  route 5.030ns (54.805%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.630     5.151    secHighCounter/CLK
    SLICE_X64Y33         FDRE                                         r  secHighCounter/cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.518     5.669 r  secHighCounter/cs_reg[2]/Q
                         net (fo=4, routed)           1.030     6.699    secHighCounter/secHighCnt[2]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.823 r  secHighCounter/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.000    10.823    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    14.330 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.330    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secHighCounter/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.151ns (45.570%)  route 4.958ns (54.430%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    secHighCounter/CLK
    SLICE_X64Y35         FDRE                                         r  secHighCounter/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDRE (Prop_fdre_C_Q)         0.518     5.672 r  secHighCounter/cs_reg[0]/Q
                         net (fo=5, routed)           0.899     6.571    secHighCounter/secHighCnt[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.695 r  secHighCounter/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.059    10.754    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.262 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.262    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lapTFF_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.038ns  (logic 4.346ns (48.081%)  route 4.693ns (51.919%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  lapTFF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  lapTFF_reg/Q
                         net (fo=8, routed)           0.985     6.593    secLowCounter/lapTFF
    SLICE_X63Y34         LUT3 (Prop_lut3_I1_O)        0.152     6.745 r  secLowCounter/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.707    10.452    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738    14.190 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.190    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.491ns (51.411%)  route 4.245ns (48.589%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.708     8.372    cycleCounter/cs_reg[17]_0
    SLICE_X63Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.496 r  cycleCounter/leds_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           1.870    10.365    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.891 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.891    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowCounter/cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.737ns  (logic 4.081ns (46.708%)  route 4.656ns (53.292%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.631     5.152    secLowCounter/CLK
    SLICE_X62Y34         FDRE                                         r  secLowCounter/cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 r  secLowCounter/cs_reg[2]/Q
                         net (fo=8, routed)           0.717     6.326    secLowCounter/cs_reg[3]_0[2]
    SLICE_X63Y34         LUT3 (Prop_lut3_I2_O)        0.124     6.450 r  secLowCounter/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.939    10.388    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.889 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.889    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.321ns (50.054%)  route 4.311ns (49.946%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.629     5.150    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  secLowReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  secLowReg_reg[0]/Q
                         net (fo=1, routed)           0.844     6.451    secLowCounter/leds[3][0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I0_O)        0.152     6.603 r  secLowCounter/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.467    10.070    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.713    13.782 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.782    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cycleCounter/cs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 4.470ns (52.480%)  route 4.047ns (47.520%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.633     5.154    cycleCounter/CLK
    SLICE_X63Y36         FDRE                                         r  cycleCounter/cs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDRE (Prop_fdre_C_Q)         0.419     5.573 f  cycleCounter/cs_reg[17]/Q
                         net (fo=2, routed)           0.870     6.443    cycleCounter/cs_reg_n_0_[17]
    SLICE_X63Y36         LUT4 (Prop_lut4_I0_O)        0.299     6.742 f  cycleCounter/leds_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.797     7.540    cycleCounter/leds_OBUF[12]_inst_i_4_n_0
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.124     7.664 f  cycleCounter/leds_OBUF[12]_inst_i_2/O
                         net (fo=29, routed)          0.446     8.110    decCounter/cs_reg[3]_0
    SLICE_X64Y34         LUT6 (Prop_lut6_I5_O)        0.124     8.234 r  decCounter/leds_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           1.933    10.168    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.671 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.671    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decCounter/cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.452ns (71.379%)  route 0.582ns (28.621%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    decCounter/CLK
    SLICE_X64Y34         FDRE                                         r  decCounter/cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  decCounter/cs_reg[3]/Q
                         net (fo=6, routed)           0.115     1.737    decCounter/Q[2]
    SLICE_X64Y34         LUT6 (Prop_lut6_I1_O)        0.099     1.836 r  decCounter/leds_OBUF[11]_inst_i_1/O
                         net (fo=5, routed)           0.467     2.303    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.508 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.508    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 startStopTFF_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.412ns (64.674%)  route 0.771ns (35.326%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X63Y38         FDRE                                         r  startStopTFF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  startStopTFF_reg/Q
                         net (fo=28, routed)          0.365     1.982    cycleCounter/startStopTFF
    SLICE_X63Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.027 r  cycleCounter/leds_OBUF[10]_inst_i_1/O
                         net (fo=5, routed)           0.407     2.434    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.660 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.660    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decCounter/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.386ns (61.157%)  route 0.881ns (38.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    decCounter/CLK
    SLICE_X64Y34         FDRE                                         r  decCounter/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  decCounter/cs_reg[0]/Q
                         net (fo=7, routed)           0.881     2.519    leds_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.741 r  leds_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.741    leds[15]
    L1                                                                r  leds[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decCounter/cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.466ns (57.532%)  route 1.082ns (42.468%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    decCounter/CLK
    SLICE_X64Y34         FDRE                                         r  decCounter/cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  decCounter/cs_reg[3]/Q
                         net (fo=6, routed)           0.188     1.810    secLowCounter/Q[2]
    SLICE_X64Y35         LUT6 (Prop_lut6_I1_O)        0.099     1.909 r  secLowCounter/leds_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.894     2.803    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.022 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.022    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowCounter/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.801ns  (logic 1.463ns (52.231%)  route 1.338ns (47.769%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    secLowCounter/CLK
    SLICE_X65Y33         FDRE                                         r  secLowCounter/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  secLowCounter/cs_reg[0]/Q
                         net (fo=7, routed)           0.190     1.804    secLowCounter/cs_reg[3]_0[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.049     1.853 r  secLowCounter/leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.001    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     4.274 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.274    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.029ns  (logic 1.482ns (48.913%)  route 1.547ns (51.087%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  secLowReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  secLowReg_reg[1]/Q
                         net (fo=1, routed)           0.158     1.773    secLowCounter/leds[3][1]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.043     1.816 r  secLowCounter/leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.389     3.206    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     4.503 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.503    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secHighReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.042ns  (logic 1.393ns (45.802%)  route 1.649ns (54.198%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  secHighReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  secHighReg_reg[2]/Q
                         net (fo=1, routed)           0.195     1.809    secHighCounter/Q[2]
    SLICE_X61Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  secHighCounter/leds_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.453     3.307    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.514 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.514    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.101ns  (logic 1.388ns (44.761%)  route 1.713ns (55.239%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  secLowReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  secLowReg_reg[2]/Q
                         net (fo=1, routed)           0.213     1.828    secLowCounter/leds[3][2]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.045     1.873 r  secLowCounter/leds_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.500     3.373    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.575 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.575    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 secLowReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.181ns  (logic 1.459ns (45.868%)  route 1.722ns (54.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  secLowReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  secLowReg_reg[3]/Q
                         net (fo=1, routed)           0.220     1.835    secLowCounter/leds[3][3]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.043     1.878 r  secLowCounter/leds_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.502     3.380    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.275     4.655 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.655    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lapTFF_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.396ns (43.849%)  route 1.787ns (56.151%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  lapTFF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  lapTFF_reg/Q
                         net (fo=8, routed)           0.244     1.859    secHighCounter/lapTFF
    SLICE_X61Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  secHighCounter/leds_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.543     3.446    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.656 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.656    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.937ns  (logic 1.451ns (29.393%)  route 3.486ns (70.607%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.486     4.937    resetSynchronizer/D[0]
    SLICE_X62Y32         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511     4.852    resetSynchronizer/CLK
    SLICE_X62Y32         FDRE                                         r  resetSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            clearSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.915ns  (logic 1.454ns (29.578%)  route 3.461ns (70.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  clear_IBUF_inst/O
                         net (fo=1, routed)           3.461     4.915    clearSynchronizer/D[0]
    SLICE_X62Y32         FDRE                                         r  clearSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.511     4.852    clearSynchronizer/CLK
    SLICE_X62Y32         FDRE                                         r  clearSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 lap
                            (input port)
  Destination:            lapSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.659ns  (logic 1.441ns (30.936%)  route 3.218ns (69.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  lap (IN)
                         net (fo=0)                   0.000     0.000    lap
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  lap_IBUF_inst/O
                         net (fo=1, routed)           3.218     4.659    lapSynchronizer/D[0]
    SLICE_X54Y35         FDRE                                         r  lapSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.447     4.788    lapSynchronizer/CLK
    SLICE_X54Y35         FDRE                                         r  lapSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 startStop
                            (input port)
  Destination:            startStopSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.364ns  (logic 1.451ns (33.253%)  route 2.913ns (66.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  startStop (IN)
                         net (fo=0)                   0.000     0.000    startStop
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  startStop_IBUF_inst/O
                         net (fo=1, routed)           2.913     4.364    startStopSynchronizer/D[0]
    SLICE_X56Y35         FDRE                                         r  startStopSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.448     4.789    startStopSynchronizer/CLK
    SLICE_X56Y35         FDRE                                         r  startStopSynchronizer/aux_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 startStop
                            (input port)
  Destination:            startStopSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.219ns (13.811%)  route 1.369ns (86.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  startStop (IN)
                         net (fo=0)                   0.000     0.000    startStop
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  startStop_IBUF_inst/O
                         net (fo=1, routed)           1.369     1.588    startStopSynchronizer/D[0]
    SLICE_X56Y35         FDRE                                         r  startStopSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.959    startStopSynchronizer/CLK
    SLICE_X56Y35         FDRE                                         r  startStopSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 lap
                            (input port)
  Destination:            lapSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.686ns  (logic 0.210ns (12.426%)  route 1.477ns (87.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  lap (IN)
                         net (fo=0)                   0.000     0.000    lap
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  lap_IBUF_inst/O
                         net (fo=1, routed)           1.477     1.686    lapSynchronizer/D[0]
    SLICE_X54Y35         FDRE                                         r  lapSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.832     1.959    lapSynchronizer/CLK
    SLICE_X54Y35         FDRE                                         r  lapSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 clear
                            (input port)
  Destination:            clearSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.222ns (12.143%)  route 1.605ns (87.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  clear (IN)
                         net (fo=0)                   0.000     0.000    clear
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  clear_IBUF_inst/O
                         net (fo=1, routed)           1.605     1.827    clearSynchronizer/D[0]
    SLICE_X62Y32         FDRE                                         r  clearSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    clearSynchronizer/CLK
    SLICE_X62Y32         FDRE                                         r  clearSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            resetSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.831ns  (logic 0.219ns (11.974%)  route 1.612ns (88.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.612     1.831    resetSynchronizer/D[0]
    SLICE_X62Y32         FDRE                                         r  resetSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     1.985    resetSynchronizer/CLK
    SLICE_X62Y32         FDRE                                         r  resetSynchronizer/aux_reg[0]/C





