
---------- Begin Simulation Statistics ----------
final_tick                                 8364195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198596                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678340                       # Number of bytes of host memory used
host_op_rate                                   378157                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.47                       # Real time elapsed on the host
host_tick_rate                            17948311613                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       92450                       # Number of instructions simulated
sim_ops                                        176199                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008364                       # Number of seconds simulated
sim_ticks                                  8364195000                       # Number of ticks simulated
system.cpu.Branches                             18454                       # Number of branches fetched
system.cpu.committedInsts                       92450                       # Number of instructions committed
system.cpu.committedOps                        176199                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       23408                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            24                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       14951                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      124606                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           106                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          8364195                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               8364194.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                91597                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               53706                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        13379                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5558                       # Number of float alu accesses
system.cpu.num_fp_insts                          5558                       # number of float instructions
system.cpu.num_fp_register_reads                 7476                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3842                       # number of times the floating registers were written
system.cpu.num_func_calls                        3730                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                170586                       # Number of integer alu accesses
system.cpu.num_int_insts                       170586                       # number of integer instructions
system.cpu.num_int_register_reads              331812                       # number of times the integer registers were read
system.cpu.num_int_register_writes             136522                       # number of times the integer registers were written
system.cpu.num_load_insts                       23373                       # Number of load instructions
system.cpu.num_mem_refs                         38312                       # number of memory refs
system.cpu.num_store_insts                      14939                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2798      1.59%      1.59% # Class of executed instruction
system.cpu.op_class::IntAlu                    131958     74.89%     76.48% # Class of executed instruction
system.cpu.op_class::IntMult                        9      0.01%     76.48% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.02%     76.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                     341      0.19%     76.69% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.69% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.01%     76.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1012      0.57%     77.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     77.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                      568      0.32%     77.60% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1156      0.66%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::MemRead                    22607     12.83%     91.09% # Class of executed instruction
system.cpu.op_class::MemWrite                   13647      7.75%     98.83% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 766      0.43%     99.27% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1292      0.73%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     176204                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3021                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2051                       # Transaction distribution
system.membus.trans_dist::ReadExReq               552                       # Transaction distribution
system.membus.trans_dist::ReadExResp              552                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2051                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        83296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        83296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   83296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2603                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2603000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8679000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2064                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               405                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                552                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               552                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2064                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3949                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1688                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5637                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        56800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    83712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2616                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2616    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2616                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3021000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1682000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3550000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst       122831                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           122831                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       122831                       # number of overall hits
system.cpu.icache.overall_hits::total          122831                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1775                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1775                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1775                       # number of overall misses
system.cpu.icache.overall_misses::total          1775                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    235196000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    235196000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    235196000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    235196000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       124606                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       124606                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       124606                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       124606                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014245                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014245                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014245                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014245                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 132504.788732                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 132504.788732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 132504.788732                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 132504.788732                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1775                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231646000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231646000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.014245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.014245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 130504.788732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 130504.788732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 130504.788732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 130504.788732                       # average overall mshr miss latency
system.cpu.icache.replacements                    399                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       122831                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          122831                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1775                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1775                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    235196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    235196000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       124606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       124606                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014245                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 132504.788732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 132504.788732                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.014245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 130504.788732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 130504.788732                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           943.258801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              124606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1775                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             70.200563                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            137000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   943.258801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.460576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.460576                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1109                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            250987                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           250987                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        37513                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37513                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37513                       # number of overall hits
system.cpu.dcache.overall_hits::total           37513                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            841                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          841                       # number of overall misses
system.cpu.dcache.overall_misses::total           841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    114112000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    114112000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    114112000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    114112000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        38354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        38354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        38354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        38354                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021927                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 135686.087990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 135686.087990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 135686.087990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 135686.087990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_misses::.cpu.data          841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          841                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          841                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    112430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    112430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    112430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    112430000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021927                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 133686.087990                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 133686.087990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 133686.087990                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 133686.087990                       # average overall mshr miss latency
system.cpu.dcache.replacements                      6                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23118                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40143000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40143000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 138903.114187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 138903.114187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     39565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     39565000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 136903.114187                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 136903.114187                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     73969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     73969000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        14947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 134001.811594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 134001.811594                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     72865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     72865000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.036930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.036930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 132001.811594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 132001.811594                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           620.767774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               38354                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.605232                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            476000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   620.767774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.303109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.303109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          835                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          792                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.407715                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             77549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            77549                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   8364195000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              13                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  13                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             13                       # number of overall hits
system.l2cache.overall_hits::total                 13                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1762                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           841                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2603                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1762                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          841                       # number of overall misses
system.l2cache.overall_misses::total             2603                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    141082000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     69539000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    210621000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141082000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     69539000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    210621000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1775                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          841                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            2616                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1775                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          841                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           2616                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.992676                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.995031                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.992676                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.995031                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 80069.239501                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82686.087990                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80914.713792                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 80069.239501                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82686.087990                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80914.713792                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         1762                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          841                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1762                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          841                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    105842000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52719000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    158561000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    105842000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52719000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    158561000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.992676                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.995031                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.992676                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.995031                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60069.239501                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 62686.087990                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60914.713792                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60069.239501                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 62686.087990                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60914.713792                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.ReadExReq_misses::.cpu.data          552                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            552                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     44713000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44713000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          552                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          552                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 81001.811594                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 81001.811594                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          552                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          552                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     33673000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     33673000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61001.811594                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61001.811594                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1762                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          289                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2051                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141082000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     24826000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165908000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2064                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.992676                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.993702                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 80069.239501                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 85903.114187                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 80891.272550                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1762                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          289                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2051                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    105842000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     19046000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    124888000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.992676                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.993702                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60069.239501                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65903.114187                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60891.272550                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1698.667968                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3021                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2603                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.160584                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               116000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1073.755950                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   624.912018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.032768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.019071                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.051839                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2603                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2294                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.079437                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                50939                       # Number of tag accesses
system.l2cache.tags.data_accesses               50939                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           56384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           26912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               83296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          56384                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1762                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              841                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2603                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6741115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3217524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                9958639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6741115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6741115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6741115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3217524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               9958639                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1762.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       841.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000571000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7354                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2603                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2603                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                156                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                163                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                184                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                209                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                201                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               343                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                99                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      22985750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    13015000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 71792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       8830.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27580.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      1719                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  66.04                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                   2603                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2603                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          883                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     188.520951                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    138.088136                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    167.111136                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           356     40.32%     40.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          285     32.28%     72.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          110     12.46%     85.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           65      7.36%     92.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           43      4.87%     97.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      1.13%     98.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      1.02%     99.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.34%     99.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            2      0.23%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           883                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  166592                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    83296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         19.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       9.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.16                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.16                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     8363920000                       # Total gap between requests
system.mem_ctrl.avgGap                     3213184.79                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        56384                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        26912                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 6741114.954876111820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 3217524.220800687093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1762                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          841                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     47129750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     24662250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26747.87                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29324.91                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     66.04                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               3748500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1992375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             10303020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      660123360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         874603440                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2475342720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          4026113415                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         481.350975                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   6426942250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    279240000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1658012750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2563260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1358610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              8282400                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      660123360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         703397100                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2619516480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3995241210                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         477.659979                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   6803517000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    279240000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1281438000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8364195000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
