{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719306815049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719306815066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 02:13:34 2024 " "Processing started: Tue Jun 25 02:13:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719306815066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306815066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306815066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719306817173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719306817173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306830623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306830623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306830830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306830830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306831651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306831651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832337 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832343 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1719306832352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832505 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832543 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832543 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832543 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832543 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832554 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832569 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832576 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_013 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_013" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832579 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_009 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_009" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832582 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_003" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832585 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832588 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832592 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga " "Found entity 1: DE1_SoC_QSYS_vga" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga_vga_clk " "Found entity 1: DE1_SoC_QSYS_vga_vga_clk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832631 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306832634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (de1_soc_qsys) " "Found design unit 1: alt_vipvfr131_common_package (de1_soc_qsys)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832646 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832651 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832672 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832679 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832683 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832686 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832691 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832694 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832700 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832709 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719306832713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832719 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306832722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719306832731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_signal_selector " "Found entity 1: DE1_SoC_QSYS_signal_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832751 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832751 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719306832755 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1719306832755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832756 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_modulation_selector " "Found entity 1: DE1_SoC_QSYS_modulation_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_lfsr_val " "Found entity 1: DE1_SoC_QSYS_lfsr_val" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_clk_interrupt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_clk_interrupt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_lfsr_clk_interrupt_gen " "Found entity 1: DE1_SoC_QSYS_lfsr_clk_interrupt_gen" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_keyboard_keys " "Found entity 1: DE1_SoC_QSYS_keyboard_keys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832781 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832781 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832781 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832781 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_dds_increment.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_dds_increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_dds_increment " "Found entity 1: DE1_SoC_QSYS_dds_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306832784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306832784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_cpu_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_cpu_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_cpu_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_cpu_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_cpu_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_cpu_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_cpu_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_cpu " "Found entity 27: DE1_SoC_QSYS_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_sel " "Found entity 1: DE1_SoC_QSYS_audio_sel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio " "Found entity 1: DE1_SoC_QSYS_audio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_fifo_used " "Found entity 1: DE1_SoC_QSYS_audio_fifo_used" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_OUT_PAUSE " "Found entity 1: DE1_SoC_QSYS_audio_OUT_PAUSE" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_EMPTY " "Found entity 1: DE1_SoC_QSYS_audio_EMPTY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_DATA_FREGEN " "Found entity 1: DE1_SoC_QSYS_audio_DATA_FREGEN" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(163) " "Verilog HDL Declaration information at dds_and_nios_lab.v(163): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306834120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(161) " "Verilog HDL Declaration information at dds_and_nios_lab.v(161): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306834120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(158) " "Verilog HDL Declaration information at dds_and_nios_lab.v(158): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1719306834120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_and_nios_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_and_nios_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_and_nios_lab " "Found entity 1: dds_and_nios_lab" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Div " "Found entity 1: Clock_Div" {  } { { "clock_div.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/clock_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "lfsr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_clk_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_clk_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sync_Clk_Sig " "Found entity 1: Sync_Clk_Sig" {  } { { "sync_clk_sig.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sync_clk_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ask_modulation.v 1 1 " "Found 1 design units, including 1 entities, in source file ask_modulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASK_Modulation " "Found entity 1: ASK_Modulation" {  } { { "ask_modulation.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/ask_modulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpsk_modulation.v 1 1 " "Found 1 design units, including 1 entities, in source file bpsk_modulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 BPSK_Modulation " "Found entity 1: BPSK_Modulation" {  } { { "bpsk_modulation.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/bpsk_modulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_multi_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_multi_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sync_Multi_Bit " "Found entity 1: Sync_Multi_Bit" {  } { { "sync_multi_bit.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sync_multi_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306834140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306834140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834180 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834180 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2138) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2138): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834261 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2140) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2140): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2298) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2298): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834262 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(3128) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3128): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834264 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834270 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834270 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834270 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1719306834271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_and_nios_lab " "Elaborating entity \"dds_and_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719306834749 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "graph_on3 dds_and_nios_lab.v(189) " "Verilog HDL warning at dds_and_nios_lab.v(189): object graph_on3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 189 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834750 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_graph3 dds_and_nios_lab.v(190) " "Verilog HDL warning at dds_and_nios_lab.v(190): object R_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834750 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_graph3 dds_and_nios_lab.v(191) " "Verilog HDL warning at dds_and_nios_lab.v(191): object G_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 191 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834750 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_graph3 dds_and_nios_lab.v(192) " "Verilog HDL warning at dds_and_nios_lab.v(192): object B_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834750 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bar_on dds_and_nios_lab.v(203) " "Verilog HDL warning at dds_and_nios_lab.v(203): object bar_on used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 203 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834750 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Left_channel dds_and_nios_lab.v(231) " "Verilog HDL warning at dds_and_nios_lab.v(231): object Left_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 231 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834751 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Right_channel dds_and_nios_lab.v(232) " "Verilog HDL warning at dds_and_nios_lab.v(232): object Right_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 232 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1719306834751 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_graph3 0 dds_and_nios_lab.v(190) " "Net \"R_graph3\" at dds_and_nios_lab.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_graph3 0 dds_and_nios_lab.v(191) " "Net \"G_graph3\" at dds_and_nios_lab.v(191) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_graph3 0 dds_and_nios_lab.v(192) " "Net \"B_graph3\" at dds_and_nios_lab.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_channel 0 dds_and_nios_lab.v(231) " "Net \"Left_channel\" at dds_and_nios_lab.v(231) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_channel\[7..0\] 0 dds_and_nios_lab.v(232) " "Net \"Right_channel\[7..0\]\" at dds_and_nios_lab.v(232) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph_on3 0 dds_and_nios_lab.v(189) " "Net \"graph_on3\" at dds_and_nios_lab.v(189) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar_on 0 dds_and_nios_lab.v(203) " "Net \"bar_on\" at dds_and_nios_lab.v(203) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 203 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306834757 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 dds_and_nios_lab.v(58) " "Output port \"HEX0\" at dds_and_nios_lab.v(58) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 dds_and_nios_lab.v(61) " "Output port \"HEX1\" at dds_and_nios_lab.v(61) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 dds_and_nios_lab.v(64) " "Output port \"HEX2\" at dds_and_nios_lab.v(64) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 dds_and_nios_lab.v(67) " "Output port \"HEX3\" at dds_and_nios_lab.v(67) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 dds_and_nios_lab.v(70) " "Output port \"HEX4\" at dds_and_nios_lab.v(70) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 dds_and_nios_lab.v(73) " "Output port \"HEX5\" at dds_and_nios_lab.v(73) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST dds_and_nios_lab.v(7) " "Output port \"ADC_CONVST\" at dds_and_nios_lab.v(7) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN dds_and_nios_lab.v(8) " "Output port \"ADC_DIN\" at dds_and_nios_lab.v(8) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK dds_and_nios_lab.v(10) " "Output port \"ADC_SCLK\" at dds_and_nios_lab.v(10) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT dds_and_nios_lab.v(16) " "Output port \"AUD_DACDAT\" at dds_and_nios_lab.v(16) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK dds_and_nios_lab.v(18) " "Output port \"AUD_XCK\" at dds_and_nios_lab.v(18) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL dds_and_nios_lab.v(46) " "Output port \"FAN_CTRL\" at dds_and_nios_lab.v(46) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK dds_and_nios_lab.v(49) " "Output port \"FPGA_I2C_SCLK\" at dds_and_nios_lab.v(49) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD dds_and_nios_lab.v(133) " "Output port \"IRDA_TXD\" at dds_and_nios_lab.v(133) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N dds_and_nios_lab.v(154) " "Output port \"TD_RESET_N\" at dds_and_nios_lab.v(154) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1719306834758 "|dds_and_nios_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:u0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:u0\"" {  } { { "dds_and_nios_lab.v" "u0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio " "Elaborating entity \"DE1_SoC_QSYS_audio\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_DATA_FREGEN DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen " "Elaborating entity \"DE1_SoC_QSYS_audio_DATA_FREGEN\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "data_fregen" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_EMPTY DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty " "Elaborating entity \"DE1_SoC_QSYS_audio_EMPTY\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "empty" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_OUT_PAUSE DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause " "Elaborating entity \"DE1_SoC_QSYS_audio_OUT_PAUSE\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "out_pause" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_fifo_used DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used " "Elaborating entity \"DE1_SoC_QSYS_audio_fifo_used\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" "fifo_used" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_sel DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio_sel:audio_sel " "Elaborating entity \"DE1_SoC_QSYS_audio_sel\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_audio_sel:audio_sel\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "audio_sel" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_cpu\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "cpu" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306834934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_test_bench" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 6149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_data" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpp1 " "Found entity 1: altsyncram_lpp1" {  } { { "db/altsyncram_lpp1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lpp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306835567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306835567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpp1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated " "Elaborating entity \"altsyncram_lpp1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_tag" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blt1 " "Found entity 1: altsyncram_blt1" {  } { { "db/altsyncram_blt1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_blt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306835767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306835767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blt1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated " "Elaborating entity \"altsyncram_blt1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_bht_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_bht" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306835948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09t1 " "Found entity 1: altsyncram_09t1" {  } { { "db/altsyncram_09t1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_09t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09t1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated " "Elaborating entity \"altsyncram_09t1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_a_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_a" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_0ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_b_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_b" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ns1 " "Found entity 1: altsyncram_1ns1" {  } { { "db/altsyncram_1ns1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ns1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated " "Elaborating entity \"altsyncram_1ns1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_tag_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_tag" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_0us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_data_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_data" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvo1 " "Found entity 1: altsyncram_tvo1" {  } { { "db/altsyncram_tvo1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_tvo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvo1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated " "Elaborating entity \"altsyncram_tvo1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_victim_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_victim" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ap1 " "Found entity 1: altsyncram_4ap1" {  } { { "db/altsyncram_4ap1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_4ap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ap1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated " "Elaborating entity \"altsyncram_4ap1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_mult_cell DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_mult_cell" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 9905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306836888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306836888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altera_mult_add_ujt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306836992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306837579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306837579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altera_mult_add_0kt2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306837617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 10194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_debug DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_debug" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_ocimem DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_ocimem" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ociram_sp_ram_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ociram_sp_ram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1l1 " "Found entity 1: altsyncram_a1l1" {  } { { "db/altsyncram_a1l1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_a1l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306838616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306838616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1l1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated " "Elaborating entity \"altsyncram_a1l1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_avalon_reg DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_avalon_reg" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_break DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_break" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306838958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_xbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dbrk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_itrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dtrace DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_td_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_oci_test_bench DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839765 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_cpu_oci_test_bench " "Entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1719306839766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_pib DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_pib" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_im DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_im" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_tck DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306839969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_cpu_jtag_debug_module_phy" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_dds_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_dds_increment:dds_increment " "Elaborating entity \"DE1_SoC_QSYS_dds_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_dds_increment:dds_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "dds_increment" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "jtag_uart" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306840767 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306840767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s1f1 " "Found entity 1: scfifo_s1f1" {  } { { "db/scfifo_s1f1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/scfifo_s1f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306840823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306840823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s1f1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated " "Elaborating entity \"scfifo_s1f1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u6d1 " "Found entity 1: a_dpfifo_u6d1" {  } { { "db/a_dpfifo_u6d1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_dpfifo_u6d1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306840843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306840843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u6d1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo " "Elaborating entity \"a_dpfifo_u6d1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\"" {  } { { "db/scfifo_s1f1.tdf" "dpfifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/scfifo_s1f1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306840863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306840863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_u6d1.tdf" "fifo_state" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_dpfifo_u6d1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306840925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306840925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0p42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0p42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0p42 " "Found entity 1: altsyncram_0p42" {  } { { "db/altsyncram_0p42.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_0p42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306840992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306840992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0p42 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|altsyncram_0p42:FIFOram " "Elaborating entity \"altsyncram_0p42\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|altsyncram_0p42:FIFOram\"" {  } { { "db/a_dpfifo_u6d1.tdf" "FIFOram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_dpfifo_u6d1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306840994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306841065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306841065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_u6d1:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_u6d1.tdf" "rd_ptr_count" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_dpfifo_u6d1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841521 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306841521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_key:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "key" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_keyboard_keys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys " "Elaborating entity \"DE1_SoC_QSYS_keyboard_keys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "keyboard_keys" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_lfsr_clk_interrupt_gen DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen " "Elaborating entity \"DE1_SoC_QSYS_lfsr_clk_interrupt_gen\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "lfsr_clk_interrupt_gen" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_lfsr_val DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_lfsr_val:lfsr_val " "Elaborating entity \"DE1_SoC_QSYS_lfsr_val\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_lfsr_val:lfsr_val\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "lfsr_val" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_modulation_selector DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_modulation_selector:modulation_selector " "Elaborating entity \"DE1_SoC_QSYS_modulation_selector\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_modulation_selector:modulation_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "modulation_selector" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "pll" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841768 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1719306841798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 142.857142 MHz " "Parameter \"output_clock_frequency0\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 142.857142 MHz " "Parameter \"output_clock_frequency1\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306841824 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306841824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sdram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_signal_selector DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_signal_selector:signal_selector " "Elaborating entity \"DE1_SoC_QSYS_signal_selector\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_signal_selector:signal_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "signal_selector" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "sysid_qsys" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "timer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga " "Elaborating entity \"DE1_SoC_QSYS_vga\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "vga" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306841972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_itc_0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306842136 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 516 " "Parameter \"lpm_numwords\" = \"516\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306842805 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306842805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3o02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3o02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3o02 " "Found entity 1: dcfifo_3o02" {  } { { "db/dcfifo_3o02.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306842873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306842873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3o02 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated " "Elaborating entity \"dcfifo_3o02\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_gray2bin_pab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306842904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306842904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g_gray2bin" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306842973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306842973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g1p" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306842974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "wrptr_g1p" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h8j1 " "Found entity 1: altsyncram_h8j1" {  } { { "db/altsyncram_h8j1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_h8j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h8j1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_h8j1:fifo_ram " "Elaborating entity \"altsyncram_h8j1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_h8j1:fifo_ram\"" {  } { { "db/dcfifo_3o02.tdf" "fifo_ram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_3o02.tdf" "rdaclr" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_brp" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_dgwp" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe15" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_3o02.tdf" "ws_dgrp" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe18" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306843442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306843442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3o02.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/dcfifo_3o02.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "alt_vip_vfr_0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306843773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844077 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844078 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844078 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844078 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844078 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844079 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844080 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844081 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844082 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1719306844085 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844091 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844091 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844091 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844091 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844112 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844185 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844186 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844210 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306844210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s12 " "Found entity 1: altsyncram_1s12" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306844249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s12 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated " "Elaborating entity \"altsyncram_1s12\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844250 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1719306844251 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844284 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844304 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844304 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306844352 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844381 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306844381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo12 " "Found entity 1: altsyncram_bo12" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306844441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bo12 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated " "Elaborating entity \"altsyncram_bo12\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844442 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1719306844442 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844608 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1719306844609 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(115) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(115): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844620 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(189) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(189): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(195) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(195): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(219) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(219): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(262) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(262): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(265) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(287) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(287): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844621 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844642 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719306844644 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844646 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844652 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844652 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844652 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844684 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719306844689 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844691 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844715 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844716 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844746 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1719306844747 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306844748 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719306844751 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844752 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844753 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306844754 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga_vga_clk DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk " "Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "vga_clk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "altera_pll_i" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844781 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1719306844791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306844799 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306844799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "rst_controller" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "mm_interconnect_0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306844835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "audio_data_fregen_s1_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_nios_2_datamaster_translator" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_agent" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306845940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_013" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 25 to match size of target (1)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306846539 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 8 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306846585 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_010" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_010" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_015" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306846927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306847095 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306847095 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306847096 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 11100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 11222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 11512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_mapper" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "irq_synchronizer" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306847728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306847728 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306847728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "rst_controller_002" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Div Clock_Div:clock_1hz " "Elaborating entity \"Clock_Div\" for hierarchy \"Clock_Div:clock_1hz\"" {  } { { "dds_and_nios_lab.v" "clock_1hz" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:lfsr_inst " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:lfsr_inst\"" {  } { { "dds_and_nios_lab.v" "lfsr_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_Clk_Sig Sync_Clk_Sig:sync_lfsr " "Elaborating entity \"Sync_Clk_Sig\" for hierarchy \"Sync_Clk_Sig:sync_lfsr\"" {  } { { "dds_and_nios_lab.v" "sync_lfsr" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_gen waveform_gen:dds " "Elaborating entity \"waveform_gen\" for hierarchy \"waveform_gen:dds\"" {  } { { "dds_and_nios_lab.v" "dds" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_lut waveform_gen:dds\|sincos_lut:lut " "Elaborating entity \"sincos_lut\" for hierarchy \"waveform_gen:dds\|sincos_lut:lut\"" {  } { { "waveform_gen.vhd" "lut" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/waveform_gen.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASK_Modulation ASK_Modulation:ask " "Elaborating entity \"ASK_Modulation\" for hierarchy \"ASK_Modulation:ask\"" {  } { { "dds_and_nios_lab.v" "ask" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BPSK_Modulation BPSK_Modulation:bpsk " "Elaborating entity \"BPSK_Modulation\" for hierarchy \"BPSK_Modulation:bpsk\"" {  } { { "dds_and_nios_lab.v" "bpsk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 bpsk_modulation.v(16) " "Verilog HDL assignment warning at bpsk_modulation.v(16): truncated value with size 32 to match size of target (12)" {  } { { "bpsk_modulation.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/bpsk_modulation.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306847865 "|dds_and_nios_lab|BPSK_Modulation:bpsk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sync_Multi_Bit Sync_Multi_Bit:sync_mod_sig " "Elaborating entity \"Sync_Multi_Bit\" for hierarchy \"Sync_Multi_Bit:sync_mod_sig\"" {  } { { "dds_and_nios_lab.v" "sync_mod_sig" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Controller Keyboard_Controller:kc0 " "Elaborating entity \"Keyboard_Controller\" for hierarchy \"Keyboard_Controller:kc0\"" {  } { { "dds_and_nios_lab.v" "kc0" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_ScanCodeReader Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR " "Elaborating entity \"PS2_ScanCodeReader\" for hierarchy \"Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR\"" {  } { { "Keyboard_Controller.v" "PS2_SCR" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Keyboard_Controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanCodeToEvent Keyboard_Controller:kc0\|ScanCodeToEvent:scte " "Elaborating entity \"ScanCodeToEvent\" for hierarchy \"Keyboard_Controller:kc0\|ScanCodeToEvent:scte\"" {  } { { "Keyboard_Controller.v" "scte" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Keyboard_Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync_no_reset.v 1 1 " "Using design file doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync_no_reset " "Found entity 1: doublesync_no_reset" {  } { { "doublesync_no_reset.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/doublesync_no_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306847926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719306847926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync_no_reset doublesync_no_reset:sync_reset_from_key " "Elaborating entity \"doublesync_no_reset\" for hierarchy \"doublesync_no_reset:sync_reset_from_key\"" {  } { { "dds_and_nios_lab.v" "sync_reset_from_key" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847927 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_enable doublesync_no_reset.v(12) " "Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object \"clock_enable\" assigned a value but never read" {  } { { "doublesync_no_reset.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/doublesync_no_reset.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719306847927 "|dds_and_nios_lab|doublesync_no_reset:sync_reset_from_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_ltm_sincronization hack_ltm_sincronization:hack_ltm_sincronization_inst " "Elaborating entity \"hack_ltm_sincronization\" for hierarchy \"hack_ltm_sincronization:hack_ltm_sincronization_inst\"" {  } { { "dds_and_nios_lab.v" "hack_ltm_sincronization_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cursor Cursor:Cursor_inst " "Elaborating entity \"Cursor\" for hierarchy \"Cursor:Cursor_inst\"" {  } { { "dds_and_nios_lab.v" "Cursor_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306847943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(75) " "Verilog HDL assignment warning at Cursor.v(75): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848016 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(76) " "Verilog HDL assignment warning at Cursor.v(76): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848016 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(92) " "Verilog HDL assignment warning at Cursor.v(92): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848017 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(97) " "Verilog HDL assignment warning at Cursor.v(97): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848017 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(103) " "Verilog HDL assignment warning at Cursor.v(103): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848017 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(109) " "Verilog HDL assignment warning at Cursor.v(109): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719306848017 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor2 Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst " "Elaborating entity \"FFXII_LB_Cursor2\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor2_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst " "Elaborating entity \"FFXII_LB_Cursor\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/Cursor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848399 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306848728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719306848728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "dds_and_nios_lab.v" "Generate_LCD_scope_Clk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_graph plot_graph:plot_graph1 " "Elaborating entity \"plot_graph\" for hierarchy \"plot_graph:plot_graph1\"" {  } { { "dds_and_nios_lab.v" "plot_graph1" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram1 plot_graph:plot_graph1\|sdram1:sdram1_inst " "Elaborating entity \"sdram1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\"" {  } { { "plot_graph.v" "sdram1_inst" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "altsyncram_component" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306848806 ""}  } { { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306848806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqv1 " "Found entity 1: altsyncram_lqv1" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306848845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306848845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqv1 plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated " "Elaborating entity \"altsyncram_lqv1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306848846 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE1_SoC_QSYS_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1719306852199 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719306853331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.25.02:14:16 Progress: Loading sld9c3b1213/alt_sld_fab_wrapper_hw.tcl " "2024.06.25.02:14:16 Progress: Loading sld9c3b1213/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306856740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306859539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306859755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306862764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306862879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306863019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306863173 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306863179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306863180 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719306863922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9c3b1213/alt_sld_fab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/ip/sld9c3b1213/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306864732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306864732 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 611 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 611 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_1s12.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306867248 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719306867248 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719306867248 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1719306867315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_modulation\[4\] " "Synthesized away node \"actual_selected_modulation\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 13 1719306872087 "|dds_and_nios_lab|actual_selected_modulation[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_signal\[4\] " "Synthesized away node \"actual_selected_signal\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 13 1719306872087 "|dds_and_nios_lab|actual_selected_signal[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 13 1719306872087 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 634 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 13 1719306872087 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 611 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 13 1719306872087 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 13 1719306872087 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 13 1719306872087 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "waveform_gen:dds\|sincos_lut:lut\|SIN_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"waveform_gen:dds\|sincos_lut:lut\|SIN_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dds_and_nios_lab.ram0_sincos_lut_ac05b4c2.hdl.mif " "Parameter INIT_FILE set to db/dds_and_nios_lab.ram0_sincos_lut_ac05b4c2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "waveform_gen:dds\|sincos_lut:lut\|COS_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"waveform_gen:dds\|sincos_lut:lut\|COS_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dds_and_nios_lab.ram1_sincos_lut_ac05b4c2.hdl.mif " "Parameter INIT_FILE set to db/dds_and_nios_lab.ram1_sincos_lut_ac05b4c2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sync_Multi_Bit:sync_sel_sig\|ff1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sync_Multi_Bit:sync_sel_sig\|ff1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1719306873691 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306873691 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1719306873691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_gen:dds\|sincos_lut:lut\|altsyncram:SIN_ROM_rtl_0 " "Elaborated megafunction instantiation \"waveform_gen:dds\|sincos_lut:lut\|altsyncram:SIN_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306873751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_gen:dds\|sincos_lut:lut\|altsyncram:SIN_ROM_rtl_0 " "Instantiated megafunction \"waveform_gen:dds\|sincos_lut:lut\|altsyncram:SIN_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dds_and_nios_lab.ram0_sincos_lut_ac05b4c2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dds_and_nios_lab.ram0_sincos_lut_ac05b4c2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873751 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306873751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5hk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5hk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5hk1 " "Found entity 1: altsyncram_5hk1" {  } { { "db/altsyncram_5hk1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_5hk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306873795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306873795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_gen:dds\|sincos_lut:lut\|altsyncram:COS_ROM_rtl_0 " "Elaborated megafunction instantiation \"waveform_gen:dds\|sincos_lut:lut\|altsyncram:COS_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306873875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_gen:dds\|sincos_lut:lut\|altsyncram:COS_ROM_rtl_0 " "Instantiated megafunction \"waveform_gen:dds\|sincos_lut:lut\|altsyncram:COS_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dds_and_nios_lab.ram1_sincos_lut_ac05b4c2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dds_and_nios_lab.ram1_sincos_lut_ac05b4c2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306873875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306873875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hk1 " "Found entity 1: altsyncram_6hk1" {  } { { "db/altsyncram_6hk1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_6hk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306873920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306873920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0 " "Elaborated megafunction instantiation \"Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306874081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0 " "Instantiated megafunction \"Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874081 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306874081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_mu41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_mu41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_mu41 " "Found entity 1: shift_taps_mu41" {  } { { "db/shift_taps_mu41.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/shift_taps_mu41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306874113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306874113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_crf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_crf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_crf1 " "Found entity 1: altsyncram_crf1" {  } { { "db/altsyncram_crf1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_crf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306874152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306874152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306874192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306874192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306874229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306874229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306874247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719306874247 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719306874247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvs1 " "Found entity 1: altsyncram_tvs1" {  } { { "db/altsyncram_tvs1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_tvs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719306874283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306874283 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1719306874730 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1719306874730 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\|shift_taps_mu41:auto_generated\|altsyncram_crf1:altsyncram4\|ram_block5a7 " "Synthesized away node \"Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\|shift_taps_mu41:auto_generated\|altsyncram_crf1:altsyncram4\|ram_block5a7\"" {  } { { "db/altsyncram_crf1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_crf1.tdf" 251 2 0 } } { "db/shift_taps_mu41.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/shift_taps_mu41.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306874760 "|dds_and_nios_lab|Sync_Multi_Bit:sync_sel_sig|altshift_taps:ff1_rtl_0|shift_taps_mu41:auto_generated|altsyncram_crf1:altsyncram4|ram_block5a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\|shift_taps_mu41:auto_generated\|altsyncram_crf1:altsyncram4\|ram_block5a15 " "Synthesized away node \"Sync_Multi_Bit:sync_sel_sig\|altshift_taps:ff1_rtl_0\|shift_taps_mu41:auto_generated\|altsyncram_crf1:altsyncram4\|ram_block5a15\"" {  } { { "db/altsyncram_crf1.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_crf1.tdf" 491 2 0 } } { "db/shift_taps_mu41.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/shift_taps_mu41.tdf" 35 2 0 } } { "altshift_taps.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 441 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306874760 "|dds_and_nios_lab|Sync_Multi_Bit:sync_sel_sig|altshift_taps:ff1_rtl_0|shift_taps_mu41:auto_generated|altsyncram_crf1:altsyncram4|ram_block5a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719306874760 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719306874760 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1719306874815 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1719306874815 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1719306874815 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1719306874815 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1719306874815 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1719306874852 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1719306876713 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 144 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1719306876713 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1719306876713 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 145 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1719306877735 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1719306877735 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719306884062 "|dds_and_nios_lab|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719306884062 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\] " "Synthesized away node \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/db/altsyncram_bo12.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.v" 127 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 474 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 327 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306884477 "|dds_and_nios_lab|DE1_SoC_QSYS:u0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a46"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1719306884477 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1719306884477 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1091 " "1091 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719306893912 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sampler " "Logic cell \"sampler\"" {  } { { "dds_and_nios_lab.v" "sampler" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[5\] " "Logic cell \"actual_selected_modulation\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[5\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[5\] " "Logic cell \"actual_selected_signal\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[5\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[10\] " "Logic cell \"actual_selected_modulation\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[10\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[7\] " "Logic cell \"actual_selected_modulation\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[7\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[6\] " "Logic cell \"actual_selected_modulation\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[6\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[9\] " "Logic cell \"actual_selected_modulation\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[9\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[8\] " "Logic cell \"actual_selected_modulation\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[8\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 337 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[10\] " "Logic cell \"actual_selected_signal\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[10\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[7\] " "Logic cell \"actual_selected_signal\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[7\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[6\] " "Logic cell \"actual_selected_signal\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[6\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[9\] " "Logic cell \"actual_selected_signal\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[9\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[8\] " "Logic cell \"actual_selected_signal\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[8\]" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 338 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306893966 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1719306893966 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719306894515 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.map.smsg " "Generated suppressed messages file C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306895812 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719306898711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719306898711 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "7 " "Optimize away 7 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899189 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899189 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1719306899189 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306899212 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1719306899212 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306899229 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1719306899229 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306899246 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1719306899246 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306899256 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1719306899256 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1719306899809 "|dds_and_nios_lab|TD_HS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1719306899809 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13328 " "Implemented 13328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12662 " "Implemented 12662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_RAMS" "414 " "Implemented 414 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1719306899839 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1719306899839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719306899839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 330 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5376 " "Peak virtual memory: 5376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719306900025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 02:15:00 2024 " "Processing ended: Tue Jun 25 02:15:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719306900025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719306900025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719306900025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719306900025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719306901794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719306901801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 02:15:01 2024 " "Processing started: Tue Jun 25 02:15:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719306901801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719306901801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719306901801 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719306901905 ""}
{ "Info" "0" "" "Project  = dds_and_nios_lab" {  } {  } 0 0 "Project  = dds_and_nios_lab" 0 0 "Fitter" 0 0 1719306901905 ""}
{ "Info" "0" "" "Revision = dds_and_nios_lab" {  } {  } 0 0 "Revision = dds_and_nios_lab" 0 0 "Fitter" 0 0 1719306901905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719306902277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719306902278 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dds_and_nios_lab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dds_and_nios_lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719306902375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719306902424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719306902424 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306902519 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1719306902519 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1719306902535 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1719306902558 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1719306902558 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1719306902570 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1719306903062 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719306903079 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1719306903761 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719306903764 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719306904011 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1719306913865 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1719306914239 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1719306914239 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 3296 global CLKCTRL_G7 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 3296 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1719306914566 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G3 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1719306914566 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 275 global CLKCTRL_G0 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 275 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1719306914566 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 383 global CLKCTRL_G5 " "DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 383 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1719306914566 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 3670 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 3670 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1719306914566 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1719306914566 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719306914567 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3o02 " "Entity dcfifo_3o02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719306916255 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1719306916255 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916364 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916382 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916385 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916386 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306916406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916418 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916418 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916419 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916419 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916420 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916420 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916420 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916421 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916421 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916421 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916422 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916422 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916422 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916423 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916423 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916424 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916424 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916424 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916424 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916424 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916425 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916425 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916426 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916426 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916426 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916426 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916427 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916427 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916428 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916428 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916428 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916428 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916429 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916429 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916430 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916430 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916430 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916431 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916431 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916431 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916431 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916431 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916432 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916432 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916432 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916432 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916432 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916432 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719306916435 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1719306916437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 21 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(21): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916437 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916437 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916437 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 22 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(22): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916438 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916438 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1719306916438 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Design Software" 0 -1 1719306916438 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "Fitter" 0 -1 1719306916438 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916439 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916439 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916439 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916439 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916439 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719306916442 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1719306916442 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306916442 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 20 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719306916447 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1719306916447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1719306916448 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306916448 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306916448 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306916448 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Clock_Div:clock_1hz\|outclk Clock_Div:clock_1hz\|outclk " "create_clock -period 39.000 -name Clock_Div:clock_1hz\|outclk Clock_Div:clock_1hz\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719306916456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719306916456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719306916456 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name LFSR:lfsr_inst\|lfsr\[0\] LFSR:lfsr_inst\|lfsr\[0\] " "create_clock -period 39.000 -name LFSR:lfsr_inst\|lfsr\[0\] LFSR:lfsr_inst\|lfsr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719306916456 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1719306916456 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719306916505 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1719306916505 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1719306916640 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719306916644 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 Clock_Div:clock_1hz\|outclk " "  39.000 Clock_Div:clock_1hz\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "  39.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "  39.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.000 LFSR:lfsr_inst\|lfsr\[0\] " "  39.000 LFSR:lfsr_inst\|lfsr\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   7.000 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719306916644 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719306916644 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719306916929 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719306916943 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1719306917036 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719306917036 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719306917036 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719306917036 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719306917036 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1719306917036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719306917036 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719306917064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719306917064 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719306917077 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306917450 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306917478 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306917484 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306917484 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306917484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719306918496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 Block RAM " "Packed 26 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719306918511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 DSP block " "Packed 64 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719306918511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719306918511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O output buffer " "Packed 53 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719306918511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1719306918511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719306918511 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1719306918720 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306919454 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306919481 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306919481 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306919481 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306919481 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306919481 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306919482 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306919487 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306919487 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306919487 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1719306920473 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 188 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 188 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1719306926940 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306928247 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306928274 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306928280 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306928280 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306928280 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:10 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:10" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1719306929050 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719306929705 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719306929773 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719306929773 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719306929798 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306931449 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306931476 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306931482 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306931482 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306931482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719306932499 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719306932523 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719306932523 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719306933260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719306937334 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719306938507 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719306938536 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306938543 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719306938543 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719306938543 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1719306940232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:02 " "Fitter placement preparation operations ending: elapsed time is 00:01:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719307000137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719307141581 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719307161146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:20 " "Fitter placement operations ending: elapsed time is 00:00:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719307161146 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719307165564 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307165593 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719307165599 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719307165599 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719307165599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719307166393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719307183079 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719307183079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:29 " "Fitter routing operations ending: elapsed time is 00:01:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719307257967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.81 " "Total time spent on timing analysis during the Fitter is 31.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719307273083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719307273264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719307276106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719307276113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719307279891 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1719307280515 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "Fitter" 0 0 1719307280562 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719307280570 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "Fitter" 0 0 1719307280570 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "Fitter" 0 0 1719307280570 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719307302182 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1719307303101 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "80 " "Following 80 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1109 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1112 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1128 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 935 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 936 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 937 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 938 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 939 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 940 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 941 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 942 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 943 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 944 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 945 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 946 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 947 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 948 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 949 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 950 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 951 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 952 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 954 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 955 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 956 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 957 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 958 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 959 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 960 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 961 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 962 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 963 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 964 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 965 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 966 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 967 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 968 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 969 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 970 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 971 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 976 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 977 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 978 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 979 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 984 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 985 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 986 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 987 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 989 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 991 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 992 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 993 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 994 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 996 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 997 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 999 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1000 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1002 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1003 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1004 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1005 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "dds_and_nios_lab.v" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/" { { 0 { 0 ""} 0 1132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1719307303256 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1719307303256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.fit.smsg " "Generated suppressed messages file C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719307304292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8260 " "Peak virtual memory: 8260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719307308273 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 02:21:48 2024 " "Processing ended: Tue Jun 25 02:21:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719307308273 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:47 " "Elapsed time: 00:06:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719307308273 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:42 " "Total CPU time (on all processors): 00:08:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719307308273 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719307308273 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719307309748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719307309756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 02:21:49 2024 " "Processing started: Tue Jun 25 02:21:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719307309756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719307309756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719307309757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719307311670 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719307322050 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1719307322050 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1719307322681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4953 " "Peak virtual memory: 4953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719307322866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 02:22:02 2024 " "Processing ended: Tue Jun 25 02:22:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719307322866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719307322866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719307322866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719307322866 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719307323682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719307324521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719307324531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 25 02:22:03 2024 " "Processing started: Tue Jun 25 02:22:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719307324531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307324531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_sta dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307324531 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307324645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307326628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307326629 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307326715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307326715 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3o02 " "Entity dcfifo_3o02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_re9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_qe9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719307328171 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328171 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328353 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328381 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328388 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328391 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|vga\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|vga\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328439 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328440 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328440 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328440 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328441 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328441 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328442 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328442 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328442 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328442 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328443 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328443 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328443 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328443 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328444 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328444 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328444 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328444 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328445 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328445 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328445 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328445 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328446 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328446 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328446 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328446 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328447 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328447 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328447 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328447 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328448 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328448 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328449 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328449 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328449 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328450 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328450 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328450 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328450 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328451 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328451 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328451 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328452 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328452 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328452 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328452 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328453 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328453 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328453 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328453 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328453 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328454 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328454 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328454 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328454 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328455 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328455 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328455 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328455 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328455 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328456 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328456 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328456 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328456 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328457 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328457 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328457 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328457 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328458 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328458 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc " "Reading SDC File: 'DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328460 ""}
{ "Info" "ISTA_SDC_FOUND" "dds_and_nios_lab.sdc " "Reading SDC File: 'dds_and_nios_lab.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328466 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 21 *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(21): *AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp* could not be matched with a register" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328469 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 21 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(21): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\]  " "create_clock -name freqgen_audio_dac  -period 1000 \[get_registers \{*AudioDacDeltaStereo:AudioDacDeltaStereo_inst\|frecGen:frecGen_inst\|out_tmp*\}\] " {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328469 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328469 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "dds_and_nios_lab.sdc 22 *frecGen:frecGen_plots\|out_tmp* register " "Ignored filter at dds_and_nios_lab.sdc(22): *frecGen:frecGen_plots\|out_tmp* could not be matched with a register" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock dds_and_nios_lab.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at dds_and_nios_lab.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\] " "create_clock -name freqgen_plots -period 1000 \[get_registers \{*frecGen:frecGen_plots\|out_tmp*\}\]" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328470 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/dds_and_nios_lab.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328470 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "sdc_scripts.tcl 10 freqgen_audio_dac clock " "Ignored filter at sdc_scripts.tcl(10): freqgen_audio_dac could not be matched with a clock" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328470 ""}
{ "Warning" "WSTA_COMMAND_FAILED" "remove_from_collection " "Command remove_from_collection failed" { { "Warning" "WSTA_COLLECTION_MANAGER_NO_FOUND_COLLECTION" "Positional argument collection_obj_2 freqgen_audio_dac ( clk ) " "Positional argument collection_obj_2 with value freqgen_audio_dac could not match any element of the following types: ( clk )" {  } {  } 0 332089 "%1!s! with value %2!s! could not match any element of the following types: %3!s!" 0 0 "Design Software" 0 -1 1719307328470 ""}  } {  } 0 332055 "Command %1!s! failed" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328470 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328471 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328471 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328471 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328471 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328472 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328472 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328473 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328473 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328474 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328474 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_max_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328474 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <from> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328474 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328474 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay sdc_scripts.tcl 10 Argument <to> is not an object ID " "Ignored set_min_delay at sdc_scripts.tcl(10): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \} " "foreach_in_collection clockB  \[remove_from_collection \[get_clocks \{*\}\] \$clock_name\] \{\n               set clock_count_debug_var \[expr \{\$clock_count_debug_var + 1\}\]\n               set_max_delay -from  \$clock_name -to \$clockB \$max_delay\n               set_max_delay -from \$clockB -to  \$clock_name \$max_delay\n               set_min_delay -from  \$clock_name -to \$clockB \$min_delay\n               set_min_delay -from \$clockB -to  \$clock_name \$min_delay\n              \}" {  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1719307328474 ""}  } { { "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" "" { Text "C:/Users/steph/OneDrive/Desktop/UBC/4thYear/CPEN311/cpen311_lab5/template/sdc_scripts.tcl" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328474 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328474 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328475 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328475 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328475 ""}
{ "Info" "0" "" "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" {  } {  } 0 0 "timid_ignore of freqgen_audio_dac  max_delay = 50 min_delay = -50 : Arranged 5 clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328475 ""}
{ "Info" "0" "" "==========================================================================" {  } {  } 0 0 "==========================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328475 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 7 -phase -192.86 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 32 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1719307328482 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328482 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328483 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328483 ""}
{ "Info" "0" "" "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" {  } {  } 0 0 "timid_minmax_false_path from * to *doublesync_no_reset*sync_srl16_inferred\[0\]*, max_delay = 40.0  min_delay = -15" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328483 ""}
{ "Info" "0" "" "==================================================================================================" {  } {  } 0 0 "==================================================================================================" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328483 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Clock_Div:clock_1hz\|outclk Clock_Div:clock_1hz\|outclk " "create_clock -period 39.000 -name Clock_Div:clock_1hz\|outclk Clock_Div:clock_1hz\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719307328493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719307328493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " "create_clock -period 39.000 -name hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719307328493 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name LFSR:lfsr_inst\|lfsr\[0\] LFSR:lfsr_inst\|lfsr\[0\] " "create_clock -period 39.000 -name LFSR:lfsr_inst\|lfsr\[0\] LFSR:lfsr_inst\|lfsr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1719307328493 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307328572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307328907 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328911 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307328957 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1719307329261 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.589 " "Worst-case setup slack is -7.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.589            -379.498 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.589            -379.498 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.859            -217.388 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -6.859            -217.388 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.020             -26.663 CLOCK_50  " "   -3.020             -26.663 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.128               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.300               0.000 altera_reserved_tck  " "   10.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.968               0.000 Clock_Div:clock_1hz\|outclk  " "   16.968               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.671               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.671               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.417               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   24.417               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.229 " "Worst-case hold slack is 0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.229               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 CLOCK_50  " "    0.236               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.248               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.319               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 altera_reserved_tck  " "    0.437               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.613               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 Clock_Div:clock_1hz\|outclk  " "    0.704               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.759               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.715 " "Worst-case recovery slack is -6.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.715             -20.140 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.715             -20.140 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917              -7.834 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.917              -7.834 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730              -3.730 LFSR:lfsr_inst\|lfsr\[0\]  " "   -3.730              -3.730 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.075               0.000 CLOCK_50  " "   14.075               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.968               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.968               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.042               0.000 altera_reserved_tck  " "   18.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.543 " "Worst-case removal slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.543               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.547               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.568               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 altera_reserved_tck  " "    0.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 CLOCK_50  " "    0.905               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "    1.383               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.283               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.283               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.875               0.000 CLOCK_50  " "    8.875               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.280               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.280               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.447               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.447               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.751               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   18.751               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.853               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "   18.853               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.871               0.000 altera_reserved_tck  " "   18.871               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.899               0.000 Clock_Div:clock_1hz\|outclk  " "   18.899               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.171               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.171               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307329386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719307329472 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329472 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307329480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307329536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307334225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307334844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307334844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1719307335298 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.150 " "Worst-case setup slack is -7.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.150            -349.565 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -7.150            -349.565 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.857            -219.544 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -6.857            -219.544 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.677             -22.526 CLOCK_50  " "   -2.677             -22.526 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.303               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 altera_reserved_tck  " "   10.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.946               0.000 Clock_Div:clock_1hz\|outclk  " "   16.946               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.729               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.729               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.125               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   25.125               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.047 " "Worst-case hold slack is 0.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.047               0.000 CLOCK_50  " "    0.047               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.166               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.301               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 altera_reserved_tck  " "    0.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.682               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 Clock_Div:clock_1hz\|outclk  " "    0.730               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.746               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.107 " "Worst-case recovery slack is -6.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.107             -18.316 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.107             -18.316 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.758              -3.758 LFSR:lfsr_inst\|lfsr\[0\]  " "   -3.758              -3.758 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.396              -6.792 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.396              -6.792 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.280               0.000 CLOCK_50  " "   14.280               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.081               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.081               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.154               0.000 altera_reserved_tck  " "   18.154               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.296 " "Worst-case removal slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.480               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.514               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 altera_reserved_tck  " "    0.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 CLOCK_50  " "    0.825               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.396               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "    1.396               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.259               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.259               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 CLOCK_50  " "    8.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.256               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.256               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.475               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.475               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.807               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   18.807               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.865               0.000 altera_reserved_tck  " "   18.865               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.901               0.000 Clock_Div:clock_1hz\|outclk  " "   18.901               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.910               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "   18.910               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.186               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.186               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307335464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335464 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719307335549 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335549 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307335558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307335911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307341952 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307342672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307342672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307342932 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1719307343003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.929 " "Worst-case setup slack is -5.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.929            -281.686 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.929            -281.686 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.360            -106.346 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.360            -106.346 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.695             -18.599 CLOCK_50  " "   -2.695             -18.599 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.005               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.005               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.357               0.000 altera_reserved_tck  " "   12.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.610               0.000 Clock_Div:clock_1hz\|outclk  " "   17.610               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.191               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.191               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.817               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   28.817               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 CLOCK_50  " "    0.134               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.138               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.145               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 Clock_Div:clock_1hz\|outclk  " "    0.347               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.351               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.392               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.654 " "Worst-case recovery slack is -4.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.654             -13.961 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.654             -13.961 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.810              -1.810 LFSR:lfsr_inst\|lfsr\[0\]  " "   -1.810              -1.810 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -1.236 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.618              -1.236 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.031               0.000 CLOCK_50  " "   16.031               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.755               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.755               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.131               0.000 altera_reserved_tck  " "   19.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.289 " "Worst-case removal slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.289               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.326               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.349               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 CLOCK_50  " "    0.529               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.952               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "    0.952               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.390               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.390               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.481               0.000 CLOCK_50  " "    8.481               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.387               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.387               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.400               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.400               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.784               0.000 altera_reserved_tck  " "   18.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.114               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   19.114               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.122               0.000 Clock_Div:clock_1hz\|outclk  " "   19.122               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.134               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "   19.134               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.533               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.533               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307343149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343149 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719307343223 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343223 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1719307343231 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|cpu\|the_DE1_SoC_QSYS_cpu_nios2_oci\|the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: DE1_SoC_QSYS:u0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719307343975 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307343975 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344274 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1719307344379 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.743 " "Worst-case setup slack is -4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.743            -226.016 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.743            -226.016 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.254            -102.787 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.254            -102.787 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -14.396 CLOCK_50  " "   -2.158             -14.396 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.332               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.332               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.535               0.000 altera_reserved_tck  " "   12.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.769               0.000 Clock_Div:clock_1hz\|outclk  " "   17.769               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.256               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.256               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.136               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   30.136               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 CLOCK_50  " "    0.113               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.119               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.131               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 Clock_Div:clock_1hz\|outclk  " "    0.297               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "    0.354               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "    0.358               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.695 " "Worst-case recovery slack is -3.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.695             -11.084 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.695             -11.084 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751              -1.751 LFSR:lfsr_inst\|lfsr\[0\]  " "   -1.751              -1.751 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.481               0.000 CLOCK_50  " "   16.481               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.893               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.893               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.337               0.000 altera_reserved_tck  " "   19.337               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.261 " "Worst-case removal slack is 0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.261               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.268               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.286               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 altera_reserved_tck  " "    0.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 CLOCK_50  " "    0.477               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "    0.857               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.500               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.388               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.388               0.000 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.435               0.000 CLOCK_50  " "    8.435               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.389               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.389               0.000 u0\|vga\|vga_clk\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.445               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg  " "   18.445               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.769               0.000 altera_reserved_tck  " "   18.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.127               0.000 Clock_Div:clock_1hz\|outclk  " "   19.127               0.000 Clock_Div:clock_1hz\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.130               0.000 LFSR:lfsr_inst\|lfsr\[0\]  " "   19.130               0.000 LFSR:lfsr_inst\|lfsr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.133               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy  " "   19.133               0.000 hack_ltm_sincronization:hack_ltm_sincronization_inst\|line_rdy " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.535               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.535               0.000 u0\|pll\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719307344532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344532 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 118 synchronizer chains. " "Report Metastability: Found 118 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719307344620 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307344620 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307349152 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307349154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 112 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5628 " "Peak virtual memory: 5628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719307349402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 25 02:22:29 2024 " "Processing ended: Tue Jun 25 02:22:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719307349402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719307349402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719307349402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307349402 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 564 s " "Quartus Prime Full Compilation was successful. 0 errors, 564 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1719307350427 ""}
