Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ace5023db2f44e28b6066dd87723b53d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [E:/MCU-experiment/ALU_stu_18/ALU_stu_18.srcs/sources_1/new/top.v:143]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.test_vector_rom
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.test_flags_and_result_rom
Compiling module xil_defaultlib.pre_adder_32
Compiling module xil_defaultlib.ALU_top
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4_blk_mem...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4_blk_mem...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4_blk_mem...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4_blk_mem...
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4_synth
Compiling module xil_defaultlib.ila_0_blk_mem_gen_v8_4_4
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_trace_memo...
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6__para...
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut7_39
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6
Compiling module unisims_ver.SRLC16E_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4_46
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_47
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut6_48
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.CFGLUT5_default
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_cap_sample...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut4
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_cfglut5_40
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA__pa...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA_no...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match_nodelay...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_cap_window...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_cap_addrge...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_cap_ctrl_l...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_xsdbs
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_37
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_36
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_35
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_34
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_33
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_31
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_30
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_28
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_27
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_26
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl_25
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_24
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_23
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_38
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat_22
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg__paramete...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_p2s__para...
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_ctl
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stat
Compiling module xil_defaultlib.ila_0_xsdbs_v1_0_2_reg_stream__p...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_register
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_async_edge_xf...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_rising_edge_d...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_reset_ctrl
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_16
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_14
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_11
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_8
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_6
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_4
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA_sli...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_all_typeA
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_allx_typeA__p...
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_match__parame...
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_trig_match
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_trigger
Compiling module xil_defaultlib.ila_0_ltlib_v1_0_0_generic_memrd
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila_core
Compiling module xil_defaultlib.ila_0_ila_v6_2_10_ila
Compiling module xil_defaultlib.ila_0
Compiling module xil_defaultlib.top
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
Built simulation snapshot alu_tb_behav
