$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:38:20 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 ' clock $end
  $var wire  1 ( reset $end
  $scope module GCDTester $end
   $var wire  1 ' clock $end
   $var wire  1 ' dut_clock $end
   $var wire  1 # dut_io_e $end
   $var wire  1 % dut_io_v $end
   $var wire 32 $ dut_io_z [31:0] $end
   $var wire  1 # first $end
   $var wire  1 ( reset $end
   $scope module dut $end
    $var wire  1 ' clock $end
    $var wire  1 # io_e $end
    $var wire  1 % io_v $end
    $var wire 32 $ io_z [31:0] $end
    $var wire 32 $ x [31:0] $end
    $var wire 32 & y [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000000000000000000000000000 $
1%
b00000000000000000000000000000000 &
0'
1(
#1
1#
1'
#2
#3
#4
#5
#6
0'
#7
#8
#9
#10
0(
#11
0#
b00000000000000000000000000001100 $
0%
b00000000000000000000000000001001 &
1'
#12
#13
#14
#15
#16
0'
#17
#18
#19
#20
#21
b00000000000000000000000000000011 $
1'
#22
#23
#24
#25
#26
0'
#27
#28
#29
#30
#31
b00000000000000000000000000000110 &
1'
#32
#33
#34
#35
#36
0'
#37
#38
#39
#40
#41
b00000000000000000000000000000011 &
1'
#42
#43
#44
#45
#46
0'
#47
#48
#49
#50
#51
1%
b00000000000000000000000000000000 &
1'
#52
#53
#54
#55
#56
0'
#57
#58
#59
#60
