

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_11_2'
================================================================
* Date:           Fri Aug  1 20:18:12 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha384Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.113 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      131|      131|  1.310 us|  1.310 us|  130|  130|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_2  |      129|      129|         4|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+------+------+-----+
|       Name      | BRAM_18K| DSP|  FF  |  LUT | URAM|
+-----------------+---------+----+------+------+-----+
|DSP              |        -|   -|     -|     -|    -|
|Expression       |        -|   -|     0|   541|    -|
|FIFO             |        -|   -|     -|     -|    -|
|Instance         |        -|   -|     -|     -|    -|
|Memory           |        -|   -|     -|     -|    -|
|Multiplexer      |        -|   -|     0|    90|    -|
|Register         |        -|   -|   219|     -|    -|
+-----------------+---------+----+------+------+-----+
|Total            |        0|   0|   219|   631|    0|
+-----------------+---------+----+------+------+-----+
|Available        |       10|  10|  7500|  3750|    0|
+-----------------+---------+----+------+------+-----+
|Utilization (%)  |        0|   0|     2|    16|    0|
+-----------------+---------+----+------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_332_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln13_fu_139_p2    |         +|   0|  0|  14|           7|           5|
    |add_ln14_fu_150_p2    |         +|   0|  0|  14|           7|           3|
    |add_ln16_1_fu_259_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln16_2_fu_342_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln16_3_fu_326_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln16_4_fu_347_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln16_fu_161_p2    |         +|   0|  0|  14|           7|           4|
    |icmp_ln11_fu_133_p2   |      icmp|   0|  0|  14|           7|           7|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln16_1_fu_300_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln16_2_fu_314_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln16_3_fu_320_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln16_fu_294_p2    |       xor|   0|  0|  64|          64|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 541|         490|         476|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_1_fu_68                |   9|          2|    7|         14|
    |wValues_address0_local   |  15|          3|    7|         21|
    |wValues_address1_local   |  15|          3|    7|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         19|   32|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln16_3_reg_399           |  64|   0|   64|          0|
    |add_ln16_4_reg_404           |  64|   0|   64|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_fu_68                    |   7|   0|    7|          0|
    |i_reg_363                    |   7|   0|    7|          0|
    |i_reg_363_pp0_iter1_reg      |   7|   0|    7|          0|
    |icmp_ln11_reg_370            |   1|   0|    1|          0|
    |wValues_load_reg_389         |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 219|   0|  219|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  chunkProcessor_Pipeline_VITIS_LOOP_11_2|  return value|
|wValues_address0  |  out|    7|   ap_memory|                                  wValues|         array|
|wValues_ce0       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_we0       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_d0        |  out|   64|   ap_memory|                                  wValues|         array|
|wValues_q0        |   in|   64|   ap_memory|                                  wValues|         array|
|wValues_address1  |  out|    7|   ap_memory|                                  wValues|         array|
|wValues_ce1       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q1        |   in|   64|   ap_memory|                                  wValues|         array|
|wValues_address2  |  out|    7|   ap_memory|                                  wValues|         array|
|wValues_ce2       |  out|    1|   ap_memory|                                  wValues|         array|
|wValues_q2        |   in|   64|   ap_memory|                                  wValues|         array|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

