$date
	Tue May 25 00:52:07 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TimeParameters_testbench $end
$var wire 4 ! value [3:0] $end
$var reg 4 " Prog_Sync [3:0] $end
$var reg 1 # Reset $end
$var reg 1 $ clk $end
$var reg 2 % interval [1:0] $end
$var reg 2 & selector [1:0] $end
$var reg 4 ' time_value [3:0] $end
$scope module t1 $end
$var wire 4 ( Prog_Sync [3:0] $end
$var wire 1 # Reset $end
$var wire 1 $ clk $end
$var wire 2 ) interval [1:0] $end
$var wire 2 * selector [1:0] $end
$var wire 4 + time_value [3:0] $end
$var reg 4 , BASE_VALUE [3:0] $end
$var reg 4 - EXTD_VALUE [3:0] $end
$var reg 4 . YELL_VALUE [3:0] $end
$var reg 4 / value [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
b10 .
b11 -
b110 ,
bx +
b0 *
b0 )
b0 (
bx '
b0 &
b0 %
0$
0#
b0 "
bx !
$end
#10000
b110 !
b110 /
1$
#20000
0$
#30000
1$
#40000
0$
#50000
1$
#60000
0$
#70000
1$
#80000
0$
#90000
1$
#100000
0$
1#
#110000
1$
#120000
0$
#130000
1$
#140000
0$
#150000
1$
#160000
0$
0#
#170000
1$
#180000
0$
#190000
1$
#200000
0$
#210000
1$
#220000
0$
b1 %
b1 )
#230000
b11 !
b11 /
1$
#240000
0$
#250000
1$
#260000
0$
#270000
1$
#280000
0$
b10 %
b10 )
#290000
b10 !
b10 /
1$
#300000
0$
#310000
1$
#320000
0$
#330000
1$
#340000
0$
b1010 "
b1010 (
b1 &
b1 *
#350000
b1010 -
1$
#360000
0$
#370000
1$
#380000
0$
#390000
1$
#400000
0$
b1 %
b1 )
#410000
1$
#420000
0$
#430000
1$
#440000
0$
#450000
1$
#460000
0$
b0 %
b0 )
1#
#470000
b11 -
1$
#480000
0$
#490000
1$
#500000
0$
#510000
1$
#520000
0$
0#
#530000
b1010 -
1$
#540000
0$
#550000
1$
#560000
0$
#570000
1$
#580000
0$
b1 %
b1 )
#590000
1$
#600000
0$
