-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition"

-- DATE "06/09/2020 17:48:01"

-- 
-- Device: Altera EP4CE115F29C8 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ALU IS
    PORT (
	Reset : IN std_logic;
	Reloj : IN std_logic;
	Registers_ALU : IN std_logic_vector(63 DOWNTO 0);
	IR_ALU : IN std_logic_vector(29 DOWNTO 0);
	CSR_ALU : IN std_logic_vector(31 DOWNTO 0);
	Control_ALU : IN std_logic_vector(36 DOWNTO 0);
	PC_ALU : IN std_logic_vector(31 DOWNTO 0);
	ALU_Registers : OUT std_logic_vector(31 DOWNTO 0);
	ALU_PC : OUT std_logic_vector(31 DOWNTO 0);
	ALU_CSR : OUT std_logic_vector(31 DOWNTO 0);
	ALU_MAR : OUT std_logic_vector(31 DOWNTO 0);
	ALU_Control : OUT std_logic_vector(3 DOWNTO 0)
	);
END ALU;

-- Design Ports Information
-- CSR_ALU[0]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[1]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[2]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[3]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[4]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[5]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[6]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[7]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[8]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[9]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[10]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[11]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[12]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[13]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[14]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[15]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[16]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[17]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[18]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[19]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[20]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[21]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[22]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[23]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[24]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[25]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[26]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[27]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[28]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[29]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[30]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CSR_ALU[31]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[1]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[2]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[3]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[5]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[6]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[7]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[8]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[9]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[10]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[11]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[12]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[15]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[16]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[17]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[18]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[19]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[20]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[21]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[22]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[23]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[24]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[25]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[26]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[27]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[28]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[29]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[30]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Registers[31]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[1]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[3]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[5]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[8]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[9]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[10]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[11]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[14]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[15]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[16]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[17]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[18]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[20]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[21]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[22]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[23]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[24]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[25]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[26]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[27]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[28]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[30]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_PC[31]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[1]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[2]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[3]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[4]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[6]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[8]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[9]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[10]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[11]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[12]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[13]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[14]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[15]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[16]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[17]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[18]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[19]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[20]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[21]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[22]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[23]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[24]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[27]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[28]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[29]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_CSR[31]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[0]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[1]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[2]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[3]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[5]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[8]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[9]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[11]	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[12]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[13]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[15]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[16]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[17]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[18]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[19]	=>  Location: PIN_AC4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[20]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[21]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[22]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[23]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[24]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[25]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[26]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[27]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[28]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[29]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[30]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_MAR[31]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[0]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[2]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ALU_Control[3]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[22]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[8]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[14]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[17]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[0]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[16]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[25]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[26]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[15]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[24]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[31]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[32]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[1]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[3]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[13]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[1]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[33]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[34]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[2]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[35]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[3]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[36]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[4]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[5]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[37]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[38]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[7]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[39]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[8]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[40]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[9]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[41]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[10]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[42]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[43]	=>  Location: PIN_AG14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[11]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[12]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[44]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[13]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[45]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[14]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[47]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[46]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[16]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[48]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[17]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[49]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[18]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[50]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[19]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[51]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[20]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[52]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[21]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[53]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[22]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[55]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[54]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[23]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[24]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[56]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[25]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[57]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[26]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[58]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[27]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[59]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[60]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[28]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[29]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[61]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[62]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[31]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Registers_ALU[63]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[5]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[7]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[10]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[28]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[30]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[27]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[29]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[12]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[33]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[24]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[9]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[11]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[21]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[2]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[4]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[32]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[34]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[35]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[0]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[31]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[23]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[30]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[22]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[29]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[20]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[27]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[18]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[25]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[16]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[23]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[14]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[21]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[12]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[11]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[17]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[8]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[9]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[15]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[13]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[5]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[21]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[19]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[5]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[29]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[17]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[4]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[4]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[28]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[1]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[15]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[2]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[26]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[1]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[13]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[0]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[25]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- IR_ALU[27]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[2]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[6]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[8]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[10]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[14]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[16]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[18]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[20]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[22]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[24]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[26]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PC_ALU[28]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[20]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[18]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[36]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reloj	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Control_ALU[19]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF ALU IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL ww_Reloj : std_logic;
SIGNAL ww_Registers_ALU : std_logic_vector(63 DOWNTO 0);
SIGNAL ww_IR_ALU : std_logic_vector(29 DOWNTO 0);
SIGNAL ww_CSR_ALU : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Control_ALU : std_logic_vector(36 DOWNTO 0);
SIGNAL ww_PC_ALU : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Registers : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_CSR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_MAR : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALU_Control : std_logic_vector(3 DOWNTO 0);
SIGNAL \Control_ALU[36]~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \AdderInputA[0]~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU_CSR[31]~23clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \AdderInputB[0]~21clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Reloj~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \InputORB[0]~2clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALUMARSelector~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \InputANDB[0]~3clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALU_Registers[31]~11clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALUPCSelector~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CSR_ALU[0]~input_o\ : std_logic;
SIGNAL \CSR_ALU[1]~input_o\ : std_logic;
SIGNAL \CSR_ALU[2]~input_o\ : std_logic;
SIGNAL \CSR_ALU[3]~input_o\ : std_logic;
SIGNAL \CSR_ALU[4]~input_o\ : std_logic;
SIGNAL \CSR_ALU[5]~input_o\ : std_logic;
SIGNAL \CSR_ALU[6]~input_o\ : std_logic;
SIGNAL \CSR_ALU[7]~input_o\ : std_logic;
SIGNAL \CSR_ALU[8]~input_o\ : std_logic;
SIGNAL \CSR_ALU[9]~input_o\ : std_logic;
SIGNAL \CSR_ALU[10]~input_o\ : std_logic;
SIGNAL \CSR_ALU[11]~input_o\ : std_logic;
SIGNAL \CSR_ALU[12]~input_o\ : std_logic;
SIGNAL \CSR_ALU[13]~input_o\ : std_logic;
SIGNAL \CSR_ALU[14]~input_o\ : std_logic;
SIGNAL \CSR_ALU[15]~input_o\ : std_logic;
SIGNAL \CSR_ALU[16]~input_o\ : std_logic;
SIGNAL \CSR_ALU[17]~input_o\ : std_logic;
SIGNAL \CSR_ALU[18]~input_o\ : std_logic;
SIGNAL \CSR_ALU[19]~input_o\ : std_logic;
SIGNAL \CSR_ALU[20]~input_o\ : std_logic;
SIGNAL \CSR_ALU[21]~input_o\ : std_logic;
SIGNAL \CSR_ALU[22]~input_o\ : std_logic;
SIGNAL \CSR_ALU[23]~input_o\ : std_logic;
SIGNAL \CSR_ALU[24]~input_o\ : std_logic;
SIGNAL \CSR_ALU[25]~input_o\ : std_logic;
SIGNAL \CSR_ALU[26]~input_o\ : std_logic;
SIGNAL \CSR_ALU[27]~input_o\ : std_logic;
SIGNAL \CSR_ALU[28]~input_o\ : std_logic;
SIGNAL \CSR_ALU[29]~input_o\ : std_logic;
SIGNAL \CSR_ALU[30]~input_o\ : std_logic;
SIGNAL \CSR_ALU[31]~input_o\ : std_logic;
SIGNAL \Control_ALU[23]~input_o\ : std_logic;
SIGNAL \ALU_Registers[0]~output_o\ : std_logic;
SIGNAL \ALU_Registers[1]~output_o\ : std_logic;
SIGNAL \ALU_Registers[2]~output_o\ : std_logic;
SIGNAL \ALU_Registers[3]~output_o\ : std_logic;
SIGNAL \ALU_Registers[4]~output_o\ : std_logic;
SIGNAL \ALU_Registers[5]~output_o\ : std_logic;
SIGNAL \ALU_Registers[6]~output_o\ : std_logic;
SIGNAL \ALU_Registers[7]~output_o\ : std_logic;
SIGNAL \ALU_Registers[8]~output_o\ : std_logic;
SIGNAL \ALU_Registers[9]~output_o\ : std_logic;
SIGNAL \ALU_Registers[10]~output_o\ : std_logic;
SIGNAL \ALU_Registers[11]~output_o\ : std_logic;
SIGNAL \ALU_Registers[12]~output_o\ : std_logic;
SIGNAL \ALU_Registers[13]~output_o\ : std_logic;
SIGNAL \ALU_Registers[14]~output_o\ : std_logic;
SIGNAL \ALU_Registers[15]~output_o\ : std_logic;
SIGNAL \ALU_Registers[16]~output_o\ : std_logic;
SIGNAL \ALU_Registers[17]~output_o\ : std_logic;
SIGNAL \ALU_Registers[18]~output_o\ : std_logic;
SIGNAL \ALU_Registers[19]~output_o\ : std_logic;
SIGNAL \ALU_Registers[20]~output_o\ : std_logic;
SIGNAL \ALU_Registers[21]~output_o\ : std_logic;
SIGNAL \ALU_Registers[22]~output_o\ : std_logic;
SIGNAL \ALU_Registers[23]~output_o\ : std_logic;
SIGNAL \ALU_Registers[24]~output_o\ : std_logic;
SIGNAL \ALU_Registers[25]~output_o\ : std_logic;
SIGNAL \ALU_Registers[26]~output_o\ : std_logic;
SIGNAL \ALU_Registers[27]~output_o\ : std_logic;
SIGNAL \ALU_Registers[28]~output_o\ : std_logic;
SIGNAL \ALU_Registers[29]~output_o\ : std_logic;
SIGNAL \ALU_Registers[30]~output_o\ : std_logic;
SIGNAL \ALU_Registers[31]~output_o\ : std_logic;
SIGNAL \ALU_PC[0]~output_o\ : std_logic;
SIGNAL \ALU_PC[1]~output_o\ : std_logic;
SIGNAL \ALU_PC[2]~output_o\ : std_logic;
SIGNAL \ALU_PC[3]~output_o\ : std_logic;
SIGNAL \ALU_PC[4]~output_o\ : std_logic;
SIGNAL \ALU_PC[5]~output_o\ : std_logic;
SIGNAL \ALU_PC[6]~output_o\ : std_logic;
SIGNAL \ALU_PC[7]~output_o\ : std_logic;
SIGNAL \ALU_PC[8]~output_o\ : std_logic;
SIGNAL \ALU_PC[9]~output_o\ : std_logic;
SIGNAL \ALU_PC[10]~output_o\ : std_logic;
SIGNAL \ALU_PC[11]~output_o\ : std_logic;
SIGNAL \ALU_PC[12]~output_o\ : std_logic;
SIGNAL \ALU_PC[13]~output_o\ : std_logic;
SIGNAL \ALU_PC[14]~output_o\ : std_logic;
SIGNAL \ALU_PC[15]~output_o\ : std_logic;
SIGNAL \ALU_PC[16]~output_o\ : std_logic;
SIGNAL \ALU_PC[17]~output_o\ : std_logic;
SIGNAL \ALU_PC[18]~output_o\ : std_logic;
SIGNAL \ALU_PC[19]~output_o\ : std_logic;
SIGNAL \ALU_PC[20]~output_o\ : std_logic;
SIGNAL \ALU_PC[21]~output_o\ : std_logic;
SIGNAL \ALU_PC[22]~output_o\ : std_logic;
SIGNAL \ALU_PC[23]~output_o\ : std_logic;
SIGNAL \ALU_PC[24]~output_o\ : std_logic;
SIGNAL \ALU_PC[25]~output_o\ : std_logic;
SIGNAL \ALU_PC[26]~output_o\ : std_logic;
SIGNAL \ALU_PC[27]~output_o\ : std_logic;
SIGNAL \ALU_PC[28]~output_o\ : std_logic;
SIGNAL \ALU_PC[29]~output_o\ : std_logic;
SIGNAL \ALU_PC[30]~output_o\ : std_logic;
SIGNAL \ALU_PC[31]~output_o\ : std_logic;
SIGNAL \ALU_CSR[0]~output_o\ : std_logic;
SIGNAL \ALU_CSR[1]~output_o\ : std_logic;
SIGNAL \ALU_CSR[2]~output_o\ : std_logic;
SIGNAL \ALU_CSR[3]~output_o\ : std_logic;
SIGNAL \ALU_CSR[4]~output_o\ : std_logic;
SIGNAL \ALU_CSR[5]~output_o\ : std_logic;
SIGNAL \ALU_CSR[6]~output_o\ : std_logic;
SIGNAL \ALU_CSR[7]~output_o\ : std_logic;
SIGNAL \ALU_CSR[8]~output_o\ : std_logic;
SIGNAL \ALU_CSR[9]~output_o\ : std_logic;
SIGNAL \ALU_CSR[10]~output_o\ : std_logic;
SIGNAL \ALU_CSR[11]~output_o\ : std_logic;
SIGNAL \ALU_CSR[12]~output_o\ : std_logic;
SIGNAL \ALU_CSR[13]~output_o\ : std_logic;
SIGNAL \ALU_CSR[14]~output_o\ : std_logic;
SIGNAL \ALU_CSR[15]~output_o\ : std_logic;
SIGNAL \ALU_CSR[16]~output_o\ : std_logic;
SIGNAL \ALU_CSR[17]~output_o\ : std_logic;
SIGNAL \ALU_CSR[18]~output_o\ : std_logic;
SIGNAL \ALU_CSR[19]~output_o\ : std_logic;
SIGNAL \ALU_CSR[20]~output_o\ : std_logic;
SIGNAL \ALU_CSR[21]~output_o\ : std_logic;
SIGNAL \ALU_CSR[22]~output_o\ : std_logic;
SIGNAL \ALU_CSR[23]~output_o\ : std_logic;
SIGNAL \ALU_CSR[24]~output_o\ : std_logic;
SIGNAL \ALU_CSR[25]~output_o\ : std_logic;
SIGNAL \ALU_CSR[26]~output_o\ : std_logic;
SIGNAL \ALU_CSR[27]~output_o\ : std_logic;
SIGNAL \ALU_CSR[28]~output_o\ : std_logic;
SIGNAL \ALU_CSR[29]~output_o\ : std_logic;
SIGNAL \ALU_CSR[30]~output_o\ : std_logic;
SIGNAL \ALU_CSR[31]~output_o\ : std_logic;
SIGNAL \ALU_MAR[0]~output_o\ : std_logic;
SIGNAL \ALU_MAR[1]~output_o\ : std_logic;
SIGNAL \ALU_MAR[2]~output_o\ : std_logic;
SIGNAL \ALU_MAR[3]~output_o\ : std_logic;
SIGNAL \ALU_MAR[4]~output_o\ : std_logic;
SIGNAL \ALU_MAR[5]~output_o\ : std_logic;
SIGNAL \ALU_MAR[6]~output_o\ : std_logic;
SIGNAL \ALU_MAR[7]~output_o\ : std_logic;
SIGNAL \ALU_MAR[8]~output_o\ : std_logic;
SIGNAL \ALU_MAR[9]~output_o\ : std_logic;
SIGNAL \ALU_MAR[10]~output_o\ : std_logic;
SIGNAL \ALU_MAR[11]~output_o\ : std_logic;
SIGNAL \ALU_MAR[12]~output_o\ : std_logic;
SIGNAL \ALU_MAR[13]~output_o\ : std_logic;
SIGNAL \ALU_MAR[14]~output_o\ : std_logic;
SIGNAL \ALU_MAR[15]~output_o\ : std_logic;
SIGNAL \ALU_MAR[16]~output_o\ : std_logic;
SIGNAL \ALU_MAR[17]~output_o\ : std_logic;
SIGNAL \ALU_MAR[18]~output_o\ : std_logic;
SIGNAL \ALU_MAR[19]~output_o\ : std_logic;
SIGNAL \ALU_MAR[20]~output_o\ : std_logic;
SIGNAL \ALU_MAR[21]~output_o\ : std_logic;
SIGNAL \ALU_MAR[22]~output_o\ : std_logic;
SIGNAL \ALU_MAR[23]~output_o\ : std_logic;
SIGNAL \ALU_MAR[24]~output_o\ : std_logic;
SIGNAL \ALU_MAR[25]~output_o\ : std_logic;
SIGNAL \ALU_MAR[26]~output_o\ : std_logic;
SIGNAL \ALU_MAR[27]~output_o\ : std_logic;
SIGNAL \ALU_MAR[28]~output_o\ : std_logic;
SIGNAL \ALU_MAR[29]~output_o\ : std_logic;
SIGNAL \ALU_MAR[30]~output_o\ : std_logic;
SIGNAL \ALU_MAR[31]~output_o\ : std_logic;
SIGNAL \ALU_Control[0]~output_o\ : std_logic;
SIGNAL \ALU_Control[1]~output_o\ : std_logic;
SIGNAL \ALU_Control[2]~output_o\ : std_logic;
SIGNAL \ALU_Control[3]~output_o\ : std_logic;
SIGNAL \Control_ALU[31]~input_o\ : std_logic;
SIGNAL \Reloj~input_o\ : std_logic;
SIGNAL \Reloj~inputclkctrl_outclk\ : std_logic;
SIGNAL \Control_ALU[36]~input_o\ : std_logic;
SIGNAL \Control_ALU[18]~input_o\ : std_logic;
SIGNAL \Control_ALU[19]~input_o\ : std_logic;
SIGNAL \ASRReplace~combout\ : std_logic;
SIGNAL \Registers_ALU[2]~input_o\ : std_logic;
SIGNAL \Control_ALU[36]~inputclkctrl_outclk\ : std_logic;
SIGNAL \Registers_ALU[5]~input_o\ : std_logic;
SIGNAL \Registers_ALU[9]~input_o\ : std_logic;
SIGNAL \Registers_ALU[15]~input_o\ : std_logic;
SIGNAL \Registers_ALU[21]~input_o\ : std_logic;
SIGNAL \Registers_ALU[22]~input_o\ : std_logic;
SIGNAL \Registers_ALU[23]~input_o\ : std_logic;
SIGNAL \Registers_ALU[24]~input_o\ : std_logic;
SIGNAL \Registers_ALU[26]~input_o\ : std_logic;
SIGNAL \Registers_ALU[28]~input_o\ : std_logic;
SIGNAL \Registers_ALU[31]~input_o\ : std_logic;
SIGNAL \ASR|D[31]~31_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \Control_ALU[20]~input_o\ : std_logic;
SIGNAL \ASR|D31~q\ : std_logic;
SIGNAL \Registers_ALU[30]~input_o\ : std_logic;
SIGNAL \ASR|D[30]~30_combout\ : std_logic;
SIGNAL \ASR|D30~q\ : std_logic;
SIGNAL \Registers_ALU[29]~input_o\ : std_logic;
SIGNAL \ASR|D[29]~29_combout\ : std_logic;
SIGNAL \ASR|D29~q\ : std_logic;
SIGNAL \ASR|D[28]~28_combout\ : std_logic;
SIGNAL \ASR|D28~q\ : std_logic;
SIGNAL \Registers_ALU[27]~input_o\ : std_logic;
SIGNAL \ASR|D[27]~27_combout\ : std_logic;
SIGNAL \ASR|D27~feeder_combout\ : std_logic;
SIGNAL \ASR|D27~q\ : std_logic;
SIGNAL \ASR|D[26]~26_combout\ : std_logic;
SIGNAL \ASR|D26~q\ : std_logic;
SIGNAL \Registers_ALU[25]~input_o\ : std_logic;
SIGNAL \ASR|D[25]~25_combout\ : std_logic;
SIGNAL \ASR|D25~q\ : std_logic;
SIGNAL \ASR|D[24]~24_combout\ : std_logic;
SIGNAL \ASR|D24~q\ : std_logic;
SIGNAL \ASR|D[23]~23_combout\ : std_logic;
SIGNAL \ASR|D23~q\ : std_logic;
SIGNAL \ASR|D[22]~22_combout\ : std_logic;
SIGNAL \ASR|D22~q\ : std_logic;
SIGNAL \ASR|D[21]~21_combout\ : std_logic;
SIGNAL \ASR|D21~q\ : std_logic;
SIGNAL \Registers_ALU[20]~input_o\ : std_logic;
SIGNAL \ASR|D[20]~20_combout\ : std_logic;
SIGNAL \ASR|D20~q\ : std_logic;
SIGNAL \Registers_ALU[19]~input_o\ : std_logic;
SIGNAL \ASR|D[19]~19_combout\ : std_logic;
SIGNAL \ASR|D19~q\ : std_logic;
SIGNAL \Registers_ALU[18]~input_o\ : std_logic;
SIGNAL \ASR|D[18]~18_combout\ : std_logic;
SIGNAL \ASR|D18~q\ : std_logic;
SIGNAL \Registers_ALU[17]~input_o\ : std_logic;
SIGNAL \ASR|D[17]~17_combout\ : std_logic;
SIGNAL \ASR|D17~q\ : std_logic;
SIGNAL \Registers_ALU[16]~input_o\ : std_logic;
SIGNAL \ASR|D[16]~16_combout\ : std_logic;
SIGNAL \ASR|D16~q\ : std_logic;
SIGNAL \ASR|D[15]~15_combout\ : std_logic;
SIGNAL \ASR|D15~q\ : std_logic;
SIGNAL \Registers_ALU[14]~input_o\ : std_logic;
SIGNAL \ASR|D[14]~14_combout\ : std_logic;
SIGNAL \ASR|D14~q\ : std_logic;
SIGNAL \Registers_ALU[13]~input_o\ : std_logic;
SIGNAL \ASR|D[13]~13_combout\ : std_logic;
SIGNAL \ASR|D13~q\ : std_logic;
SIGNAL \Registers_ALU[12]~input_o\ : std_logic;
SIGNAL \ASR|D[12]~12_combout\ : std_logic;
SIGNAL \ASR|D12~q\ : std_logic;
SIGNAL \Registers_ALU[11]~input_o\ : std_logic;
SIGNAL \ASR|D[11]~11_combout\ : std_logic;
SIGNAL \ASR|D11~q\ : std_logic;
SIGNAL \Registers_ALU[10]~input_o\ : std_logic;
SIGNAL \ASR|D[10]~10_combout\ : std_logic;
SIGNAL \ASR|D10~q\ : std_logic;
SIGNAL \ASR|D[9]~9_combout\ : std_logic;
SIGNAL \ASR|D9~q\ : std_logic;
SIGNAL \Registers_ALU[8]~input_o\ : std_logic;
SIGNAL \ASR|D[8]~8_combout\ : std_logic;
SIGNAL \ASR|D8~q\ : std_logic;
SIGNAL \Registers_ALU[7]~input_o\ : std_logic;
SIGNAL \ASR|D[7]~7_combout\ : std_logic;
SIGNAL \ASR|D7~q\ : std_logic;
SIGNAL \Registers_ALU[6]~input_o\ : std_logic;
SIGNAL \ASR|D[6]~6_combout\ : std_logic;
SIGNAL \ASR|D6~q\ : std_logic;
SIGNAL \ASR|D[5]~5_combout\ : std_logic;
SIGNAL \ASR|D5~q\ : std_logic;
SIGNAL \Registers_ALU[4]~input_o\ : std_logic;
SIGNAL \ASR|D[4]~4_combout\ : std_logic;
SIGNAL \ASR|D4~q\ : std_logic;
SIGNAL \Registers_ALU[3]~input_o\ : std_logic;
SIGNAL \ASR|D[3]~3_combout\ : std_logic;
SIGNAL \ASR|D3~q\ : std_logic;
SIGNAL \ASR|D[2]~2_combout\ : std_logic;
SIGNAL \ASR|D2~q\ : std_logic;
SIGNAL \Registers_ALU[1]~input_o\ : std_logic;
SIGNAL \ASR|D[1]~1_combout\ : std_logic;
SIGNAL \ASR|D1~q\ : std_logic;
SIGNAL \Registers_ALU[0]~input_o\ : std_logic;
SIGNAL \ASR|D[0]~0_combout\ : std_logic;
SIGNAL \ASR|D0~q\ : std_logic;
SIGNAL \LS|D0~q\ : std_logic;
SIGNAL \Control_ALU[17]~input_o\ : std_logic;
SIGNAL \LSRReplace~combout\ : std_logic;
SIGNAL \LSR|D31~q\ : std_logic;
SIGNAL \LSR|D[30]~30_combout\ : std_logic;
SIGNAL \LSR|D30~q\ : std_logic;
SIGNAL \LSR|D[29]~29_combout\ : std_logic;
SIGNAL \LSR|D29~q\ : std_logic;
SIGNAL \LSR|D[28]~28_combout\ : std_logic;
SIGNAL \LSR|D28~q\ : std_logic;
SIGNAL \LSR|D[27]~27_combout\ : std_logic;
SIGNAL \LSR|D27~q\ : std_logic;
SIGNAL \LSR|D[26]~26_combout\ : std_logic;
SIGNAL \LSR|D26~q\ : std_logic;
SIGNAL \LSR|D[25]~25_combout\ : std_logic;
SIGNAL \LSR|D25~q\ : std_logic;
SIGNAL \LSR|D[24]~24_combout\ : std_logic;
SIGNAL \LSR|D24~feeder_combout\ : std_logic;
SIGNAL \LSR|D24~q\ : std_logic;
SIGNAL \LSR|D[23]~23_combout\ : std_logic;
SIGNAL \LSR|D23~q\ : std_logic;
SIGNAL \LSR|D[22]~22_combout\ : std_logic;
SIGNAL \LSR|D22~q\ : std_logic;
SIGNAL \LSR|D[21]~21_combout\ : std_logic;
SIGNAL \LSR|D21~q\ : std_logic;
SIGNAL \LSR|D[20]~20_combout\ : std_logic;
SIGNAL \LSR|D20~q\ : std_logic;
SIGNAL \LSR|D[19]~19_combout\ : std_logic;
SIGNAL \LSR|D19~q\ : std_logic;
SIGNAL \LSR|D[18]~18_combout\ : std_logic;
SIGNAL \LSR|D18~q\ : std_logic;
SIGNAL \LSR|D[17]~17_combout\ : std_logic;
SIGNAL \LSR|D17~q\ : std_logic;
SIGNAL \LSR|D[16]~16_combout\ : std_logic;
SIGNAL \LSR|D16~q\ : std_logic;
SIGNAL \LSR|D[15]~15_combout\ : std_logic;
SIGNAL \LSR|D15~q\ : std_logic;
SIGNAL \LSR|D[14]~14_combout\ : std_logic;
SIGNAL \LSR|D14~q\ : std_logic;
SIGNAL \LSR|D[13]~13_combout\ : std_logic;
SIGNAL \LSR|D13~q\ : std_logic;
SIGNAL \LSR|D[12]~12_combout\ : std_logic;
SIGNAL \LSR|D12~feeder_combout\ : std_logic;
SIGNAL \LSR|D12~q\ : std_logic;
SIGNAL \LSR|D[11]~11_combout\ : std_logic;
SIGNAL \LSR|D11~q\ : std_logic;
SIGNAL \LSR|D[10]~10_combout\ : std_logic;
SIGNAL \LSR|D10~q\ : std_logic;
SIGNAL \LSR|D[9]~9_combout\ : std_logic;
SIGNAL \LSR|D9~q\ : std_logic;
SIGNAL \LSR|D[8]~8_combout\ : std_logic;
SIGNAL \LSR|D8~q\ : std_logic;
SIGNAL \LSR|D[7]~7_combout\ : std_logic;
SIGNAL \LSR|D7~q\ : std_logic;
SIGNAL \LSR|D[6]~6_combout\ : std_logic;
SIGNAL \LSR|D6~q\ : std_logic;
SIGNAL \LSR|D[5]~5_combout\ : std_logic;
SIGNAL \LSR|D5~q\ : std_logic;
SIGNAL \LSR|D[4]~4_combout\ : std_logic;
SIGNAL \LSR|D4~q\ : std_logic;
SIGNAL \LSR|D[3]~3_combout\ : std_logic;
SIGNAL \LSR|D3~q\ : std_logic;
SIGNAL \LSR|D[2]~2_combout\ : std_logic;
SIGNAL \LSR|D2~feeder_combout\ : std_logic;
SIGNAL \LSR|D2~q\ : std_logic;
SIGNAL \LSR|D[1]~1_combout\ : std_logic;
SIGNAL \LSR|D1~q\ : std_logic;
SIGNAL \LSR|D[0]~0_combout\ : std_logic;
SIGNAL \LSR|D0~q\ : std_logic;
SIGNAL \ALU_Registers[0]~0_combout\ : std_logic;
SIGNAL \Control_ALU[26]~input_o\ : std_logic;
SIGNAL \Control_ALU[25]~input_o\ : std_logic;
SIGNAL \Control_ALU[24]~input_o\ : std_logic;
SIGNAL \Control_ALU[15]~input_o\ : std_logic;
SIGNAL \Control_ALU[16]~input_o\ : std_logic;
SIGNAL \ALU_Registers[22]~3_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~4_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~1_combout\ : std_logic;
SIGNAL \Registers_ALU[32]~input_o\ : std_logic;
SIGNAL \IR_ALU[13]~input_o\ : std_logic;
SIGNAL \Control_ALU[27]~input_o\ : std_logic;
SIGNAL \InputORB[0]~0_combout\ : std_logic;
SIGNAL \InputORB[0]~1_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~10_combout\ : std_logic;
SIGNAL \InputORB[0]~2_combout\ : std_logic;
SIGNAL \InputORB[0]~2clkctrl_outclk\ : std_logic;
SIGNAL \IR_ALU[14]~input_o\ : std_logic;
SIGNAL \Control_ALU[9]~input_o\ : std_logic;
SIGNAL \Control_ALU[10]~input_o\ : std_logic;
SIGNAL \AddrBSelector[5]~0_combout\ : std_logic;
SIGNAL \Control_ALU[22]~input_o\ : std_logic;
SIGNAL \Control_ALU[21]~input_o\ : std_logic;
SIGNAL \Control_ALU[8]~input_o\ : std_logic;
SIGNAL \AddrBSelector[4]~1_combout\ : std_logic;
SIGNAL \Control_ALU[5]~input_o\ : std_logic;
SIGNAL \Control_ALU[4]~input_o\ : std_logic;
SIGNAL \AddrBSelector[2]~4_combout\ : std_logic;
SIGNAL \Control_ALU[6]~input_o\ : std_logic;
SIGNAL \Control_ALU[7]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~70_combout\ : std_logic;
SIGNAL \IR_ALU[5]~input_o\ : std_logic;
SIGNAL \IR_ALU[1]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~129_combout\ : std_logic;
SIGNAL \AdderInputB[1]~71_combout\ : std_logic;
SIGNAL \AdderInputB[0]~82_combout\ : std_logic;
SIGNAL \AdderInputB[0]~83_combout\ : std_logic;
SIGNAL \Control_ALU[34]~input_o\ : std_logic;
SIGNAL \Control_ALU[33]~input_o\ : std_logic;
SIGNAL \Control_ALU[32]~input_o\ : std_logic;
SIGNAL \Control_ALU[35]~input_o\ : std_logic;
SIGNAL \AddrASelector[1]~6_combout\ : std_logic;
SIGNAL \Control_ALU[11]~input_o\ : std_logic;
SIGNAL \Control_ALU[13]~input_o\ : std_logic;
SIGNAL \Control_ALU[12]~input_o\ : std_logic;
SIGNAL \AddrASelector[1]~5_combout\ : std_logic;
SIGNAL \AddrBSelector[7]~3_combout\ : std_logic;
SIGNAL \AdderInputB[1]~69_combout\ : std_logic;
SIGNAL \IR_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~84_combout\ : std_logic;
SIGNAL \IR_ALU[25]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~85_combout\ : std_logic;
SIGNAL \Control_ALU[14]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~86_combout\ : std_logic;
SIGNAL \AddrASelector[1]~4_combout\ : std_logic;
SIGNAL \AddrASelector[1]~7_combout\ : std_logic;
SIGNAL \Control_ALU[3]~input_o\ : std_logic;
SIGNAL \Control_ALU[2]~input_o\ : std_logic;
SIGNAL \AddrBSelector[1]~2_combout\ : std_logic;
SIGNAL \Control_ALU[1]~input_o\ : std_logic;
SIGNAL \Control_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputB[0]~20_combout\ : std_logic;
SIGNAL \AdderInputB[11]~14_combout\ : std_logic;
SIGNAL \AdderInputB[0]~21_combout\ : std_logic;
SIGNAL \AdderInputB[0]~21clkctrl_outclk\ : std_logic;
SIGNAL \AdderCarryIn~0_combout\ : std_logic;
SIGNAL \PC_ALU[0]~input_o\ : std_logic;
SIGNAL \AdderInputA[0]~21_combout\ : std_logic;
SIGNAL \AdderInputA[0]~2_combout\ : std_logic;
SIGNAL \AdderInputA[0]~1_combout\ : std_logic;
SIGNAL \AdderInputA[0]~3_combout\ : std_logic;
SIGNAL \AdderInputA[0]~3clkctrl_outclk\ : std_logic;
SIGNAL \ALU_Registers[0]~2_combout\ : std_logic;
SIGNAL \IR_ALU[8]~input_o\ : std_logic;
SIGNAL \Control_ALU[30]~input_o\ : std_logic;
SIGNAL \Control_ALU[28]~input_o\ : std_logic;
SIGNAL \InputANDB[0]~0_combout\ : std_logic;
SIGNAL \InputANDB[0]~1_combout\ : std_logic;
SIGNAL \InputANDB[0]~2_combout\ : std_logic;
SIGNAL \InputANDB[0]~3_combout\ : std_logic;
SIGNAL \InputANDB[0]~3clkctrl_outclk\ : std_logic;
SIGNAL \ALU_Registers[0]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[0]~6_combout\ : std_logic;
SIGNAL \ALU_Registers[0]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~8_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~11_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~11clkctrl_outclk\ : std_logic;
SIGNAL \ALU_Registers[0]$latch~combout\ : std_logic;
SIGNAL \CRAA32|Carry[1]~14_combout\ : std_logic;
SIGNAL \PC_ALU[1]~input_o\ : std_logic;
SIGNAL \AdderInputA[1]~20_combout\ : std_logic;
SIGNAL \IR_ALU[15]~input_o\ : std_logic;
SIGNAL \IR_ALU[2]~input_o\ : std_logic;
SIGNAL \Registers_ALU[33]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~77_combout\ : std_logic;
SIGNAL \IR_ALU[6]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~78_combout\ : std_logic;
SIGNAL \AdderInputB[1]~79_combout\ : std_logic;
SIGNAL \IR_ALU[26]~input_o\ : std_logic;
SIGNAL \AdderInputB[1]~80_combout\ : std_logic;
SIGNAL \AdderInputB[1]~81_combout\ : std_logic;
SIGNAL \CRAA32|Result[1]~1_combout\ : std_logic;
SIGNAL \InputORB[1]~3_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~13_combout\ : std_logic;
SIGNAL \IR_ALU[9]~input_o\ : std_logic;
SIGNAL \InputANDB[1]~4_combout\ : std_logic;
SIGNAL \InputANDB[1]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~14_combout\ : std_logic;
SIGNAL \LSReplace~0_combout\ : std_logic;
SIGNAL \LS|D[1]~0_combout\ : std_logic;
SIGNAL \LS|D1~q\ : std_logic;
SIGNAL \ALU_Registers[1]~12_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~15_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \ALU_Registers[1]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[1]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[2]~0_combout\ : std_logic;
SIGNAL \Registers_ALU[34]~input_o\ : std_logic;
SIGNAL \Mul|BD1|Select_M~combout\ : std_logic;
SIGNAL \ALU_Registers[2]~17_combout\ : std_logic;
SIGNAL \LS|D[2]~1_combout\ : std_logic;
SIGNAL \LS|D2~q\ : std_logic;
SIGNAL \ALU_Registers[2]~18_combout\ : std_logic;
SIGNAL \CRAA32|Carry[2]~15_combout\ : std_logic;
SIGNAL \CRAA32|Carry[2]~13_combout\ : std_logic;
SIGNAL \PC_ALU[2]~input_o\ : std_logic;
SIGNAL \AdderInputA[2]~22_combout\ : std_logic;
SIGNAL \IR_ALU[27]~input_o\ : std_logic;
SIGNAL \IR_ALU[3]~input_o\ : std_logic;
SIGNAL \IR_ALU[7]~input_o\ : std_logic;
SIGNAL \IR_ALU[16]~input_o\ : std_logic;
SIGNAL \AdderInputB[2]~88_combout\ : std_logic;
SIGNAL \AdderInputB[2]~130_combout\ : std_logic;
SIGNAL \AdderInputB[2]~89_combout\ : std_logic;
SIGNAL \AdderInputB[2]~90_combout\ : std_logic;
SIGNAL \AdderInputB[2]~87_combout\ : std_logic;
SIGNAL \AdderInputB[2]~91_combout\ : std_logic;
SIGNAL \AdderInputB[2]~92_combout\ : std_logic;
SIGNAL \AdderInputB[2]~93_combout\ : std_logic;
SIGNAL \InputORB[2]~4_combout\ : std_logic;
SIGNAL \ALU_Registers[2]~19_combout\ : std_logic;
SIGNAL \IR_ALU[10]~input_o\ : std_logic;
SIGNAL \InputANDB[2]~6_combout\ : std_logic;
SIGNAL \InputANDB[2]~7_combout\ : std_logic;
SIGNAL \ALU_CSR[2]~0_combout\ : std_logic;
SIGNAL \ALU_Registers[2]~20_combout\ : std_logic;
SIGNAL \ALU_Registers[2]~21_combout\ : std_logic;
SIGNAL \ALU_Registers[2]$latch~combout\ : std_logic;
SIGNAL \IR_ALU[28]~input_o\ : std_logic;
SIGNAL \IR_ALU[17]~input_o\ : std_logic;
SIGNAL \Registers_ALU[35]~input_o\ : std_logic;
SIGNAL \IR_ALU[4]~input_o\ : std_logic;
SIGNAL \AdderInputB[3]~72_combout\ : std_logic;
SIGNAL \AdderInputB[3]~73_combout\ : std_logic;
SIGNAL \AdderInputB[3]~74_combout\ : std_logic;
SIGNAL \AdderInputB[3]~75_combout\ : std_logic;
SIGNAL \AdderInputB[3]~76_combout\ : std_logic;
SIGNAL \PC_ALU[3]~input_o\ : std_logic;
SIGNAL \AdderInputA[3]~19_combout\ : std_logic;
SIGNAL \CRAA32|Carry[3]~16_combout\ : std_logic;
SIGNAL \CRAA32|Result[3]~2_combout\ : std_logic;
SIGNAL \InputORB[3]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[3]~23_combout\ : std_logic;
SIGNAL \IR_ALU[11]~input_o\ : std_logic;
SIGNAL \InputANDB[3]~8_combout\ : std_logic;
SIGNAL \InputANDB[3]~9_combout\ : std_logic;
SIGNAL \ALU_CSR[3]~1_combout\ : std_logic;
SIGNAL \ALU_Registers[3]~24_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[3]~1_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|BD1|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[3]~1_combout\ : std_logic;
SIGNAL \LS|D[3]~2_combout\ : std_logic;
SIGNAL \LS|D3~q\ : std_logic;
SIGNAL \ALU_Registers[3]~22_combout\ : std_logic;
SIGNAL \ALU_Registers[3]~25_combout\ : std_logic;
SIGNAL \ALU_Registers[3]$latch~combout\ : std_logic;
SIGNAL \LS|D[4]~3_combout\ : std_logic;
SIGNAL \LS|D4~q\ : std_logic;
SIGNAL \ALU_Registers[4]~26_combout\ : std_logic;
SIGNAL \CRAA32|Carry[4]~45_combout\ : std_logic;
SIGNAL \PC_ALU[4]~input_o\ : std_logic;
SIGNAL \AdderInputA[4]~18_combout\ : std_logic;
SIGNAL \Registers_ALU[36]~input_o\ : std_logic;
SIGNAL \AdderInputB[4]~64_combout\ : std_logic;
SIGNAL \AdderInputB[5]~59_combout\ : std_logic;
SIGNAL \IR_ALU[18]~input_o\ : std_logic;
SIGNAL \AdderInputB[4]~65_combout\ : std_logic;
SIGNAL \AdderInputB[4]~66_combout\ : std_logic;
SIGNAL \AdderInputB[4]~128_combout\ : std_logic;
SIGNAL \IR_ALU[29]~input_o\ : std_logic;
SIGNAL \AdderInputB[4]~67_combout\ : std_logic;
SIGNAL \AdderInputB[4]~68_combout\ : std_logic;
SIGNAL \CRAA32|Carry[4]~12_combout\ : std_logic;
SIGNAL \InputORB[4]~6_combout\ : std_logic;
SIGNAL \ALU_Registers[4]~27_combout\ : std_logic;
SIGNAL \IR_ALU[12]~input_o\ : std_logic;
SIGNAL \InputANDB[4]~10_combout\ : std_logic;
SIGNAL \InputANDB[4]~11_combout\ : std_logic;
SIGNAL \ALU_CSR[4]~2_combout\ : std_logic;
SIGNAL \ALU_Registers[4]~28_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[4]~2_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[4]~2_combout\ : std_logic;
SIGNAL \Mul|BD2|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[4]~0_combout\ : std_logic;
SIGNAL \ALU_Registers[4]~29_combout\ : std_logic;
SIGNAL \ALU_Registers[4]$latch~combout\ : std_logic;
SIGNAL \LS|D[5]~4_combout\ : std_logic;
SIGNAL \LS|D5~q\ : std_logic;
SIGNAL \ALU_Registers[5]~30_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[5]~1_combout\ : std_logic;
SIGNAL \Registers_ALU[37]~input_o\ : std_logic;
SIGNAL \Mul|BD2|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[5]~3_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[5]~3_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[5]~1_combout\ : std_logic;
SIGNAL \AdderInputB[5]~60_combout\ : std_logic;
SIGNAL \IR_ALU[19]~input_o\ : std_logic;
SIGNAL \AdderInputB[5]~61_combout\ : std_logic;
SIGNAL \AdderInputB[5]~62_combout\ : std_logic;
SIGNAL \AdderInputB[5]~63_combout\ : std_logic;
SIGNAL \PC_ALU[5]~input_o\ : std_logic;
SIGNAL \AdderInputA[5]~17_combout\ : std_logic;
SIGNAL \CRAA32|Carry[5]~17_combout\ : std_logic;
SIGNAL \CRAA32|Carry[5]~18_combout\ : std_logic;
SIGNAL \CRAA32|Result[5]~3_combout\ : std_logic;
SIGNAL \InputORB[5]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[5]~31_combout\ : std_logic;
SIGNAL \InputANDB[5]~12_combout\ : std_logic;
SIGNAL \InputANDB[5]~13_combout\ : std_logic;
SIGNAL \ALU_CSR[5]~3_combout\ : std_logic;
SIGNAL \ALU_Registers[5]~32_combout\ : std_logic;
SIGNAL \ALU_Registers[5]~33_combout\ : std_logic;
SIGNAL \ALU_Registers[5]$latch~combout\ : std_logic;
SIGNAL \AdderInputB[9]~49_combout\ : std_logic;
SIGNAL \AdderInputB[9]~50_combout\ : std_logic;
SIGNAL \AdderInputB[9]~52_combout\ : std_logic;
SIGNAL \IR_ALU[20]~input_o\ : std_logic;
SIGNAL \AdderInputB[6]~94_combout\ : std_logic;
SIGNAL \Registers_ALU[38]~input_o\ : std_logic;
SIGNAL \AdderInputB[9]~51_combout\ : std_logic;
SIGNAL \AdderInputB[6]~95_combout\ : std_logic;
SIGNAL \AdderInputB[6]~96_combout\ : std_logic;
SIGNAL \CRAA32|Carry[6]~11_combout\ : std_logic;
SIGNAL \PC_ALU[6]~input_o\ : std_logic;
SIGNAL \AdderInputA[6]~23_combout\ : std_logic;
SIGNAL \CRAA32|Carry[6]~19_combout\ : std_logic;
SIGNAL \InputORB[6]~8_combout\ : std_logic;
SIGNAL \ALU_Registers[6]~35_combout\ : std_logic;
SIGNAL \InputANDB[6]~14_combout\ : std_logic;
SIGNAL \InputANDB[6]~15_combout\ : std_logic;
SIGNAL \ALU_CSR[6]~4_combout\ : std_logic;
SIGNAL \ALU_Registers[6]~36_combout\ : std_logic;
SIGNAL \LS|D[6]~5_combout\ : std_logic;
SIGNAL \LS|D6~q\ : std_logic;
SIGNAL \ALU_Registers[6]~34_combout\ : std_logic;
SIGNAL \Mul|BD3|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[6]~4_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[6]~4_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[6]~2_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~33_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP2|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~2_combout\ : std_logic;
SIGNAL \ALU_Registers[6]~37_combout\ : std_logic;
SIGNAL \ALU_Registers[6]$latch~combout\ : std_logic;
SIGNAL \LS|D[7]~6_combout\ : std_logic;
SIGNAL \LS|D7~q\ : std_logic;
SIGNAL \ALU_Registers[7]~38_combout\ : std_logic;
SIGNAL \PC_ALU[7]~input_o\ : std_logic;
SIGNAL \AdderInputA[7]~16_combout\ : std_logic;
SIGNAL \Registers_ALU[39]~input_o\ : std_logic;
SIGNAL \IR_ALU[21]~input_o\ : std_logic;
SIGNAL \AdderInputB[7]~56_combout\ : std_logic;
SIGNAL \AdderInputB[7]~57_combout\ : std_logic;
SIGNAL \AdderInputB[7]~58_combout\ : std_logic;
SIGNAL \CRAA32|Carry[7]~20_combout\ : std_logic;
SIGNAL \CRAA32|Result[7]~4_combout\ : std_logic;
SIGNAL \InputORB[7]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~39_combout\ : std_logic;
SIGNAL \InputANDB[7]~16_combout\ : std_logic;
SIGNAL \InputANDB[7]~17_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~40_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~41_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~1_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[7]~3_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[5]~4_combout\ : std_logic;
SIGNAL \Mul|BD3|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~3_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[7]~5_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[7]~5_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[7]~2_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~3_combout\ : std_logic;
SIGNAL \ALU_Registers[7]~42_combout\ : std_logic;
SIGNAL \ALU_Registers[7]$latch~combout\ : std_logic;
SIGNAL \LS|D[8]~7_combout\ : std_logic;
SIGNAL \LS|D8~q\ : std_logic;
SIGNAL \ALU_Registers[8]~43_combout\ : std_logic;
SIGNAL \PC_ALU[8]~input_o\ : std_logic;
SIGNAL \AdderInputA[8]~24_combout\ : std_logic;
SIGNAL \IR_ALU[22]~input_o\ : std_logic;
SIGNAL \AdderInputB[8]~97_combout\ : std_logic;
SIGNAL \Registers_ALU[40]~input_o\ : std_logic;
SIGNAL \AdderInputB[8]~98_combout\ : std_logic;
SIGNAL \AdderInputB[8]~99_combout\ : std_logic;
SIGNAL \CRAA32|Carry[8]~21_combout\ : std_logic;
SIGNAL \CRAA32|Carry[8]~10_combout\ : std_logic;
SIGNAL \InputORB[8]~10_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~44_combout\ : std_logic;
SIGNAL \InputANDB[8]~18_combout\ : std_logic;
SIGNAL \InputANDB[8]~19_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~45_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~46_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[8]~4_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[6]~5_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~2_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP0|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[8]~3_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[8]~6_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[8]~2_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[8]~4_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~4_combout\ : std_logic;
SIGNAL \ALU_Registers[8]~47_combout\ : std_logic;
SIGNAL \ALU_Registers[8]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[41]~input_o\ : std_logic;
SIGNAL \InputORB[9]~11_combout\ : std_logic;
SIGNAL \InputORB[9]~12_combout\ : std_logic;
SIGNAL \IR_ALU[23]~input_o\ : std_logic;
SIGNAL \AdderInputB[9]~53_combout\ : std_logic;
SIGNAL \AdderInputB[9]~54_combout\ : std_logic;
SIGNAL \AdderInputB[9]~55_combout\ : std_logic;
SIGNAL \CRAA32|Carry[9]~22_combout\ : std_logic;
SIGNAL \PC_ALU[9]~input_o\ : std_logic;
SIGNAL \AdderInputA[9]~15_combout\ : std_logic;
SIGNAL \CRAA32|Result[9]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[9]~49_combout\ : std_logic;
SIGNAL \InputANDB[9]~20_combout\ : std_logic;
SIGNAL \InputANDB[9]~21_combout\ : std_logic;
SIGNAL \ALU_CSR[9]~5_combout\ : std_logic;
SIGNAL \ALU_Registers[9]~50_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[7]~7_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[9]~7_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[9]~6_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry~5_combout\ : std_logic;
SIGNAL \Mul|BD4|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~8_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[8]~7_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[9]~5_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|BD4|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[9]~6_combout\ : std_logic;
SIGNAL \LS|D[9]~8_combout\ : std_logic;
SIGNAL \LS|D9~q\ : std_logic;
SIGNAL \ALU_Registers[9]~48_combout\ : std_logic;
SIGNAL \ALU_Registers[9]~51_combout\ : std_logic;
SIGNAL \ALU_Registers[9]$latch~combout\ : std_logic;
SIGNAL \CRAA32|Carry[10]~23_combout\ : std_logic;
SIGNAL \AdderInputB[10]~100_combout\ : std_logic;
SIGNAL \Registers_ALU[42]~input_o\ : std_logic;
SIGNAL \AdderInputB[10]~101_combout\ : std_logic;
SIGNAL \AdderInputB[10]~102_combout\ : std_logic;
SIGNAL \AdderInputB[10]~103_combout\ : std_logic;
SIGNAL \AdderInputB[10]~104_combout\ : std_logic;
SIGNAL \PC_ALU[10]~input_o\ : std_logic;
SIGNAL \AdderInputA[10]~25_combout\ : std_logic;
SIGNAL \CRAA32|Carry[10]~9_combout\ : std_logic;
SIGNAL \InputORB[10]~13_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~53_combout\ : std_logic;
SIGNAL \InputANDB[10]~22_combout\ : std_logic;
SIGNAL \InputANDB[10]~23_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~54_combout\ : std_logic;
SIGNAL \LS|D[10]~9_combout\ : std_logic;
SIGNAL \LS|D10~q\ : std_logic;
SIGNAL \ALU_Registers[10]~52_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~55_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[8]~9_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[10]~7_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[10]~6_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[10]~22_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[10]~5_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP2|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add26A|Result[4]~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[10]~8_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[10]~6_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[10]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[10]~56_combout\ : std_logic;
SIGNAL \ALU_Registers[10]$latch~combout\ : std_logic;
SIGNAL \CRAA32|Carry[11]~24_combout\ : std_logic;
SIGNAL \Registers_ALU[43]~input_o\ : std_logic;
SIGNAL \AdderInputB[11]~45_combout\ : std_logic;
SIGNAL \AdderInputB[11]~46_combout\ : std_logic;
SIGNAL \IR_ALU[24]~input_o\ : std_logic;
SIGNAL \AdderInputB[11]~47_combout\ : std_logic;
SIGNAL \AdderInputB[11]~48_combout\ : std_logic;
SIGNAL \PC_ALU[11]~input_o\ : std_logic;
SIGNAL \AdderInputA[11]~14_combout\ : std_logic;
SIGNAL \CRAA32|Result[11]~6_combout\ : std_logic;
SIGNAL \InputORB[11]~14_combout\ : std_logic;
SIGNAL \ALU_Registers[11]~58_combout\ : std_logic;
SIGNAL \InputANDB[11]~24_combout\ : std_logic;
SIGNAL \InputANDB[11]~25_combout\ : std_logic;
SIGNAL \ALU_CSR[11]~6_combout\ : std_logic;
SIGNAL \ALU_Registers[11]~59_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[10]~9_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[11]~8_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[11]~9_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[11]~8_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[9]~12_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[11]~3_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[11]~7_combout\ : std_logic;
SIGNAL \Mul|BD5|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|BD5|Select_M~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[5]~1_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[11]~8_combout\ : std_logic;
SIGNAL \LS|D[11]~10_combout\ : std_logic;
SIGNAL \LS|D11~q\ : std_logic;
SIGNAL \ALU_Registers[11]~57_combout\ : std_logic;
SIGNAL \ALU_Registers[11]~60_combout\ : std_logic;
SIGNAL \ALU_Registers[11]$latch~combout\ : std_logic;
SIGNAL \AdderInputB[14]~32_combout\ : std_logic;
SIGNAL \AdderInputB[14]~127_combout\ : std_logic;
SIGNAL \Registers_ALU[44]~input_o\ : std_logic;
SIGNAL \AdderInputB[12]~105_combout\ : std_logic;
SIGNAL \AdderInputB[12]~106_combout\ : std_logic;
SIGNAL \AdderInputB[12]~107_combout\ : std_logic;
SIGNAL \AdderInputB[12]~108_combout\ : std_logic;
SIGNAL \CRAA32|Carry[12]~8_combout\ : std_logic;
SIGNAL \PC_ALU[12]~input_o\ : std_logic;
SIGNAL \AdderInputA[12]~26_combout\ : std_logic;
SIGNAL \CRAA32|Carry[12]~25_combout\ : std_logic;
SIGNAL \InputORB[12]~15_combout\ : std_logic;
SIGNAL \ALU_Registers[12]~62_combout\ : std_logic;
SIGNAL \InputANDB[12]~26_combout\ : std_logic;
SIGNAL \InputANDB[12]~27_combout\ : std_logic;
SIGNAL \ALU_CSR[12]~7_combout\ : std_logic;
SIGNAL \ALU_Registers[12]~63_combout\ : std_logic;
SIGNAL \LS|D[12]~11_combout\ : std_logic;
SIGNAL \LS|D12~q\ : std_logic;
SIGNAL \ALU_Registers[12]~61_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[12]~9_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~13_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[12]~10_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[12]~10_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[10]~14_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[12]~4_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~42_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[12]~8_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[6]~2_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~43_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[12]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[12]~64_combout\ : std_logic;
SIGNAL \ALU_Registers[12]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[45]~input_o\ : std_logic;
SIGNAL \AdderInputB[13]~41_combout\ : std_logic;
SIGNAL \AdderInputB[13]~42_combout\ : std_logic;
SIGNAL \AdderInputB[13]~43_combout\ : std_logic;
SIGNAL \AdderInputB[13]~44_combout\ : std_logic;
SIGNAL \PC_ALU[13]~input_o\ : std_logic;
SIGNAL \AdderInputA[13]~13_combout\ : std_logic;
SIGNAL \CRAA32|Carry[13]~26_combout\ : std_logic;
SIGNAL \CRAA32|Result[13]~7_combout\ : std_logic;
SIGNAL \InputORB[13]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[13]~66_combout\ : std_logic;
SIGNAL \InputANDB[13]~28_combout\ : std_logic;
SIGNAL \InputANDB[13]~29_combout\ : std_logic;
SIGNAL \ALU_CSR[13]~8_combout\ : std_logic;
SIGNAL \ALU_Registers[13]~67_combout\ : std_logic;
SIGNAL \LS|D[13]~12_combout\ : std_logic;
SIGNAL \LS|D13~q\ : std_logic;
SIGNAL \ALU_Registers[13]~65_combout\ : std_logic;
SIGNAL \Mul|BD6|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[7]~6_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[13]~9_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[13]~11_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[13]~11_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[11]~16_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[13]~10_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~15_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[13]~5_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[7]~3_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~5_combout\ : std_logic;
SIGNAL \ALU_Registers[13]~68_combout\ : std_logic;
SIGNAL \ALU_Registers[13]$latch~combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[8]~8_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[14]~10_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~1_combout\ : std_logic;
SIGNAL \Registers_ALU[47]~input_o\ : std_logic;
SIGNAL \Registers_ALU[46]~input_o\ : std_logic;
SIGNAL \Mul|FPP7|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[8]~4_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~7_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[12]~18_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[14]~12_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[14]~12_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[14]~11_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~17_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[14]~6_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[14]~10_combout\ : std_logic;
SIGNAL \PC_ALU[14]~input_o\ : std_logic;
SIGNAL \AdderInputA[14]~27_combout\ : std_logic;
SIGNAL \CRAA32|Carry[14]~7_combout\ : std_logic;
SIGNAL \AdderInputB[14]~109_combout\ : std_logic;
SIGNAL \AdderInputB[14]~110_combout\ : std_logic;
SIGNAL \AdderInputB[14]~111_combout\ : std_logic;
SIGNAL \AdderInputB[14]~112_combout\ : std_logic;
SIGNAL \CRAA32|Carry[14]~27_combout\ : std_logic;
SIGNAL \InputORB[14]~17_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~70_combout\ : std_logic;
SIGNAL \InputANDB[14]~30_combout\ : std_logic;
SIGNAL \InputANDB[14]~31_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~71_combout\ : std_logic;
SIGNAL \LS|D[14]~13_combout\ : std_logic;
SIGNAL \LS|D14~q\ : std_logic;
SIGNAL \ALU_Registers[14]~69_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~72_combout\ : std_logic;
SIGNAL \ALU_Registers[14]~73_combout\ : std_logic;
SIGNAL \ALU_Registers[14]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[15]~input_o\ : std_logic;
SIGNAL \AdderInputA[15]~12_combout\ : std_logic;
SIGNAL \AdderInputB[15]~37_combout\ : std_logic;
SIGNAL \AdderInputB[15]~38_combout\ : std_logic;
SIGNAL \AdderInputB[15]~39_combout\ : std_logic;
SIGNAL \AdderInputB[15]~40_combout\ : std_logic;
SIGNAL \CRAA32|Carry[15]~28_combout\ : std_logic;
SIGNAL \CRAA32|Result[15]~8_combout\ : std_logic;
SIGNAL \InputORB[15]~18_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~75_combout\ : std_logic;
SIGNAL \InputANDB[15]~32_combout\ : std_logic;
SIGNAL \InputANDB[15]~33_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~76_combout\ : std_logic;
SIGNAL \LS|D[15]~14_combout\ : std_logic;
SIGNAL \LS|D15~q\ : std_logic;
SIGNAL \ALU_Registers[15]~74_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~77_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~19_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[15]~12_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[15]~13_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[15]~13_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[13]~20_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[15]~7_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[9]~5_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|BD7|Select_M~combout\ : std_logic;
SIGNAL \Mul|BD7|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~3_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[5]~2_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~9_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[15]~11_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[9]~10_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[15]~11_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~0_combout\ : std_logic;
SIGNAL \ALU_Registers[15]~78_combout\ : std_logic;
SIGNAL \ALU_Registers[15]$latch~combout\ : std_logic;
SIGNAL \LS|D[16]~15_combout\ : std_logic;
SIGNAL \LS|D16~q\ : std_logic;
SIGNAL \ALU_Registers[16]~79_combout\ : std_logic;
SIGNAL \PC_ALU[16]~input_o\ : std_logic;
SIGNAL \AdderInputA[16]~28_combout\ : std_logic;
SIGNAL \CRAA32|Carry[16]~6_combout\ : std_logic;
SIGNAL \Registers_ALU[48]~input_o\ : std_logic;
SIGNAL \AdderInputB[16]~113_combout\ : std_logic;
SIGNAL \AdderInputB[16]~114_combout\ : std_logic;
SIGNAL \AdderInputB[16]~115_combout\ : std_logic;
SIGNAL \AdderInputB[16]~116_combout\ : std_logic;
SIGNAL \CRAA32|Carry[16]~29_combout\ : std_logic;
SIGNAL \InputORB[16]~19_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~80_combout\ : std_logic;
SIGNAL \InputANDB[16]~34_combout\ : std_logic;
SIGNAL \InputANDB[16]~35_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~81_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~82_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry~1_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[10]~6_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[6]~5_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[10]~12_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~21_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[14]~22_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[16]~13_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[16]~14_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[16]~14_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[16]~8_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[16]~12_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[16]~12_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[16]~26_combout\ : std_logic;
SIGNAL \ALU_Registers[16]~83_combout\ : std_logic;
SIGNAL \ALU_Registers[16]$latch~combout\ : std_logic;
SIGNAL \LS|D[17]~16_combout\ : std_logic;
SIGNAL \LS|D17~q\ : std_logic;
SIGNAL \ALU_Registers[17]~84_combout\ : std_logic;
SIGNAL \Mul|BD8|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[17]~2_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[17]~14_combout\ : std_logic;
SIGNAL \Registers_ALU[49]~input_o\ : std_logic;
SIGNAL \Mul|BD8|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[11]~14_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[17]~14_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~23_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[17]~15_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[17]~15_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[15]~24_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[17]~9_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~8_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[11]~7_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[7]~7_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~13_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~13_combout\ : std_logic;
SIGNAL \PC_ALU[17]~input_o\ : std_logic;
SIGNAL \AdderInputA[17]~11_combout\ : std_logic;
SIGNAL \AdderInputB[17]~33_combout\ : std_logic;
SIGNAL \AdderInputB[17]~34_combout\ : std_logic;
SIGNAL \AdderInputB[17]~35_combout\ : std_logic;
SIGNAL \AdderInputB[17]~36_combout\ : std_logic;
SIGNAL \CRAA32|Carry[17]~30_combout\ : std_logic;
SIGNAL \CRAA32|Result[17]~9_combout\ : std_logic;
SIGNAL \InputORB[17]~20_combout\ : std_logic;
SIGNAL \ALU_Registers[17]~85_combout\ : std_logic;
SIGNAL \InputANDB[17]~36_combout\ : std_logic;
SIGNAL \InputANDB[17]~37_combout\ : std_logic;
SIGNAL \ALU_CSR[17]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[17]~86_combout\ : std_logic;
SIGNAL \ALU_Registers[17]~87_combout\ : std_logic;
SIGNAL \ALU_Registers[17]$latch~combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP2|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add18A|Result[4]~0_combout\ : std_logic;
SIGNAL \Registers_ALU[50]~input_o\ : std_logic;
SIGNAL \Mul|Add18B|Carry~15_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[8]~9_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[12]~8_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~15_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[18]~15_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[18]~16_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[18]~16_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~25_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[16]~26_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[18]~10_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[12]~16_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~15_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[18]~3_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[18]~16_combout\ : std_logic;
SIGNAL \PC_ALU[18]~input_o\ : std_logic;
SIGNAL \AdderInputA[18]~29_combout\ : std_logic;
SIGNAL \CRAA32|Carry[18]~5_combout\ : std_logic;
SIGNAL \AdderInputB[18]~117_combout\ : std_logic;
SIGNAL \AdderInputB[18]~118_combout\ : std_logic;
SIGNAL \AdderInputB[18]~119_combout\ : std_logic;
SIGNAL \AdderInputB[18]~120_combout\ : std_logic;
SIGNAL \CRAA32|Carry[18]~31_combout\ : std_logic;
SIGNAL \InputORB[18]~21_combout\ : std_logic;
SIGNAL \ALU_Registers[18]~89_combout\ : std_logic;
SIGNAL \InputANDB[18]~38_combout\ : std_logic;
SIGNAL \InputANDB[18]~39_combout\ : std_logic;
SIGNAL \ALU_CSR[18]~10_combout\ : std_logic;
SIGNAL \ALU_Registers[18]~90_combout\ : std_logic;
SIGNAL \LS|D[18]~17_combout\ : std_logic;
SIGNAL \LS|D18~q\ : std_logic;
SIGNAL \ALU_Registers[18]~88_combout\ : std_logic;
SIGNAL \ALU_Registers[18]~91_combout\ : std_logic;
SIGNAL \ALU_Registers[18]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[19]~input_o\ : std_logic;
SIGNAL \AdderInputA[19]~10_combout\ : std_logic;
SIGNAL \Registers_ALU[51]~input_o\ : std_logic;
SIGNAL \AdderInputB[31]~16_combout\ : std_logic;
SIGNAL \AdderInputB[28]~23_combout\ : std_logic;
SIGNAL \AdderInputB[28]~22_combout\ : std_logic;
SIGNAL \AdderInputB[29]~24_combout\ : std_logic;
SIGNAL \AdderInputB[28]~126_combout\ : std_logic;
SIGNAL \AdderInputB[19]~31_combout\ : std_logic;
SIGNAL \CRAA32|Carry[19]~32_combout\ : std_logic;
SIGNAL \CRAA32|Result[19]~10_combout\ : std_logic;
SIGNAL \InputORB[19]~22_combout\ : std_logic;
SIGNAL \ALU_Registers[19]~93_combout\ : std_logic;
SIGNAL \InputANDB[19]~40_combout\ : std_logic;
SIGNAL \InputANDB[19]~41_combout\ : std_logic;
SIGNAL \ALU_CSR[19]~11_combout\ : std_logic;
SIGNAL \ALU_Registers[19]~94_combout\ : std_logic;
SIGNAL \LS|D[19]~18_combout\ : std_logic;
SIGNAL \LS|D19~q\ : std_logic;
SIGNAL \ALU_Registers[19]~92_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[19]~18_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[19]~4_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[13]~18_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[19]~17_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[19]~17_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[17]~28_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[19]~16_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~27_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[19]~11_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[9]~11_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~12_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[13]~9_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~17_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~17_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[5]~1_combout\ : std_logic;
SIGNAL \Mul|BD9|Select_M~combout\ : std_logic;
SIGNAL \Mul|BD9|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \ALU_Registers[19]~95_combout\ : std_logic;
SIGNAL \ALU_Registers[19]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[52]~input_o\ : std_logic;
SIGNAL \InputANDB[20]~42_combout\ : std_logic;
SIGNAL \InputANDB[20]~43_combout\ : std_logic;
SIGNAL \ALU_CSR[20]~12_combout\ : std_logic;
SIGNAL \PC_ALU[20]~input_o\ : std_logic;
SIGNAL \AdderInputA[20]~30_combout\ : std_logic;
SIGNAL \CRAA32|Carry[20]~4_combout\ : std_logic;
SIGNAL \CRAA32|Carry[20]~33_combout\ : std_logic;
SIGNAL \AdderInputB[20]~121_combout\ : std_logic;
SIGNAL \InputORB[20]~23_combout\ : std_logic;
SIGNAL \ALU_Registers[20]~97_combout\ : std_logic;
SIGNAL \ALU_Registers[20]~98_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[20]~20_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry~2_combout\ : std_logic;
SIGNAL \Mul|BD10|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[6]~2_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP4|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add18A|Result[6]~1_combout\ : std_logic;
SIGNAL \Mul|Add18B|Result[6]~0_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[20]~17_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[18]~30_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[20]~18_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[20]~18_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~29_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[20]~12_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[14]~20_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~14_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[10]~13_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[14]~10_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~19_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~19_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[20]~5_combout\ : std_logic;
SIGNAL \LS|D[20]~19_combout\ : std_logic;
SIGNAL \LS|D20~q\ : std_logic;
SIGNAL \ALU_Registers[20]~96_combout\ : std_logic;
SIGNAL \ALU_Registers[20]~99_combout\ : std_logic;
SIGNAL \ALU_Registers[20]$latch~combout\ : std_logic;
SIGNAL \LS|D[21]~20_combout\ : std_logic;
SIGNAL \LS|D21~q\ : std_logic;
SIGNAL \ALU_Registers[21]~100_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[21]~22_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[7]~3_combout\ : std_logic;
SIGNAL \Registers_ALU[53]~input_o\ : std_logic;
SIGNAL \Mul|BD10|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[7]~3_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add18B|Result[7]~1_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[21]~6_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[15]~22_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[11]~15_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[15]~11_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~16_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~21_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[21]~19_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[21]~19_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[21]~18_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[19]~32_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~31_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[21]~13_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry~21_combout\ : std_logic;
SIGNAL \AdderInputB[21]~30_combout\ : std_logic;
SIGNAL \PC_ALU[21]~input_o\ : std_logic;
SIGNAL \AdderInputA[21]~9_combout\ : std_logic;
SIGNAL \CRAA32|Carry[21]~34_combout\ : std_logic;
SIGNAL \CRAA32|Result[21]~11_combout\ : std_logic;
SIGNAL \InputORB[21]~24_combout\ : std_logic;
SIGNAL \ALU_Registers[21]~101_combout\ : std_logic;
SIGNAL \InputANDB[21]~44_combout\ : std_logic;
SIGNAL \InputANDB[21]~45_combout\ : std_logic;
SIGNAL \ALU_CSR[21]~13_combout\ : std_logic;
SIGNAL \ALU_Registers[21]~102_combout\ : std_logic;
SIGNAL \ALU_Registers[21]~103_combout\ : std_logic;
SIGNAL \ALU_Registers[21]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[22]~input_o\ : std_logic;
SIGNAL \AdderInputA[22]~31_combout\ : std_logic;
SIGNAL \CRAA32|Carry[22]~3_combout\ : std_logic;
SIGNAL \CRAA32|Carry[22]~35_combout\ : std_logic;
SIGNAL \Registers_ALU[54]~input_o\ : std_logic;
SIGNAL \AdderInputB[22]~122_combout\ : std_logic;
SIGNAL \InputORB[22]~25_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~105_combout\ : std_logic;
SIGNAL \InputANDB[22]~46_combout\ : std_logic;
SIGNAL \InputANDB[22]~47_combout\ : std_logic;
SIGNAL \ALU_CSR[22]~14_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~106_combout\ : std_logic;
SIGNAL \LS|D[22]~21_combout\ : std_logic;
SIGNAL \LS|D22~q\ : std_logic;
SIGNAL \ALU_Registers[22]~104_combout\ : std_logic;
SIGNAL \Registers_ALU[55]~input_o\ : std_logic;
SIGNAL \Mul|Add32D|Carry[22]~7_combout\ : std_logic;
SIGNAL \Mul|BD11|Select_M~combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[8]~4_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~1_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[8]~4_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[22]~23_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[22]~19_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[20]~34_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~33_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[22]~20_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[22]~20_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[22]~14_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~18_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[16]~12_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[12]~17_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~23_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[16]~24_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[22]~13_combout\ : std_logic;
SIGNAL \ALU_Registers[22]~107_combout\ : std_logic;
SIGNAL \ALU_Registers[22]$latch~combout\ : std_logic;
SIGNAL \AdderInputB[23]~29_combout\ : std_logic;
SIGNAL \PC_ALU[23]~input_o\ : std_logic;
SIGNAL \AdderInputA[23]~8_combout\ : std_logic;
SIGNAL \CRAA32|Carry[23]~36_combout\ : std_logic;
SIGNAL \CRAA32|Result[23]~12_combout\ : std_logic;
SIGNAL \InputORB[23]~26_combout\ : std_logic;
SIGNAL \ALU_Registers[23]~109_combout\ : std_logic;
SIGNAL \InputANDB[23]~48_combout\ : std_logic;
SIGNAL \InputANDB[23]~49_combout\ : std_logic;
SIGNAL \ALU_CSR[23]~15_combout\ : std_logic;
SIGNAL \ALU_Registers[23]~110_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[21]~36_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[23]~21_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[23]~21_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[23]~20_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~35_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[23]~15_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~20_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[17]~13_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[13]~19_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~25_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[23]~24_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[17]~26_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[23]~14_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[9]~5_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[9]~5_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[5]~3_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|BD11|Select_2M~0_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[23]~8_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[23]~3_combout\ : std_logic;
SIGNAL \LS|D[23]~22_combout\ : std_logic;
SIGNAL \LS|D23~q\ : std_logic;
SIGNAL \ALU_Registers[23]~108_combout\ : std_logic;
SIGNAL \ALU_Registers[23]~111_combout\ : std_logic;
SIGNAL \ALU_Registers[23]$latch~combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[24]~9_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[24]~21_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[22]~38_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~37_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP24|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[24]~22_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[24]~22_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[24]~16_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[24]~25_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[18]~28_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~22_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[14]~21_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[18]~14_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~27_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[24]~15_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~22_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[10]~6_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[10]~6_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[6]~5_combout\ : std_logic;
SIGNAL \Registers_ALU[56]~input_o\ : std_logic;
SIGNAL \Mul|Add18C|Carry~23_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[24]~4_combout\ : std_logic;
SIGNAL \AdderInputB[24]~123_combout\ : std_logic;
SIGNAL \CRAA32|Carry[24]~2_combout\ : std_logic;
SIGNAL \CRAA32|Carry[24]~37_combout\ : std_logic;
SIGNAL \PC_ALU[24]~input_o\ : std_logic;
SIGNAL \AdderInputA[24]~32_combout\ : std_logic;
SIGNAL \InputORB[24]~27_combout\ : std_logic;
SIGNAL \ALU_Registers[24]~113_combout\ : std_logic;
SIGNAL \InputANDB[24]~50_combout\ : std_logic;
SIGNAL \InputANDB[24]~51_combout\ : std_logic;
SIGNAL \ALU_CSR[24]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[24]~114_combout\ : std_logic;
SIGNAL \LS|D[24]~23_combout\ : std_logic;
SIGNAL \LS|D24~q\ : std_logic;
SIGNAL \ALU_Registers[24]~112_combout\ : std_logic;
SIGNAL \ALU_Registers[24]~115_combout\ : std_logic;
SIGNAL \ALU_Registers[24]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[57]~input_o\ : std_logic;
SIGNAL \AdderInputB[25]~28_combout\ : std_logic;
SIGNAL \PC_ALU[25]~input_o\ : std_logic;
SIGNAL \AdderInputA[25]~7_combout\ : std_logic;
SIGNAL \CRAA32|Carry[25]~38_combout\ : std_logic;
SIGNAL \CRAA32|Result[25]~13_combout\ : std_logic;
SIGNAL \InputORB[25]~28_combout\ : std_logic;
SIGNAL \ALU_Registers[25]~117_combout\ : std_logic;
SIGNAL \InputANDB[25]~52_combout\ : std_logic;
SIGNAL \InputANDB[25]~53_combout\ : std_logic;
SIGNAL \ALU_CSR[25]~17_combout\ : std_logic;
SIGNAL \ALU_Registers[25]~118_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[25]~10_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[19]~15_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~24_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[15]~23_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~29_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[25]~26_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[25]~22_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[23]~40_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[25]~23_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[25]~23_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~39_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[25]~17_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[19]~30_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[25]~16_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[11]~8_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP1|PartialProduct~2_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[11]~7_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~8_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[7]~7_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry~7_combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~7_combout\ : std_logic;
SIGNAL \Mul|BD12|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[11]~8_combout\ : std_logic;
SIGNAL \LS|D[25]~24_combout\ : std_logic;
SIGNAL \LS|D25~q\ : std_logic;
SIGNAL \ALU_Registers[25]~116_combout\ : std_logic;
SIGNAL \ALU_Registers[25]~119_combout\ : std_logic;
SIGNAL \ALU_Registers[25]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[26]~input_o\ : std_logic;
SIGNAL \AdderInputA[26]~33_combout\ : std_logic;
SIGNAL \Registers_ALU[58]~input_o\ : std_logic;
SIGNAL \AdderInputB[26]~124_combout\ : std_logic;
SIGNAL \CRAA32|Carry[26]~39_combout\ : std_logic;
SIGNAL \CRAA32|Carry[26]~1_combout\ : std_logic;
SIGNAL \InputORB[26]~29_combout\ : std_logic;
SIGNAL \ALU_Registers[26]~121_combout\ : std_logic;
SIGNAL \InputANDB[26]~54_combout\ : std_logic;
SIGNAL \InputANDB[26]~55_combout\ : std_logic;
SIGNAL \ALU_CSR[26]~18_combout\ : std_logic;
SIGNAL \ALU_Registers[26]~122_combout\ : std_logic;
SIGNAL \LS|D[26]~25_combout\ : std_logic;
SIGNAL \LS|D26~q\ : std_logic;
SIGNAL \ALU_Registers[26]~120_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[26]~11_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[12]~13_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[20]~32_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[26]~27_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[26]~23_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~41_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP26|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[26]~24_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP24|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[26]~24_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[24]~42_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[26]~18_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[20]~16_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[16]~25_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~26_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~31_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[26]~17_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[12]~9_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[8]~9_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~5_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~6_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[12]~8_combout\ : std_logic;
SIGNAL \Mul|BD13|Select_M~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~9_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~12_combout\ : std_logic;
SIGNAL \ALU_Registers[26]~123_combout\ : std_logic;
SIGNAL \ALU_Registers[26]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[27]~input_o\ : std_logic;
SIGNAL \AdderInputA[27]~6_combout\ : std_logic;
SIGNAL \CRAA32|Carry[27]~40_combout\ : std_logic;
SIGNAL \Registers_ALU[59]~input_o\ : std_logic;
SIGNAL \AdderInputB[27]~27_combout\ : std_logic;
SIGNAL \CRAA32|Result[27]~14_combout\ : std_logic;
SIGNAL \InputORB[27]~30_combout\ : std_logic;
SIGNAL \ALU_Registers[27]~125_combout\ : std_logic;
SIGNAL \InputANDB[27]~56_combout\ : std_logic;
SIGNAL \InputANDB[27]~57_combout\ : std_logic;
SIGNAL \ALU_CSR[27]~19_combout\ : std_logic;
SIGNAL \ALU_Registers[27]~126_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP0|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry[5]~1_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP3|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~10_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[13]~10_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP7|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~12_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[9]~11_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[13]~9_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP11|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~24_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[27]~12_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[27]~28_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[27]~24_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP23|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~43_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP27|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[27]~25_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[27]~25_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[25]~44_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[27]~19_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[17]~27_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP15|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~28_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[21]~17_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP19|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~33_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[21]~34_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[27]~18_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[13]~14_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[27]~7_combout\ : std_logic;
SIGNAL \LS|D[27]~26_combout\ : std_logic;
SIGNAL \LS|D27~q\ : std_logic;
SIGNAL \ALU_Registers[27]~124_combout\ : std_logic;
SIGNAL \ALU_Registers[27]~127_combout\ : std_logic;
SIGNAL \ALU_Registers[27]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[28]~input_o\ : std_logic;
SIGNAL \AdderInputA[28]~34_combout\ : std_logic;
SIGNAL \CRAA32|Carry[28]~0_combout\ : std_logic;
SIGNAL \Registers_ALU[60]~input_o\ : std_logic;
SIGNAL \AdderInputB[28]~125_combout\ : std_logic;
SIGNAL \CRAA32|Carry[28]~41_combout\ : std_logic;
SIGNAL \InputORB[28]~31_combout\ : std_logic;
SIGNAL \ALU_Registers[28]~129_combout\ : std_logic;
SIGNAL \InputANDB[28]~58_combout\ : std_logic;
SIGNAL \InputANDB[28]~59_combout\ : std_logic;
SIGNAL \ALU_CSR[28]~20_combout\ : std_logic;
SIGNAL \ALU_Registers[28]~130_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[28]~13_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[22]~36_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[28]~29_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[28]~25_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP24|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP24|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~45_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP28|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[28]~26_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP26|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[28]~26_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[26]~46_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[28]~20_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[22]~18_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP20|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[18]~29_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP16|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~30_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~35_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[28]~19_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~4_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[14]~16_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~11_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[14]~11_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[10]~13_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP8|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~14_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP12|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[14]~10_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP4|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry[6]~2_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~10_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~15_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[28]~8_combout\ : std_logic;
SIGNAL \LS|D[28]~27_combout\ : std_logic;
SIGNAL \LS|D28~q\ : std_logic;
SIGNAL \ALU_Registers[28]~128_combout\ : std_logic;
SIGNAL \ALU_Registers[28]~131_combout\ : std_logic;
SIGNAL \ALU_Registers[28]$latch~combout\ : std_logic;
SIGNAL \PC_ALU[29]~input_o\ : std_logic;
SIGNAL \AdderInputA[29]~5_combout\ : std_logic;
SIGNAL \Registers_ALU[61]~input_o\ : std_logic;
SIGNAL \AdderInputB[29]~26_combout\ : std_logic;
SIGNAL \CRAA32|Carry[29]~42_combout\ : std_logic;
SIGNAL \CRAA32|Result[29]~15_combout\ : std_logic;
SIGNAL \InputORB[29]~32_combout\ : std_logic;
SIGNAL \ALU_Registers[29]~133_combout\ : std_logic;
SIGNAL \InputANDB[29]~60_combout\ : std_logic;
SIGNAL \InputANDB[29]~61_combout\ : std_logic;
SIGNAL \ALU_CSR[29]~21_combout\ : std_logic;
SIGNAL \ALU_Registers[29]~134_combout\ : std_logic;
SIGNAL \LS|D[29]~28_combout\ : std_logic;
SIGNAL \LS|D29~q\ : std_logic;
SIGNAL \ALU_Registers[29]~132_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[29]~14_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[29]~30_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[29]~27_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP27|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP29|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[29]~27_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[27]~48_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP25|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~47_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[29]~26_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[29]~21_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[23]~38_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP17|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~32_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[19]~31_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[23]~19_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP21|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~37_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[29]~20_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[15]~18_combout\ : std_logic;
SIGNAL \Mul|BD14|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry[7]~5_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[15]~12_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[11]~15_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[15]~11_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP13|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP9|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~16_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP5|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry[7]~3_combout\ : std_logic;
SIGNAL \Mul|Add6|Carry~0_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~6_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~17_combout\ : std_logic;
SIGNAL \ALU_Registers[29]~135_combout\ : std_logic;
SIGNAL \ALU_Registers[29]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[62]~input_o\ : std_logic;
SIGNAL \InputORB[30]~33_combout\ : std_logic;
SIGNAL \InputANDB[30]~62_combout\ : std_logic;
SIGNAL \InputANDB[30]~63_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~137_combout\ : std_logic;
SIGNAL \PC_ALU[30]~input_o\ : std_logic;
SIGNAL \AdderInputA[30]~4_combout\ : std_logic;
SIGNAL \AdderInputB[30]~25_combout\ : std_logic;
SIGNAL \CRAA32|Result[30]~16_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~138_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~139_combout\ : std_logic;
SIGNAL \LS|D[30]~29_combout\ : std_logic;
SIGNAL \LS|D30~q\ : std_logic;
SIGNAL \ALU_Registers[30]~136_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[30]~31_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[24]~40_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[30]~27_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP30|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP28|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[30]~28_combout\ : std_logic;
SIGNAL \Mul|Add32A|Result[30]~28_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[28]~50_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP24|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP26|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP26|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add30|Carry~49_combout\ : std_logic;
SIGNAL \Mul|Add32B|Result[30]~22_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[20]~33_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[24]~20_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP22|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP22|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP20|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP16|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP18|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP18|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add22|Carry~34_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry~39_combout\ : std_logic;
SIGNAL \Mul|Add32C|Result[30]~21_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[30]~15_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[16]~20_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP6|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP6|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP4|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry[8]~4_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP2|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP2|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|Add6|Carry~1_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry~8_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry[8]~7_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP10|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP10|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP8|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry~18_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[16]~13_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP14|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP14|PartialProduct~combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP12|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[16]~12_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[12]~17_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry~19_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[30]~9_combout\ : std_logic;
SIGNAL \ALU_Registers[30]~140_combout\ : std_logic;
SIGNAL \ALU_Registers[30]$latch~combout\ : std_logic;
SIGNAL \Registers_ALU[63]~input_o\ : std_logic;
SIGNAL \InputANDB[31]~64_combout\ : std_logic;
SIGNAL \InputANDB[31]~65_combout\ : std_logic;
SIGNAL \InputORB[31]~34_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~142_combout\ : std_logic;
SIGNAL \AdderInputB[31]~17_combout\ : std_logic;
SIGNAL \AdderInputB[31]~15_combout\ : std_logic;
SIGNAL \AdderInputB[31]~18_combout\ : std_logic;
SIGNAL \AdderInputB[31]~19_combout\ : std_logic;
SIGNAL \PC_ALU[31]~input_o\ : std_logic;
SIGNAL \AdderInputA[31]~0_combout\ : std_logic;
SIGNAL \CRAA32|Carry[31]~43_combout\ : std_logic;
SIGNAL \CRAA32|Carry[31]~44_combout\ : std_logic;
SIGNAL \CRAA32|Result[31]~0_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~143_combout\ : std_logic;
SIGNAL \LS|D[31]~30_combout\ : std_logic;
SIGNAL \LS|D31~q\ : std_logic;
SIGNAL \ALU_Registers[31]~141_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~144_combout\ : std_logic;
SIGNAL \Mul|FPP15|BPP1|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP15|BPP1|PartialProduct~1_combout\ : std_logic;
SIGNAL \Mul|FPP11|BPP9|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP9|BPP13|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP10|BPP11|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP12|BPP7|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~13_combout\ : std_logic;
SIGNAL \Mul|FPP13|BPP5|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP14|BPP3|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~14_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~15_combout\ : std_logic;
SIGNAL \Mul|FPP0|BPP31|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|BD15|Select_M~combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~16_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~17_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~18_combout\ : std_logic;
SIGNAL \Mul|Add30|Carry[29]~51_combout\ : std_logic;
SIGNAL \Mul|Add32A|Carry[31]~29_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~19_combout\ : std_logic;
SIGNAL \Mul|Add18C|Carry[17]~21_combout\ : std_logic;
SIGNAL \Mul|Add18B|Carry[17]~14_combout\ : std_logic;
SIGNAL \Mul|Add32C|Carry[31]~32_combout\ : std_logic;
SIGNAL \Mul|Add6|Carry~2_combout\ : std_logic;
SIGNAL \Mul|Add10B|Carry[9]~9_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~21_combout\ : std_logic;
SIGNAL \Mul|Add10A|Carry[9]~5_combout\ : std_logic;
SIGNAL \Mul|Add6|Carry[5]~3_combout\ : std_logic;
SIGNAL \Mul|Add6|Carry[5]~4_combout\ : std_logic;
SIGNAL \Mul|Add32B|Carry[31]~28_combout\ : std_logic;
SIGNAL \Mul|Add26B|Carry[25]~41_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~22_combout\ : std_logic;
SIGNAL \Mul|Add26A|Carry[25]~21_combout\ : std_logic;
SIGNAL \Mul|Add14|Carry[13]~19_combout\ : std_logic;
SIGNAL \Mul|Add22|Carry[21]~35_combout\ : std_logic;
SIGNAL \Mul|Add18A|Carry[17]~13_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~23_combout\ : std_logic;
SIGNAL \Mul|Add32D|Carry[31]~16_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~20_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~24_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~25_combout\ : std_logic;
SIGNAL \Mul|FPP7|BPP17|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP8|BPP15|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP6|BPP19|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP5|BPP21|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~11_combout\ : std_logic;
SIGNAL \Mul|FPP4|BPP23|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP2|BPP27|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP1|BPP29|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|FPP3|BPP25|PartialProduct~0_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~10_combout\ : std_logic;
SIGNAL \Mul|Add32D|Result[31]~12_combout\ : std_logic;
SIGNAL \ALU_Registers[31]~145_combout\ : std_logic;
SIGNAL \ALU_Registers[31]$latch~combout\ : std_logic;
SIGNAL \ALUPCSelector~0_combout\ : std_logic;
SIGNAL \ALUPCSelector~0clkctrl_outclk\ : std_logic;
SIGNAL \ALU_PC[0]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[1]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[2]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[3]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[4]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[5]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[6]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[7]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[8]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[9]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[10]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[11]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[12]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[13]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[14]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[15]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[16]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[17]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[18]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[19]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[20]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[21]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[22]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[23]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[24]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[25]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[26]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[27]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[28]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[29]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[30]$latch~combout\ : std_logic;
SIGNAL \ALU_PC[31]$latch~combout\ : std_logic;
SIGNAL \Control_ALU[29]~input_o\ : std_logic;
SIGNAL \ALU_CSR[31]~23_combout\ : std_logic;
SIGNAL \ALU_CSR[31]~23clkctrl_outclk\ : std_logic;
SIGNAL \ALU_CSR[0]~22_combout\ : std_logic;
SIGNAL \ALU_CSR[0]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[1]~24_combout\ : std_logic;
SIGNAL \ALU_CSR[1]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[2]~25_combout\ : std_logic;
SIGNAL \ALU_CSR[2]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[3]~26_combout\ : std_logic;
SIGNAL \ALU_CSR[3]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[4]~27_combout\ : std_logic;
SIGNAL \ALU_CSR[4]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[5]~28_combout\ : std_logic;
SIGNAL \ALU_CSR[5]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[6]~29_combout\ : std_logic;
SIGNAL \ALU_CSR[6]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[7]~30_combout\ : std_logic;
SIGNAL \ALU_CSR[7]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[8]~31_combout\ : std_logic;
SIGNAL \ALU_CSR[8]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[9]~32_combout\ : std_logic;
SIGNAL \ALU_CSR[9]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[10]~33_combout\ : std_logic;
SIGNAL \ALU_CSR[10]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[11]~34_combout\ : std_logic;
SIGNAL \ALU_CSR[11]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[12]~35_combout\ : std_logic;
SIGNAL \ALU_CSR[12]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[13]~36_combout\ : std_logic;
SIGNAL \ALU_CSR[13]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[14]~37_combout\ : std_logic;
SIGNAL \ALU_CSR[14]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[15]~38_combout\ : std_logic;
SIGNAL \ALU_CSR[15]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[16]~39_combout\ : std_logic;
SIGNAL \ALU_CSR[16]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[17]~40_combout\ : std_logic;
SIGNAL \ALU_CSR[17]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[18]~41_combout\ : std_logic;
SIGNAL \ALU_CSR[18]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[19]~42_combout\ : std_logic;
SIGNAL \ALU_CSR[19]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[20]~43_combout\ : std_logic;
SIGNAL \ALU_CSR[20]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[21]~44_combout\ : std_logic;
SIGNAL \ALU_CSR[21]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[22]~45_combout\ : std_logic;
SIGNAL \ALU_CSR[22]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[23]~46_combout\ : std_logic;
SIGNAL \ALU_CSR[23]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[24]~47_combout\ : std_logic;
SIGNAL \ALU_CSR[24]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[25]~48_combout\ : std_logic;
SIGNAL \ALU_CSR[25]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[26]~49_combout\ : std_logic;
SIGNAL \ALU_CSR[26]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[27]~50_combout\ : std_logic;
SIGNAL \ALU_CSR[27]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[28]~51_combout\ : std_logic;
SIGNAL \ALU_CSR[28]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[29]~52_combout\ : std_logic;
SIGNAL \ALU_CSR[29]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[30]~53_combout\ : std_logic;
SIGNAL \ALU_CSR[30]$latch~combout\ : std_logic;
SIGNAL \ALU_CSR[31]~54_combout\ : std_logic;
SIGNAL \ALU_CSR[31]$latch~combout\ : std_logic;
SIGNAL \ALUMARSelector~0_combout\ : std_logic;
SIGNAL \ALUMARSelector~0clkctrl_outclk\ : std_logic;
SIGNAL \ALU_MAR[0]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[1]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[2]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[3]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[4]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[5]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[6]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[7]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[8]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[9]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[10]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[11]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[12]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[13]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[14]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[15]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[16]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[17]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[18]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[19]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[20]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[21]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[22]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[23]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[24]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[25]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[26]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[27]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[28]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[29]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[30]$latch~combout\ : std_logic;
SIGNAL \ALU_MAR[31]$latch~combout\ : std_logic;
SIGNAL \CRAA32|Carryout~0_combout\ : std_logic;
SIGNAL \CRAA32|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL ALUCSRSelector : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mul|Add10A|Result\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Mul|Add32B|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add18B|Result\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mul|Add26A|Result\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \Mul|Add32D|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL LSRDataIn : std_logic_vector(31 DOWNTO 0);
SIGNAL \Mul|Add18A|Result\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \Mul|Add32C|Result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL AddrBSelector : std_logic_vector(9 DOWNTO 0);
SIGNAL AddrASelector : std_logic_vector(1 DOWNTO 0);
SIGNAL \LS|D\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \LSR|D\ : std_logic_vector(31 DOWNTO 0);
SIGNAL AdderInputB : std_logic_vector(31 DOWNTO 0);
SIGNAL AdderInputA : std_logic_vector(31 DOWNTO 0);
SIGNAL InputANDB : std_logic_vector(31 DOWNTO 0);
SIGNAL InputORB : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_Reset <= Reset;
ww_Reloj <= Reloj;
ww_Registers_ALU <= Registers_ALU;
ww_IR_ALU <= IR_ALU;
ww_CSR_ALU <= CSR_ALU;
ww_Control_ALU <= Control_ALU;
ww_PC_ALU <= PC_ALU;
ALU_Registers <= ww_ALU_Registers;
ALU_PC <= ww_ALU_PC;
ALU_CSR <= ww_ALU_CSR;
ALU_MAR <= ww_ALU_MAR;
ALU_Control <= ww_ALU_Control;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Control_ALU[36]~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Control_ALU[36]~input_o\);

\AdderInputA[0]~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \AdderInputA[0]~3_combout\);

\ALU_CSR[31]~23clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ALU_CSR[31]~23_combout\);

\AdderInputB[0]~21clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \AdderInputB[0]~21_combout\);

\Reloj~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reloj~input_o\);

\InputORB[0]~2clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \InputORB[0]~2_combout\);

\ALUMARSelector~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ALUMARSelector~0_combout\);

\InputANDB[0]~3clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \InputANDB[0]~3_combout\);

\ALU_Registers[31]~11clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ALU_Registers[31]~11_combout\);

\ALUPCSelector~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \ALUPCSelector~0_combout\);

\Reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reset~input_o\);

-- Location: IOOBUF_X0_Y68_N2
\ALU_Registers[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[0]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[0]~output_o\);

-- Location: IOOBUF_X1_Y73_N16
\ALU_Registers[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[1]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[1]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\ALU_Registers[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[2]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[2]~output_o\);

-- Location: IOOBUF_X1_Y73_N2
\ALU_Registers[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[3]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[3]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\ALU_Registers[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[4]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[4]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\ALU_Registers[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[5]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N9
\ALU_Registers[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[6]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[6]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\ALU_Registers[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[7]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[7]~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\ALU_Registers[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[8]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[8]~output_o\);

-- Location: IOOBUF_X0_Y67_N16
\ALU_Registers[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[9]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[9]~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\ALU_Registers[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[10]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[10]~output_o\);

-- Location: IOOBUF_X1_Y73_N23
\ALU_Registers[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[11]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[11]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\ALU_Registers[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[12]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[12]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\ALU_Registers[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[13]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[13]~output_o\);

-- Location: IOOBUF_X3_Y73_N2
\ALU_Registers[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[14]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[14]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\ALU_Registers[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[15]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[15]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\ALU_Registers[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[16]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[16]~output_o\);

-- Location: IOOBUF_X83_Y0_N2
\ALU_Registers[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[17]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[17]~output_o\);

-- Location: IOOBUF_X5_Y73_N23
\ALU_Registers[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[18]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[18]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\ALU_Registers[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[19]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[19]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\ALU_Registers[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[20]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[20]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\ALU_Registers[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[21]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[21]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\ALU_Registers[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[22]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[22]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\ALU_Registers[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[23]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[23]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\ALU_Registers[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[24]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[24]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\ALU_Registers[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[25]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[25]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\ALU_Registers[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[26]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[26]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\ALU_Registers[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[27]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[27]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\ALU_Registers[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[28]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[28]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\ALU_Registers[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[29]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[29]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\ALU_Registers[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[30]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[30]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\ALU_Registers[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_Registers[31]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_Registers[31]~output_o\);

-- Location: IOOBUF_X56_Y0_N23
\ALU_PC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[0]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[0]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\ALU_PC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[1]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[1]~output_o\);

-- Location: IOOBUF_X35_Y0_N16
\ALU_PC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[2]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[2]~output_o\);

-- Location: IOOBUF_X115_Y23_N2
\ALU_PC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[3]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\ALU_PC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[4]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[4]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\ALU_PC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[5]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[5]~output_o\);

-- Location: IOOBUF_X60_Y0_N16
\ALU_PC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[6]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[6]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\ALU_PC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[7]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[7]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\ALU_PC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[8]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[8]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\ALU_PC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[9]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[9]~output_o\);

-- Location: IOOBUF_X20_Y0_N23
\ALU_PC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[10]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[10]~output_o\);

-- Location: IOOBUF_X9_Y0_N23
\ALU_PC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[11]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[11]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\ALU_PC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[12]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[12]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\ALU_PC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[13]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[13]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\ALU_PC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[14]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[14]~output_o\);

-- Location: IOOBUF_X18_Y0_N9
\ALU_PC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[15]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[15]~output_o\);

-- Location: IOOBUF_X18_Y0_N16
\ALU_PC[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[16]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[16]~output_o\);

-- Location: IOOBUF_X5_Y0_N16
\ALU_PC[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[17]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[17]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\ALU_PC[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[18]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[18]~output_o\);

-- Location: IOOBUF_X0_Y4_N9
\ALU_PC[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[19]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[19]~output_o\);

-- Location: IOOBUF_X49_Y0_N16
\ALU_PC[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[20]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[20]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\ALU_PC[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[21]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[21]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\ALU_PC[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[22]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[22]~output_o\);

-- Location: IOOBUF_X0_Y4_N23
\ALU_PC[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[23]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[23]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\ALU_PC[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[24]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[24]~output_o\);

-- Location: IOOBUF_X54_Y0_N16
\ALU_PC[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[25]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[25]~output_o\);

-- Location: IOOBUF_X0_Y15_N16
\ALU_PC[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[26]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[26]~output_o\);

-- Location: IOOBUF_X33_Y0_N9
\ALU_PC[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[27]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[27]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\ALU_PC[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[28]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[28]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\ALU_PC[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[29]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[29]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\ALU_PC[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[30]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[30]~output_o\);

-- Location: IOOBUF_X13_Y0_N23
\ALU_PC[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_PC[31]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_PC[31]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\ALU_CSR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[0]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[0]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\ALU_CSR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[1]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[1]~output_o\);

-- Location: IOOBUF_X0_Y69_N9
\ALU_CSR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[2]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[2]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\ALU_CSR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[3]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[3]~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\ALU_CSR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[4]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[4]~output_o\);

-- Location: IOOBUF_X5_Y73_N9
\ALU_CSR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[5]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[5]~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\ALU_CSR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[6]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[6]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\ALU_CSR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[7]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[7]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\ALU_CSR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[8]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[8]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\ALU_CSR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[9]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[9]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\ALU_CSR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[10]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[10]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\ALU_CSR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[11]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[11]~output_o\);

-- Location: IOOBUF_X1_Y0_N16
\ALU_CSR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[12]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[12]~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\ALU_CSR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[13]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[13]~output_o\);

-- Location: IOOBUF_X0_Y68_N16
\ALU_CSR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[14]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[14]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\ALU_CSR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[15]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[15]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\ALU_CSR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[16]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[16]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\ALU_CSR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[17]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[17]~output_o\);

-- Location: IOOBUF_X0_Y66_N23
\ALU_CSR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[18]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[18]~output_o\);

-- Location: IOOBUF_X9_Y73_N9
\ALU_CSR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[19]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[19]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\ALU_CSR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[20]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[20]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\ALU_CSR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[21]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[21]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\ALU_CSR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[22]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[22]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\ALU_CSR[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[23]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[23]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\ALU_CSR[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[24]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[24]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\ALU_CSR[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[25]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[25]~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\ALU_CSR[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[26]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[26]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\ALU_CSR[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[27]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[27]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\ALU_CSR[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[28]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[28]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\ALU_CSR[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[29]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[29]~output_o\);

-- Location: IOOBUF_X65_Y0_N23
\ALU_CSR[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[30]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[30]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\ALU_CSR[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_CSR[31]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_CSR[31]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\ALU_MAR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[0]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[0]~output_o\);

-- Location: IOOBUF_X18_Y0_N23
\ALU_MAR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[1]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[1]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\ALU_MAR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[2]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N23
\ALU_MAR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[3]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[3]~output_o\);

-- Location: IOOBUF_X11_Y0_N23
\ALU_MAR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[4]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[4]~output_o\);

-- Location: IOOBUF_X23_Y0_N16
\ALU_MAR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[5]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[5]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\ALU_MAR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[6]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[6]~output_o\);

-- Location: IOOBUF_X81_Y0_N16
\ALU_MAR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[7]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[7]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\ALU_MAR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[8]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[8]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\ALU_MAR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[9]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[9]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\ALU_MAR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[10]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[10]~output_o\);

-- Location: IOOBUF_X0_Y10_N16
\ALU_MAR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[11]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[11]~output_o\);

-- Location: IOOBUF_X0_Y6_N2
\ALU_MAR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[12]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[12]~output_o\);

-- Location: IOOBUF_X0_Y15_N23
\ALU_MAR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[13]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[13]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\ALU_MAR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[14]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[14]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\ALU_MAR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[15]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[15]~output_o\);

-- Location: IOOBUF_X42_Y0_N23
\ALU_MAR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[16]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[16]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\ALU_MAR[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[17]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[17]~output_o\);

-- Location: IOOBUF_X0_Y11_N23
\ALU_MAR[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[18]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[18]~output_o\);

-- Location: IOOBUF_X0_Y4_N2
\ALU_MAR[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[19]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[19]~output_o\);

-- Location: IOOBUF_X52_Y0_N16
\ALU_MAR[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[20]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[20]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\ALU_MAR[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[21]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[21]~output_o\);

-- Location: IOOBUF_X65_Y0_N16
\ALU_MAR[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[22]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[22]~output_o\);

-- Location: IOOBUF_X49_Y0_N23
\ALU_MAR[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[23]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[23]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\ALU_MAR[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[24]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[24]~output_o\);

-- Location: IOOBUF_X11_Y0_N2
\ALU_MAR[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[25]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[25]~output_o\);

-- Location: IOOBUF_X0_Y11_N16
\ALU_MAR[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[26]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[26]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\ALU_MAR[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[27]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[27]~output_o\);

-- Location: IOOBUF_X3_Y0_N2
\ALU_MAR[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[28]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[28]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\ALU_MAR[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[29]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[29]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\ALU_MAR[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[30]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[30]~output_o\);

-- Location: IOOBUF_X5_Y0_N23
\ALU_MAR[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALU_MAR[31]$latch~combout\,
	devoe => ww_devoe,
	o => \ALU_MAR[31]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\ALU_Control[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ALU_Control[0]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\ALU_Control[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ALU_Control[1]~output_o\);

-- Location: IOOBUF_X52_Y0_N23
\ALU_Control[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Result[31]~0_combout\,
	devoe => ww_devoe,
	o => \ALU_Control[2]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\ALU_Control[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \CRAA32|Carryout~0_combout\,
	devoe => ww_devoe,
	o => \ALU_Control[3]~output_o\);

-- Location: IOIBUF_X0_Y35_N15
\Control_ALU[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(31),
	o => \Control_ALU[31]~input_o\);

-- Location: IOIBUF_X0_Y36_N8
\Reloj~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reloj,
	o => \Reloj~input_o\);

-- Location: CLKCTRL_G2
\Reloj~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reloj~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reloj~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y36_N15
\Control_ALU[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(36),
	o => \Control_ALU[36]~input_o\);

-- Location: IOIBUF_X0_Y42_N8
\Control_ALU[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(18),
	o => \Control_ALU[18]~input_o\);

-- Location: IOIBUF_X0_Y35_N1
\Control_ALU[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(19),
	o => \Control_ALU[19]~input_o\);

-- Location: LCCOMB_X5_Y36_N24
ASRReplace : cycloneive_lcell_comb
-- Equation(s):
-- \ASRReplace~combout\ = (\Control_ALU[36]~input_o\) # ((\Control_ALU[18]~input_o\) # (\Control_ALU[19]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[36]~input_o\,
	datab => \Control_ALU[18]~input_o\,
	datac => \Control_ALU[19]~input_o\,
	combout => \ASRReplace~combout\);

-- Location: IOIBUF_X0_Y28_N22
\Registers_ALU[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(2),
	o => \Registers_ALU[2]~input_o\);

-- Location: CLKCTRL_G4
\Control_ALU[36]~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Control_ALU[36]~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Control_ALU[36]~inputclkctrl_outclk\);

-- Location: LCCOMB_X4_Y34_N18
\LSRDataIn[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(2) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[2]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[2]~input_o\,
	datac => LSRDataIn(2),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(2));

-- Location: IOIBUF_X0_Y30_N8
\Registers_ALU[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(5),
	o => \Registers_ALU[5]~input_o\);

-- Location: LCCOMB_X5_Y34_N24
\LSRDataIn[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(5) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[5]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(5),
	datac => \Registers_ALU[5]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(5));

-- Location: IOIBUF_X0_Y46_N15
\Registers_ALU[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(9),
	o => \Registers_ALU[9]~input_o\);

-- Location: LCCOMB_X1_Y34_N28
\LSRDataIn[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(9) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[9]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[9]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(9),
	combout => LSRDataIn(9));

-- Location: IOIBUF_X23_Y73_N22
\Registers_ALU[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(15),
	o => \Registers_ALU[15]~input_o\);

-- Location: LCCOMB_X5_Y34_N28
\LSRDataIn[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(15) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[15]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[15]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(15),
	combout => LSRDataIn(15));

-- Location: IOIBUF_X29_Y0_N15
\Registers_ALU[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(21),
	o => \Registers_ALU[21]~input_o\);

-- Location: LCCOMB_X5_Y36_N16
\LSRDataIn[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(21) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[21]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[21]~input_o\,
	datab => LSRDataIn(21),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(21));

-- Location: IOIBUF_X0_Y47_N22
\Registers_ALU[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(22),
	o => \Registers_ALU[22]~input_o\);

-- Location: LCCOMB_X6_Y34_N26
\LSRDataIn[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(22) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[22]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[22]~input_o\,
	datac => LSRDataIn(22),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(22));

-- Location: IOIBUF_X29_Y0_N22
\Registers_ALU[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(23),
	o => \Registers_ALU[23]~input_o\);

-- Location: LCCOMB_X6_Y34_N4
\LSRDataIn[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(23) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[23]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[23]~input_o\,
	datac => LSRDataIn(23),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(23));

-- Location: IOIBUF_X0_Y44_N22
\Registers_ALU[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(24),
	o => \Registers_ALU[24]~input_o\);

-- Location: LCCOMB_X7_Y34_N22
\LSRDataIn[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(24) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[24]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[24]~input_o\,
	datac => LSRDataIn(24),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(24));

-- Location: IOIBUF_X0_Y45_N15
\Registers_ALU[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(26),
	o => \Registers_ALU[26]~input_o\);

-- Location: LCCOMB_X6_Y34_N6
\LSRDataIn[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(26) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[26]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(26),
	datac => \Registers_ALU[26]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(26));

-- Location: IOIBUF_X0_Y52_N22
\Registers_ALU[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(28),
	o => \Registers_ALU[28]~input_o\);

-- Location: LCCOMB_X6_Y34_N30
\LSRDataIn[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(28) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[28]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[28]~input_o\,
	datac => LSRDataIn(28),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(28));

-- Location: IOIBUF_X33_Y0_N1
\Registers_ALU[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(31),
	o => \Registers_ALU[31]~input_o\);

-- Location: LCCOMB_X7_Y34_N30
\LSRDataIn[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(31) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[31]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[31]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(31),
	combout => LSRDataIn(31));

-- Location: LCCOMB_X7_Y34_N10
\ASR|D[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[31]~31_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(31)))) # (!\ASRReplace~combout\ & (\ASR|D31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datac => \ASR|D31~q\,
	datad => LSRDataIn(31),
	combout => \ASR|D[31]~31_combout\);

-- Location: IOIBUF_X58_Y0_N15
\Reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: CLKCTRL_G19
\Reset~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reset~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y33_N22
\Control_ALU[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(20),
	o => \Control_ALU[20]~input_o\);

-- Location: FF_X7_Y34_N11
\ASR|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[31]~31_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D31~q\);

-- Location: IOIBUF_X47_Y0_N8
\Registers_ALU[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(30),
	o => \Registers_ALU[30]~input_o\);

-- Location: LCCOMB_X6_Y36_N20
\LSRDataIn[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(30) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[30]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(30),
	datac => \Registers_ALU[30]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(30));

-- Location: LCCOMB_X6_Y34_N22
\ASR|D[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[30]~30_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(30)))) # (!\ASRReplace~combout\ & (\ASR|D31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D31~q\,
	datab => \ASRReplace~combout\,
	datad => LSRDataIn(30),
	combout => \ASR|D[30]~30_combout\);

-- Location: FF_X6_Y34_N23
\ASR|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[30]~30_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D30~q\);

-- Location: IOIBUF_X38_Y0_N1
\Registers_ALU[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(29),
	o => \Registers_ALU[29]~input_o\);

-- Location: LCCOMB_X5_Y34_N16
\LSRDataIn[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(29) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[29]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[29]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(29),
	combout => LSRDataIn(29));

-- Location: LCCOMB_X5_Y31_N16
\ASR|D[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[29]~29_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(29)))) # (!\ASRReplace~combout\ & (\ASR|D30~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D30~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(29),
	combout => \ASR|D[29]~29_combout\);

-- Location: FF_X5_Y31_N17
\ASR|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[29]~29_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D29~q\);

-- Location: LCCOMB_X5_Y31_N18
\ASR|D[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[28]~28_combout\ = (\ASRReplace~combout\ & (LSRDataIn(28))) # (!\ASRReplace~combout\ & ((\ASR|D29~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datac => LSRDataIn(28),
	datad => \ASR|D29~q\,
	combout => \ASR|D[28]~28_combout\);

-- Location: FF_X5_Y31_N19
\ASR|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[28]~28_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D28~q\);

-- Location: IOIBUF_X0_Y49_N8
\Registers_ALU[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(27),
	o => \Registers_ALU[27]~input_o\);

-- Location: LCCOMB_X6_Y34_N0
\LSRDataIn[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(27) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[27]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(27),
	datac => \Registers_ALU[27]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(27));

-- Location: LCCOMB_X6_Y34_N2
\ASR|D[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[27]~27_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(27)))) # (!\ASRReplace~combout\ & (\ASR|D28~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datac => \ASR|D28~q\,
	datad => LSRDataIn(27),
	combout => \ASR|D[27]~27_combout\);

-- Location: LCCOMB_X7_Y28_N22
\ASR|D27~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D27~feeder_combout\ = \ASR|D[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ASR|D[27]~27_combout\,
	combout => \ASR|D27~feeder_combout\);

-- Location: FF_X7_Y28_N23
\ASR|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D27~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D27~q\);

-- Location: LCCOMB_X7_Y31_N30
\ASR|D[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[26]~26_combout\ = (\ASRReplace~combout\ & (LSRDataIn(26))) # (!\ASRReplace~combout\ & ((\ASR|D27~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(26),
	datab => \ASR|D27~q\,
	datac => \ASRReplace~combout\,
	combout => \ASR|D[26]~26_combout\);

-- Location: FF_X7_Y31_N31
\ASR|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[26]~26_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D26~q\);

-- Location: IOIBUF_X23_Y0_N22
\Registers_ALU[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(25),
	o => \Registers_ALU[25]~input_o\);

-- Location: LCCOMB_X7_Y34_N28
\LSRDataIn[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(25) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[25]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[25]~input_o\,
	datac => LSRDataIn(25),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(25));

-- Location: LCCOMB_X7_Y34_N6
\ASR|D[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[25]~25_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(25)))) # (!\ASRReplace~combout\ & (\ASR|D26~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D26~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(25),
	combout => \ASR|D[25]~25_combout\);

-- Location: FF_X7_Y34_N7
\ASR|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[25]~25_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D25~q\);

-- Location: LCCOMB_X7_Y33_N4
\ASR|D[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[24]~24_combout\ = (\ASRReplace~combout\ & (LSRDataIn(24))) # (!\ASRReplace~combout\ & ((\ASR|D25~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(24),
	datac => \ASR|D25~q\,
	datad => \ASRReplace~combout\,
	combout => \ASR|D[24]~24_combout\);

-- Location: FF_X7_Y33_N5
\ASR|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[24]~24_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D24~q\);

-- Location: LCCOMB_X6_Y34_N10
\ASR|D[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[23]~23_combout\ = (\ASRReplace~combout\ & (LSRDataIn(23))) # (!\ASRReplace~combout\ & ((\ASR|D24~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => LSRDataIn(23),
	datad => \ASR|D24~q\,
	combout => \ASR|D[23]~23_combout\);

-- Location: FF_X6_Y34_N11
\ASR|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[23]~23_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D23~q\);

-- Location: LCCOMB_X6_Y34_N18
\ASR|D[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[22]~22_combout\ = (\ASRReplace~combout\ & (LSRDataIn(22))) # (!\ASRReplace~combout\ & ((\ASR|D23~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => LSRDataIn(22),
	datad => \ASR|D23~q\,
	combout => \ASR|D[22]~22_combout\);

-- Location: FF_X6_Y34_N19
\ASR|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[22]~22_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D22~q\);

-- Location: LCCOMB_X5_Y36_N30
\ASR|D[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[21]~21_combout\ = (\ASRReplace~combout\ & (LSRDataIn(21))) # (!\ASRReplace~combout\ & ((\ASR|D22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(21),
	datac => \ASR|D22~q\,
	datad => \ASRReplace~combout\,
	combout => \ASR|D[21]~21_combout\);

-- Location: FF_X5_Y36_N31
\ASR|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[21]~21_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D21~q\);

-- Location: IOIBUF_X0_Y47_N15
\Registers_ALU[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(20),
	o => \Registers_ALU[20]~input_o\);

-- Location: LCCOMB_X5_Y36_N10
\LSRDataIn[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(20) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[20]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(20),
	datab => \Registers_ALU[20]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(20));

-- Location: LCCOMB_X5_Y36_N0
\ASR|D[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[20]~20_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(20)))) # (!\ASRReplace~combout\ & (\ASR|D21~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => \ASR|D21~q\,
	datad => LSRDataIn(20),
	combout => \ASR|D[20]~20_combout\);

-- Location: FF_X5_Y32_N11
\ASR|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \ASR|D[20]~20_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D20~q\);

-- Location: IOIBUF_X0_Y50_N22
\Registers_ALU[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(19),
	o => \Registers_ALU[19]~input_o\);

-- Location: LCCOMB_X7_Y36_N16
\LSRDataIn[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(19) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[19]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[19]~input_o\,
	datab => LSRDataIn(19),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(19));

-- Location: LCCOMB_X8_Y35_N26
\ASR|D[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[19]~19_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(19)))) # (!\ASRReplace~combout\ & (\ASR|D20~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D20~q\,
	datac => LSRDataIn(19),
	datad => \ASRReplace~combout\,
	combout => \ASR|D[19]~19_combout\);

-- Location: FF_X8_Y35_N27
\ASR|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[19]~19_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D19~q\);

-- Location: IOIBUF_X0_Y44_N1
\Registers_ALU[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(18),
	o => \Registers_ALU[18]~input_o\);

-- Location: LCCOMB_X5_Y34_N22
\LSRDataIn[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(18) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[18]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(18),
	combout => LSRDataIn(18));

-- Location: LCCOMB_X5_Y35_N26
\ASR|D[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[18]~18_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(18)))) # (!\ASRReplace~combout\ & (\ASR|D19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => \ASR|D19~q\,
	datad => LSRDataIn(18),
	combout => \ASR|D[18]~18_combout\);

-- Location: FF_X5_Y35_N27
\ASR|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[18]~18_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D18~q\);

-- Location: IOIBUF_X0_Y47_N1
\Registers_ALU[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(17),
	o => \Registers_ALU[17]~input_o\);

-- Location: LCCOMB_X8_Y34_N28
\LSRDataIn[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(17) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[17]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[17]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(17),
	combout => LSRDataIn(17));

-- Location: LCCOMB_X8_Y34_N20
\ASR|D[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[17]~17_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(17)))) # (!\ASRReplace~combout\ & (\ASR|D18~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => \ASR|D18~q\,
	datad => LSRDataIn(17),
	combout => \ASR|D[17]~17_combout\);

-- Location: FF_X8_Y34_N21
\ASR|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[17]~17_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D17~q\);

-- Location: IOIBUF_X0_Y46_N22
\Registers_ALU[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(16),
	o => \Registers_ALU[16]~input_o\);

-- Location: LCCOMB_X8_Y34_N26
\LSRDataIn[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(16) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[16]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(16),
	combout => LSRDataIn(16));

-- Location: LCCOMB_X8_Y34_N22
\ASR|D[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[16]~16_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(16)))) # (!\ASRReplace~combout\ & (\ASR|D17~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D17~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(16),
	combout => \ASR|D[16]~16_combout\);

-- Location: FF_X8_Y34_N23
\ASR|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[16]~16_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D16~q\);

-- Location: LCCOMB_X5_Y32_N8
\ASR|D[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[15]~15_combout\ = (\ASRReplace~combout\ & (LSRDataIn(15))) # (!\ASRReplace~combout\ & ((\ASR|D16~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(15),
	datac => \ASRReplace~combout\,
	datad => \ASR|D16~q\,
	combout => \ASR|D[15]~15_combout\);

-- Location: FF_X5_Y32_N9
\ASR|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[15]~15_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D15~q\);

-- Location: IOIBUF_X0_Y32_N22
\Registers_ALU[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(14),
	o => \Registers_ALU[14]~input_o\);

-- Location: LCCOMB_X5_Y34_N18
\LSRDataIn[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(14) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[14]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => LSRDataIn(14),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(14));

-- Location: LCCOMB_X4_Y32_N24
\ASR|D[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[14]~14_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(14)))) # (!\ASRReplace~combout\ & (\ASR|D15~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D15~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(14),
	combout => \ASR|D[14]~14_combout\);

-- Location: FF_X4_Y32_N25
\ASR|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[14]~14_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D14~q\);

-- Location: IOIBUF_X58_Y0_N8
\Registers_ALU[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(13),
	o => \Registers_ALU[13]~input_o\);

-- Location: LCCOMB_X4_Y34_N20
\LSRDataIn[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(13) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[13]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(13),
	datac => \Registers_ALU[13]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(13));

-- Location: LCCOMB_X3_Y32_N14
\ASR|D[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[13]~13_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(13)))) # (!\ASRReplace~combout\ & (\ASR|D14~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => \ASR|D14~q\,
	datad => LSRDataIn(13),
	combout => \ASR|D[13]~13_combout\);

-- Location: FF_X3_Y32_N15
\ASR|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[13]~13_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D13~q\);

-- Location: IOIBUF_X0_Y22_N22
\Registers_ALU[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(12),
	o => \Registers_ALU[12]~input_o\);

-- Location: LCCOMB_X3_Y34_N30
\LSRDataIn[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(12) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[12]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datac => LSRDataIn(12),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(12));

-- Location: LCCOMB_X2_Y33_N20
\ASR|D[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[12]~12_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(12)))) # (!\ASRReplace~combout\ & (\ASR|D13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D13~q\,
	datac => LSRDataIn(12),
	datad => \ASRReplace~combout\,
	combout => \ASR|D[12]~12_combout\);

-- Location: FF_X2_Y33_N21
\ASR|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[12]~12_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D12~q\);

-- Location: IOIBUF_X0_Y21_N22
\Registers_ALU[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(11),
	o => \Registers_ALU[11]~input_o\);

-- Location: LCCOMB_X3_Y34_N28
\LSRDataIn[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(11) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[11]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[11]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(11),
	combout => LSRDataIn(11));

-- Location: LCCOMB_X2_Y34_N28
\ASR|D[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[11]~11_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(11)))) # (!\ASRReplace~combout\ & (\ASR|D12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datac => \ASR|D12~q\,
	datad => LSRDataIn(11),
	combout => \ASR|D[11]~11_combout\);

-- Location: FF_X2_Y34_N29
\ASR|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[11]~11_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D11~q\);

-- Location: IOIBUF_X0_Y23_N22
\Registers_ALU[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(10),
	o => \Registers_ALU[10]~input_o\);

-- Location: LCCOMB_X3_Y34_N2
\LSRDataIn[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(10) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[10]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[10]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(10),
	combout => LSRDataIn(10));

-- Location: LCCOMB_X2_Y34_N30
\ASR|D[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[10]~10_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(10)))) # (!\ASRReplace~combout\ & (\ASR|D11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datab => \ASR|D11~q\,
	datad => LSRDataIn(10),
	combout => \ASR|D[10]~10_combout\);

-- Location: FF_X2_Y34_N31
\ASR|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[10]~10_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D10~q\);

-- Location: LCCOMB_X1_Y34_N8
\ASR|D[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[9]~9_combout\ = (\ASRReplace~combout\ & (LSRDataIn(9))) # (!\ASRReplace~combout\ & ((\ASR|D10~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datab => LSRDataIn(9),
	datad => \ASR|D10~q\,
	combout => \ASR|D[9]~9_combout\);

-- Location: FF_X1_Y34_N9
\ASR|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[9]~9_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D9~q\);

-- Location: IOIBUF_X0_Y30_N1
\Registers_ALU[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(8),
	o => \Registers_ALU[8]~input_o\);

-- Location: LCCOMB_X1_Y34_N30
\LSRDataIn[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(8) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[8]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(8),
	datab => \Registers_ALU[8]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(8));

-- Location: LCCOMB_X1_Y34_N26
\ASR|D[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[8]~8_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(8)))) # (!\ASRReplace~combout\ & (\ASR|D9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datab => \ASR|D9~q\,
	datac => LSRDataIn(8),
	combout => \ASR|D[8]~8_combout\);

-- Location: FF_X1_Y34_N27
\ASR|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[8]~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D8~q\);

-- Location: IOIBUF_X20_Y0_N15
\Registers_ALU[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(7),
	o => \Registers_ALU[7]~input_o\);

-- Location: LCCOMB_X4_Y34_N6
\LSRDataIn[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(7) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((\Registers_ALU[7]~input_o\))) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (LSRDataIn(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(7),
	datac => \Registers_ALU[7]~input_o\,
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(7));

-- Location: LCCOMB_X4_Y32_N22
\ASR|D[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[7]~7_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(7)))) # (!\ASRReplace~combout\ & (\ASR|D8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D8~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(7),
	combout => \ASR|D[7]~7_combout\);

-- Location: FF_X4_Y32_N23
\ASR|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[7]~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D7~q\);

-- Location: IOIBUF_X0_Y31_N15
\Registers_ALU[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(6),
	o => \Registers_ALU[6]~input_o\);

-- Location: LCCOMB_X4_Y34_N0
\LSRDataIn[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(6) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[6]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => LSRDataIn(6),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(6));

-- Location: LCCOMB_X4_Y35_N22
\ASR|D[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[6]~6_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(6)))) # (!\ASRReplace~combout\ & (\ASR|D7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D7~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(6),
	combout => \ASR|D[6]~6_combout\);

-- Location: FF_X4_Y35_N23
\ASR|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[6]~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D6~q\);

-- Location: LCCOMB_X5_Y33_N24
\ASR|D[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[5]~5_combout\ = (\ASRReplace~combout\ & (LSRDataIn(5))) # (!\ASRReplace~combout\ & ((\ASR|D6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => LSRDataIn(5),
	datad => \ASR|D6~q\,
	combout => \ASR|D[5]~5_combout\);

-- Location: FF_X5_Y33_N25
\ASR|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[5]~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D5~q\);

-- Location: IOIBUF_X0_Y27_N22
\Registers_ALU[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(4),
	o => \Registers_ALU[4]~input_o\);

-- Location: LCCOMB_X4_Y30_N22
\LSRDataIn[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(4) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[4]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[4]~input_o\,
	datac => LSRDataIn(4),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(4));

-- Location: LCCOMB_X5_Y33_N14
\ASR|D[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[4]~4_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(4)))) # (!\ASRReplace~combout\ & (\ASR|D5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASR|D5~q\,
	datac => \ASRReplace~combout\,
	datad => LSRDataIn(4),
	combout => \ASR|D[4]~4_combout\);

-- Location: FF_X5_Y33_N15
\ASR|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[4]~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D4~q\);

-- Location: IOIBUF_X0_Y19_N1
\Registers_ALU[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(3),
	o => \Registers_ALU[3]~input_o\);

-- Location: LCCOMB_X3_Y34_N20
\LSRDataIn[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(3) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[3]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datac => \Control_ALU[36]~inputclkctrl_outclk\,
	datad => LSRDataIn(3),
	combout => LSRDataIn(3));

-- Location: LCCOMB_X3_Y34_N26
\ASR|D[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[3]~3_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(3)))) # (!\ASRReplace~combout\ & (\ASR|D4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datac => \ASR|D4~q\,
	datad => LSRDataIn(3),
	combout => \ASR|D[3]~3_combout\);

-- Location: FF_X3_Y34_N27
\ASR|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[3]~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D3~q\);

-- Location: LCCOMB_X3_Y32_N26
\ASR|D[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[2]~2_combout\ = (\ASRReplace~combout\ & (LSRDataIn(2))) # (!\ASRReplace~combout\ & ((\ASR|D3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ASRReplace~combout\,
	datac => LSRDataIn(2),
	datad => \ASR|D3~q\,
	combout => \ASR|D[2]~2_combout\);

-- Location: FF_X3_Y32_N27
\ASR|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[2]~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D2~q\);

-- Location: IOIBUF_X0_Y29_N22
\Registers_ALU[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(1),
	o => \Registers_ALU[1]~input_o\);

-- Location: LCCOMB_X3_Y34_N22
\LSRDataIn[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(1) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[1]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[1]~input_o\,
	datac => LSRDataIn(1),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(1));

-- Location: LCCOMB_X2_Y33_N30
\ASR|D[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[1]~1_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(1)))) # (!\ASRReplace~combout\ & (\ASR|D2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASRReplace~combout\,
	datab => \ASR|D2~q\,
	datad => LSRDataIn(1),
	combout => \ASR|D[1]~1_combout\);

-- Location: FF_X2_Y33_N31
\ASR|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[1]~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D1~q\);

-- Location: IOIBUF_X0_Y35_N8
\Registers_ALU[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(0),
	o => \Registers_ALU[0]~input_o\);

-- Location: LCCOMB_X4_Y36_N26
\LSRDataIn[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- LSRDataIn(0) = (GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & (\Registers_ALU[0]~input_o\)) # (!GLOBAL(\Control_ALU[36]~inputclkctrl_outclk\) & ((LSRDataIn(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datac => LSRDataIn(0),
	datad => \Control_ALU[36]~inputclkctrl_outclk\,
	combout => LSRDataIn(0));

-- Location: LCCOMB_X4_Y36_N22
\ASR|D[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ASR|D[0]~0_combout\ = (\ASRReplace~combout\ & ((LSRDataIn(0)))) # (!\ASRReplace~combout\ & (\ASR|D1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D1~q\,
	datab => \ASRReplace~combout\,
	datac => LSRDataIn(0),
	combout => \ASR|D[0]~0_combout\);

-- Location: FF_X4_Y36_N23
\ASR|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \ASR|D[0]~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[20]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ASR|D0~q\);

-- Location: LCCOMB_X4_Y36_N20
\LS|D[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D\(0) = (LSRDataIn(0) & ((\Control_ALU[20]~input_o\) # ((\Control_ALU[36]~input_o\) # (\Control_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[20]~input_o\,
	datab => \Control_ALU[36]~input_o\,
	datac => LSRDataIn(0),
	datad => \Control_ALU[19]~input_o\,
	combout => \LS|D\(0));

-- Location: FF_X4_Y36_N21
\LS|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D\(0),
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D0~q\);

-- Location: IOIBUF_X0_Y34_N1
\Control_ALU[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(17),
	o => \Control_ALU[17]~input_o\);

-- Location: LCCOMB_X1_Y36_N30
LSRReplace : cycloneive_lcell_comb
-- Equation(s):
-- \LSRReplace~combout\ = (\Control_ALU[36]~input_o\) # ((\Control_ALU[20]~input_o\) # (\Control_ALU[18]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[36]~input_o\,
	datac => \Control_ALU[20]~input_o\,
	datad => \Control_ALU[18]~input_o\,
	combout => \LSRReplace~combout\);

-- Location: LCCOMB_X7_Y34_N4
\LSR|D[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D\(31) = (LSRDataIn(31) & ((\Control_ALU[18]~input_o\) # ((\Control_ALU[36]~input_o\) # (\Control_ALU[20]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[18]~input_o\,
	datab => \Control_ALU[36]~input_o\,
	datac => \Control_ALU[20]~input_o\,
	datad => LSRDataIn(31),
	combout => \LSR|D\(31));

-- Location: FF_X7_Y34_N5
\LSR|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D\(31),
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D31~q\);

-- Location: LCCOMB_X7_Y34_N26
\LSR|D[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[30]~30_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(30)))) # (!\LSRReplace~combout\ & (\LSR|D31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datab => \LSR|D31~q\,
	datac => LSRDataIn(30),
	combout => \LSR|D[30]~30_combout\);

-- Location: FF_X7_Y34_N27
\LSR|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[30]~30_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D30~q\);

-- Location: LCCOMB_X5_Y33_N12
\LSR|D[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[29]~29_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(29)))) # (!\LSRReplace~combout\ & (\LSR|D30~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => \LSR|D30~q\,
	datad => LSRDataIn(29),
	combout => \LSR|D[29]~29_combout\);

-- Location: FF_X5_Y33_N13
\LSR|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[29]~29_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D29~q\);

-- Location: LCCOMB_X6_Y33_N18
\LSR|D[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[28]~28_combout\ = (\LSRReplace~combout\ & (LSRDataIn(28))) # (!\LSRReplace~combout\ & ((\LSR|D29~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => LSRDataIn(28),
	datad => \LSR|D29~q\,
	combout => \LSR|D[28]~28_combout\);

-- Location: FF_X6_Y31_N7
\LSR|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LSR|D[28]~28_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D28~q\);

-- Location: LCCOMB_X7_Y28_N8
\LSR|D[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[27]~27_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(27)))) # (!\LSRReplace~combout\ & (\LSR|D28~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => \LSR|D28~q\,
	datad => LSRDataIn(27),
	combout => \LSR|D[27]~27_combout\);

-- Location: FF_X7_Y28_N9
\LSR|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[27]~27_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D27~q\);

-- Location: LCCOMB_X7_Y34_N24
\LSR|D[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[26]~26_combout\ = (\LSRReplace~combout\ & (LSRDataIn(26))) # (!\LSRReplace~combout\ & ((\LSR|D27~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => LSRDataIn(26),
	datad => \LSR|D27~q\,
	combout => \LSR|D[26]~26_combout\);

-- Location: FF_X8_Y31_N27
\LSR|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LSR|D[26]~26_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D26~q\);

-- Location: LCCOMB_X7_Y34_N12
\LSR|D[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[25]~25_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(25)))) # (!\LSRReplace~combout\ & (\LSR|D26~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D26~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(25),
	combout => \LSR|D[25]~25_combout\);

-- Location: FF_X7_Y34_N13
\LSR|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[25]~25_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D25~q\);

-- Location: LCCOMB_X7_Y34_N18
\LSR|D[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[24]~24_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(24)))) # (!\LSRReplace~combout\ & (\LSR|D25~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D25~q\,
	datab => \LSRReplace~combout\,
	datac => LSRDataIn(24),
	combout => \LSR|D[24]~24_combout\);

-- Location: LCCOMB_X6_Y33_N14
\LSR|D24~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D24~feeder_combout\ = \LSR|D[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LSR|D[24]~24_combout\,
	combout => \LSR|D24~feeder_combout\);

-- Location: FF_X6_Y33_N15
\LSR|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D24~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D24~q\);

-- Location: LCCOMB_X5_Y34_N14
\LSR|D[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[23]~23_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(23)))) # (!\LSRReplace~combout\ & (\LSR|D24~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D24~q\,
	datad => LSRDataIn(23),
	combout => \LSR|D[23]~23_combout\);

-- Location: FF_X5_Y34_N15
\LSR|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[23]~23_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D23~q\);

-- Location: LCCOMB_X5_Y34_N12
\LSR|D[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[22]~22_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(22)))) # (!\LSRReplace~combout\ & (\LSR|D23~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D23~q\,
	datad => LSRDataIn(22),
	combout => \LSR|D[22]~22_combout\);

-- Location: FF_X5_Y34_N13
\LSR|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[22]~22_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D22~q\);

-- Location: LCCOMB_X5_Y36_N28
\LSR|D[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[21]~21_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(21)))) # (!\LSRReplace~combout\ & (\LSR|D22~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => \LSR|D22~q\,
	datad => LSRDataIn(21),
	combout => \LSR|D[21]~21_combout\);

-- Location: FF_X5_Y36_N29
\LSR|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[21]~21_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D21~q\);

-- Location: LCCOMB_X5_Y32_N12
\LSR|D[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[20]~20_combout\ = (\LSRReplace~combout\ & (LSRDataIn(20))) # (!\LSRReplace~combout\ & ((\LSR|D21~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datab => LSRDataIn(20),
	datad => \LSR|D21~q\,
	combout => \LSR|D[20]~20_combout\);

-- Location: FF_X5_Y32_N13
\LSR|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[20]~20_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D20~q\);

-- Location: LCCOMB_X8_Y35_N8
\LSR|D[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[19]~19_combout\ = (\LSRReplace~combout\ & (LSRDataIn(19))) # (!\LSRReplace~combout\ & ((\LSR|D20~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(19),
	datac => \LSR|D20~q\,
	datad => \LSRReplace~combout\,
	combout => \LSR|D[19]~19_combout\);

-- Location: FF_X8_Y35_N9
\LSR|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[19]~19_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D19~q\);

-- Location: LCCOMB_X6_Y35_N28
\LSR|D[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[18]~18_combout\ = (\LSRReplace~combout\ & (LSRDataIn(18))) # (!\LSRReplace~combout\ & ((\LSR|D19~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => LSRDataIn(18),
	datad => \LSR|D19~q\,
	combout => \LSR|D[18]~18_combout\);

-- Location: FF_X6_Y35_N29
\LSR|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[18]~18_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D18~q\);

-- Location: LCCOMB_X7_Y34_N14
\LSR|D[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[17]~17_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(17)))) # (!\LSRReplace~combout\ & (\LSR|D18~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D18~q\,
	datad => LSRDataIn(17),
	combout => \LSR|D[17]~17_combout\);

-- Location: FF_X7_Y34_N15
\LSR|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[17]~17_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D17~q\);

-- Location: LCCOMB_X7_Y34_N8
\LSR|D[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[16]~16_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(16)))) # (!\LSRReplace~combout\ & (\LSR|D17~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D17~q\,
	datad => LSRDataIn(16),
	combout => \LSR|D[16]~16_combout\);

-- Location: FF_X7_Y34_N9
\LSR|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[16]~16_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D16~q\);

-- Location: LCCOMB_X6_Y32_N8
\LSR|D[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[15]~15_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(15)))) # (!\LSRReplace~combout\ & (\LSR|D16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSR|D16~q\,
	datac => LSRDataIn(15),
	datad => \LSRReplace~combout\,
	combout => \LSR|D[15]~15_combout\);

-- Location: FF_X6_Y32_N9
\LSR|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[15]~15_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D15~q\);

-- Location: LCCOMB_X5_Y32_N2
\LSR|D[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[14]~14_combout\ = (\LSRReplace~combout\ & (LSRDataIn(14))) # (!\LSRReplace~combout\ & ((\LSR|D15~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => LSRDataIn(14),
	datad => \LSR|D15~q\,
	combout => \LSR|D[14]~14_combout\);

-- Location: FF_X5_Y32_N3
\LSR|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[14]~14_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D14~q\);

-- Location: LCCOMB_X4_Y34_N26
\LSR|D[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[13]~13_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(13)))) # (!\LSRReplace~combout\ & (\LSR|D14~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D14~q\,
	datad => LSRDataIn(13),
	combout => \LSR|D[13]~13_combout\);

-- Location: FF_X4_Y34_N27
\LSR|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[13]~13_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D13~q\);

-- Location: LCCOMB_X3_Y33_N22
\LSR|D[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[12]~12_combout\ = (\LSRReplace~combout\ & (LSRDataIn(12))) # (!\LSRReplace~combout\ & ((\LSR|D13~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => LSRDataIn(12),
	datad => \LSR|D13~q\,
	combout => \LSR|D[12]~12_combout\);

-- Location: LCCOMB_X2_Y33_N6
\LSR|D12~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D12~feeder_combout\ = \LSR|D[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LSR|D[12]~12_combout\,
	combout => \LSR|D12~feeder_combout\);

-- Location: FF_X2_Y33_N7
\LSR|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D12~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D12~q\);

-- Location: LCCOMB_X4_Y34_N28
\LSR|D[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[11]~11_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(11)))) # (!\LSRReplace~combout\ & (\LSR|D12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSR|D12~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(11),
	combout => \LSR|D[11]~11_combout\);

-- Location: FF_X4_Y34_N29
\LSR|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[11]~11_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D11~q\);

-- Location: LCCOMB_X4_Y34_N14
\LSR|D[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[10]~10_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(10)))) # (!\LSRReplace~combout\ & (\LSR|D11~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSR|D11~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(10),
	combout => \LSR|D[10]~10_combout\);

-- Location: FF_X4_Y34_N15
\LSR|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[10]~10_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D10~q\);

-- Location: LCCOMB_X4_Y34_N12
\LSR|D[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[9]~9_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(9)))) # (!\LSRReplace~combout\ & (\LSR|D10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSRReplace~combout\,
	datac => \LSR|D10~q\,
	datad => LSRDataIn(9),
	combout => \LSR|D[9]~9_combout\);

-- Location: FF_X4_Y34_N13
\LSR|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[9]~9_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D9~q\);

-- Location: LCCOMB_X4_Y34_N10
\LSR|D[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[8]~8_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(8)))) # (!\LSRReplace~combout\ & (\LSR|D9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D9~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(8),
	combout => \LSR|D[8]~8_combout\);

-- Location: FF_X4_Y34_N11
\LSR|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[8]~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D8~q\);

-- Location: LCCOMB_X4_Y34_N8
\LSR|D[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[7]~7_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(7)))) # (!\LSRReplace~combout\ & (\LSR|D8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D8~q\,
	datab => \LSRReplace~combout\,
	datad => LSRDataIn(7),
	combout => \LSR|D[7]~7_combout\);

-- Location: FF_X4_Y34_N9
\LSR|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[7]~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D7~q\);

-- Location: LCCOMB_X3_Y35_N24
\LSR|D[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[6]~6_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(6)))) # (!\LSRReplace~combout\ & (\LSR|D7~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => \LSR|D7~q\,
	datad => LSRDataIn(6),
	combout => \LSR|D[6]~6_combout\);

-- Location: FF_X3_Y35_N25
\LSR|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[6]~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D6~q\);

-- Location: LCCOMB_X4_Y33_N22
\LSR|D[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[5]~5_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(5)))) # (!\LSRReplace~combout\ & (\LSR|D6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSR|D6~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(5),
	combout => \LSR|D[5]~5_combout\);

-- Location: FF_X4_Y33_N23
\LSR|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[5]~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D5~q\);

-- Location: LCCOMB_X5_Y33_N16
\LSR|D[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[4]~4_combout\ = (\LSRReplace~combout\ & (LSRDataIn(4))) # (!\LSRReplace~combout\ & ((\LSR|D5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datab => LSRDataIn(4),
	datad => \LSR|D5~q\,
	combout => \LSR|D[4]~4_combout\);

-- Location: FF_X5_Y33_N17
\LSR|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[4]~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D4~q\);

-- Location: LCCOMB_X4_Y34_N22
\LSR|D[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[3]~3_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(3)))) # (!\LSRReplace~combout\ & (\LSR|D4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSR|D4~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(3),
	combout => \LSR|D[3]~3_combout\);

-- Location: FF_X4_Y34_N23
\LSR|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[3]~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D3~q\);

-- Location: LCCOMB_X4_Y34_N16
\LSR|D[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[2]~2_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(2)))) # (!\LSRReplace~combout\ & (\LSR|D3~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datac => \LSR|D3~q\,
	datad => LSRDataIn(2),
	combout => \LSR|D[2]~2_combout\);

-- Location: LCCOMB_X3_Y33_N30
\LSR|D2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D2~feeder_combout\ = \LSR|D[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LSR|D[2]~2_combout\,
	combout => \LSR|D2~feeder_combout\);

-- Location: FF_X3_Y33_N31
\LSR|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D2~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D2~q\);

-- Location: LCCOMB_X2_Y33_N16
\LSR|D[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[1]~1_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(1)))) # (!\LSRReplace~combout\ & (\LSR|D2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSRReplace~combout\,
	datab => \LSR|D2~q\,
	datad => LSRDataIn(1),
	combout => \LSR|D[1]~1_combout\);

-- Location: FF_X2_Y33_N17
\LSR|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[1]~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D1~q\);

-- Location: LCCOMB_X3_Y36_N20
\LSR|D[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSR|D[0]~0_combout\ = (\LSRReplace~combout\ & ((LSRDataIn(0)))) # (!\LSRReplace~combout\ & (\LSR|D1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D1~q\,
	datac => \LSRReplace~combout\,
	datad => LSRDataIn(0),
	combout => \LSR|D[0]~0_combout\);

-- Location: FF_X3_Y36_N21
\LSR|D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LSR|D[0]~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[19]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LSR|D0~q\);

-- Location: LCCOMB_X4_Y36_N24
\ALU_Registers[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~0_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D0~q\) # ((\LS|D0~q\) # (\LSR|D0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D0~q\,
	datab => \LS|D0~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LSR|D0~q\,
	combout => \ALU_Registers[0]~0_combout\);

-- Location: IOIBUF_X0_Y34_N15
\Control_ALU[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(26),
	o => \Control_ALU[26]~input_o\);

-- Location: IOIBUF_X0_Y57_N22
\Control_ALU[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(25),
	o => \Control_ALU[25]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\Control_ALU[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(24),
	o => \Control_ALU[24]~input_o\);

-- Location: IOIBUF_X0_Y49_N1
\Control_ALU[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(15),
	o => \Control_ALU[15]~input_o\);

-- Location: IOIBUF_X0_Y62_N15
\Control_ALU[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(16),
	o => \Control_ALU[16]~input_o\);

-- Location: LCCOMB_X1_Y35_N8
\ALU_Registers[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~3_combout\ = (!\Control_ALU[25]~input_o\ & (!\Control_ALU[16]~input_o\ & ((\Control_ALU[24]~input_o\) # (\Control_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[25]~input_o\,
	datab => \Control_ALU[24]~input_o\,
	datac => \Control_ALU[15]~input_o\,
	datad => \Control_ALU[16]~input_o\,
	combout => \ALU_Registers[22]~3_combout\);

-- Location: LCCOMB_X4_Y30_N20
\ALU_Registers[22]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~4_combout\ = (\Control_ALU[26]~input_o\) # ((\Control_ALU[17]~input_o\) # (\ALU_Registers[22]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_Registers[22]~3_combout\,
	combout => \ALU_Registers[22]~4_combout\);

-- Location: LCCOMB_X4_Y34_N24
\ALU_Registers[22]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~1_combout\ = (\Control_ALU[25]~input_o\) # ((\Control_ALU[26]~input_o\) # ((\Control_ALU[17]~input_o\) # (\Control_ALU[16]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[25]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[17]~input_o\,
	datad => \Control_ALU[16]~input_o\,
	combout => \ALU_Registers[22]~1_combout\);

-- Location: IOIBUF_X0_Y43_N15
\Registers_ALU[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(32),
	o => \Registers_ALU[32]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\IR_ALU[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(13),
	o => \IR_ALU[13]~input_o\);

-- Location: IOIBUF_X0_Y33_N15
\Control_ALU[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(27),
	o => \Control_ALU[27]~input_o\);

-- Location: LCCOMB_X1_Y33_N22
\InputORB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[0]~0_combout\ = (\Control_ALU[24]~input_o\) # ((!\Control_ALU[15]~input_o\ & ((\Control_ALU[27]~input_o\) # (\Control_ALU[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[15]~input_o\,
	datab => \Control_ALU[27]~input_o\,
	datac => \Control_ALU[25]~input_o\,
	datad => \Control_ALU[24]~input_o\,
	combout => \InputORB[0]~0_combout\);

-- Location: LCCOMB_X7_Y35_N20
\InputORB[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[0]~1_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[32]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[13]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[32]~input_o\,
	datab => \IR_ALU[13]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[0]~1_combout\);

-- Location: LCCOMB_X1_Y35_N26
\ALU_Registers[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~10_combout\ = (!\Control_ALU[25]~input_o\ & !\Control_ALU[16]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_ALU[25]~input_o\,
	datad => \Control_ALU[16]~input_o\,
	combout => \ALU_Registers[22]~10_combout\);

-- Location: LCCOMB_X1_Y36_N28
\InputORB[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[0]~2_combout\ = ((\Control_ALU[24]~input_o\) # ((\Control_ALU[27]~input_o\) # (\Control_ALU[15]~input_o\))) # (!\ALU_Registers[22]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~10_combout\,
	datab => \Control_ALU[24]~input_o\,
	datac => \Control_ALU[27]~input_o\,
	datad => \Control_ALU[15]~input_o\,
	combout => \InputORB[0]~2_combout\);

-- Location: CLKCTRL_G0
\InputORB[0]~2clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \InputORB[0]~2clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \InputORB[0]~2clkctrl_outclk\);

-- Location: LCCOMB_X7_Y35_N14
\InputORB[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(0) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[0]~1_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[0]~1_combout\,
	datac => InputORB(0),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(0));

-- Location: IOIBUF_X0_Y23_N15
\IR_ALU[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(14),
	o => \IR_ALU[14]~input_o\);

-- Location: IOIBUF_X0_Y13_N8
\Control_ALU[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(9),
	o => \Control_ALU[9]~input_o\);

-- Location: IOIBUF_X0_Y24_N15
\Control_ALU[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(10),
	o => \Control_ALU[10]~input_o\);

-- Location: LCCOMB_X5_Y24_N0
\AddrBSelector[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrBSelector[5]~0_combout\ = (!\Control_ALU[9]~input_o\ & !\Control_ALU[10]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[9]~input_o\,
	datad => \Control_ALU[10]~input_o\,
	combout => \AddrBSelector[5]~0_combout\);

-- Location: IOIBUF_X25_Y73_N15
\Control_ALU[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(22),
	o => \Control_ALU[22]~input_o\);

-- Location: IOIBUF_X33_Y73_N1
\Control_ALU[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(21),
	o => \Control_ALU[21]~input_o\);

-- Location: IOIBUF_X45_Y73_N8
\Control_ALU[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(8),
	o => \Control_ALU[8]~input_o\);

-- Location: LCCOMB_X8_Y24_N20
\AddrBSelector[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrBSelector[4]~1_combout\ = (!\Control_ALU[22]~input_o\ & (!\Control_ALU[21]~input_o\ & !\Control_ALU[8]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[22]~input_o\,
	datac => \Control_ALU[21]~input_o\,
	datad => \Control_ALU[8]~input_o\,
	combout => \AddrBSelector[4]~1_combout\);

-- Location: IOIBUF_X0_Y8_N22
\Control_ALU[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(5),
	o => \Control_ALU[5]~input_o\);

-- Location: IOIBUF_X0_Y7_N8
\Control_ALU[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(4),
	o => \Control_ALU[4]~input_o\);

-- Location: LCCOMB_X3_Y24_N18
\AddrBSelector[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrBSelector[2]~4_combout\ = (!\Control_ALU[5]~input_o\ & !\Control_ALU[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[5]~input_o\,
	datac => \Control_ALU[4]~input_o\,
	combout => \AddrBSelector[2]~4_combout\);

-- Location: IOIBUF_X65_Y0_N8
\Control_ALU[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(6),
	o => \Control_ALU[6]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\Control_ALU[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(7),
	o => \Control_ALU[7]~input_o\);

-- Location: LCCOMB_X3_Y24_N10
\AddrBSelector[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- AddrBSelector(3) = (\Control_ALU[6]~input_o\) # (\Control_ALU[7]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_ALU[6]~input_o\,
	datad => \Control_ALU[7]~input_o\,
	combout => AddrBSelector(3));

-- Location: LCCOMB_X9_Y24_N4
\AdderInputB[1]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~70_combout\ = (\AddrBSelector[5]~0_combout\ & (\AddrBSelector[4]~1_combout\ & ((AddrBSelector(3)) # (!\AddrBSelector[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[5]~0_combout\,
	datab => \AddrBSelector[4]~1_combout\,
	datac => \AddrBSelector[2]~4_combout\,
	datad => AddrBSelector(3),
	combout => \AdderInputB[1]~70_combout\);

-- Location: IOIBUF_X0_Y10_N22
\IR_ALU[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(5),
	o => \IR_ALU[5]~input_o\);

-- Location: IOIBUF_X49_Y0_N8
\IR_ALU[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(1),
	o => \IR_ALU[1]~input_o\);

-- Location: LCCOMB_X9_Y24_N14
\AdderInputB[1]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~129_combout\ = ((\AddrBSelector[4]~1_combout\ & ((\Control_ALU[6]~input_o\) # (\Control_ALU[7]~input_o\)))) # (!\AddrBSelector[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[5]~0_combout\,
	datab => \AddrBSelector[4]~1_combout\,
	datac => \Control_ALU[6]~input_o\,
	datad => \Control_ALU[7]~input_o\,
	combout => \AdderInputB[1]~129_combout\);

-- Location: LCCOMB_X9_Y24_N10
\AdderInputB[1]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~71_combout\ = (\AddrBSelector[4]~1_combout\ & (!\Control_ALU[10]~input_o\ & !\Control_ALU[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AddrBSelector[4]~1_combout\,
	datac => \Control_ALU[10]~input_o\,
	datad => \Control_ALU[9]~input_o\,
	combout => \AdderInputB[1]~71_combout\);

-- Location: LCCOMB_X9_Y24_N12
\AdderInputB[0]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~82_combout\ = (\AdderInputB[1]~129_combout\ & ((\IR_ALU[1]~input_o\) # ((\AdderInputB[1]~71_combout\)))) # (!\AdderInputB[1]~129_combout\ & (((!\Registers_ALU[32]~input_o\ & !\AdderInputB[1]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[1]~input_o\,
	datab => \AdderInputB[1]~129_combout\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \AdderInputB[1]~71_combout\,
	combout => \AdderInputB[0]~82_combout\);

-- Location: LCCOMB_X9_Y24_N6
\AdderInputB[0]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~83_combout\ = (\AdderInputB[1]~70_combout\ & ((\AdderInputB[0]~82_combout\ & ((\IR_ALU[5]~input_o\))) # (!\AdderInputB[0]~82_combout\ & (\IR_ALU[14]~input_o\)))) # (!\AdderInputB[1]~70_combout\ & (((\AdderInputB[0]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[14]~input_o\,
	datab => \AdderInputB[1]~70_combout\,
	datac => \IR_ALU[5]~input_o\,
	datad => \AdderInputB[0]~82_combout\,
	combout => \AdderInputB[0]~83_combout\);

-- Location: IOIBUF_X18_Y0_N1
\Control_ALU[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(34),
	o => \Control_ALU[34]~input_o\);

-- Location: IOIBUF_X9_Y0_N8
\Control_ALU[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(33),
	o => \Control_ALU[33]~input_o\);

-- Location: IOIBUF_X11_Y0_N15
\Control_ALU[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(32),
	o => \Control_ALU[32]~input_o\);

-- Location: IOIBUF_X16_Y0_N8
\Control_ALU[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(35),
	o => \Control_ALU[35]~input_o\);

-- Location: LCCOMB_X8_Y20_N8
\AddrASelector[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~6_combout\ = (!\Control_ALU[34]~input_o\ & (!\Control_ALU[33]~input_o\ & (!\Control_ALU[32]~input_o\ & !\Control_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[34]~input_o\,
	datab => \Control_ALU[33]~input_o\,
	datac => \Control_ALU[32]~input_o\,
	datad => \Control_ALU[35]~input_o\,
	combout => \AddrASelector[1]~6_combout\);

-- Location: IOIBUF_X3_Y0_N15
\Control_ALU[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(11),
	o => \Control_ALU[11]~input_o\);

-- Location: IOIBUF_X0_Y24_N8
\Control_ALU[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(13),
	o => \Control_ALU[13]~input_o\);

-- Location: IOIBUF_X0_Y24_N1
\Control_ALU[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(12),
	o => \Control_ALU[12]~input_o\);

-- Location: LCCOMB_X5_Y24_N22
\AddrASelector[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~5_combout\ = (!\Control_ALU[11]~input_o\ & (!\Control_ALU[13]~input_o\ & !\Control_ALU[12]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[11]~input_o\,
	datab => \Control_ALU[13]~input_o\,
	datad => \Control_ALU[12]~input_o\,
	combout => \AddrASelector[1]~5_combout\);

-- Location: LCCOMB_X8_Y20_N16
\AddrBSelector[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrBSelector[7]~3_combout\ = (!\Control_ALU[32]~input_o\ & !\Control_ALU[33]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_ALU[32]~input_o\,
	datad => \Control_ALU[33]~input_o\,
	combout => \AddrBSelector[7]~3_combout\);

-- Location: LCCOMB_X9_Y23_N22
\AdderInputB[1]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~69_combout\ = (\Control_ALU[35]~input_o\) # ((\Control_ALU[34]~input_o\) # ((!\AddrASelector[1]~5_combout\ & \AddrBSelector[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[35]~input_o\,
	datab => \Control_ALU[34]~input_o\,
	datac => \AddrASelector[1]~5_combout\,
	datad => \AddrBSelector[7]~3_combout\,
	combout => \AdderInputB[1]~69_combout\);

-- Location: IOIBUF_X9_Y0_N1
\IR_ALU[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(0),
	o => \IR_ALU[0]~input_o\);

-- Location: LCCOMB_X9_Y23_N16
\AdderInputB[0]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~84_combout\ = (\AddrASelector[1]~6_combout\ & (\AdderInputB[0]~83_combout\ & (!\AdderInputB[1]~69_combout\))) # (!\AddrASelector[1]~6_combout\ & (((\AdderInputB[1]~69_combout\) # (\IR_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[0]~83_combout\,
	datab => \AddrASelector[1]~6_combout\,
	datac => \AdderInputB[1]~69_combout\,
	datad => \IR_ALU[0]~input_o\,
	combout => \AdderInputB[0]~84_combout\);

-- Location: IOIBUF_X54_Y0_N22
\IR_ALU[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(25),
	o => \IR_ALU[25]~input_o\);

-- Location: LCCOMB_X9_Y23_N14
\AdderInputB[0]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~85_combout\ = (\AdderInputB[0]~84_combout\ & (((\IR_ALU[25]~input_o\)) # (!\AdderInputB[1]~69_combout\))) # (!\AdderInputB[0]~84_combout\ & (\AdderInputB[1]~69_combout\ & ((\IR_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[0]~84_combout\,
	datab => \AdderInputB[1]~69_combout\,
	datac => \IR_ALU[25]~input_o\,
	datad => \IR_ALU[13]~input_o\,
	combout => \AdderInputB[0]~85_combout\);

-- Location: IOIBUF_X0_Y20_N15
\Control_ALU[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(14),
	o => \Control_ALU[14]~input_o\);

-- Location: LCCOMB_X9_Y23_N28
\AdderInputB[0]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~86_combout\ = (\Control_ALU[14]~input_o\ & ((!\IR_ALU[13]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AdderInputB[0]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[0]~85_combout\,
	datab => \IR_ALU[13]~input_o\,
	datac => \Control_ALU[14]~input_o\,
	combout => \AdderInputB[0]~86_combout\);

-- Location: LCCOMB_X8_Y20_N10
\AddrASelector[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~4_combout\ = (!\Control_ALU[34]~input_o\ & (!\Control_ALU[35]~input_o\ & (!\Control_ALU[14]~input_o\ & \AddrBSelector[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[34]~input_o\,
	datab => \Control_ALU[35]~input_o\,
	datac => \Control_ALU[14]~input_o\,
	datad => \AddrBSelector[7]~3_combout\,
	combout => \AddrASelector[1]~4_combout\);

-- Location: LCCOMB_X8_Y24_N26
\AddrASelector[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrASelector[1]~7_combout\ = (!AddrBSelector(3) & (!\Control_ALU[22]~input_o\ & (!\Control_ALU[21]~input_o\ & !\Control_ALU[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrBSelector(3),
	datab => \Control_ALU[22]~input_o\,
	datac => \Control_ALU[21]~input_o\,
	datad => \Control_ALU[8]~input_o\,
	combout => \AddrASelector[1]~7_combout\);

-- Location: IOIBUF_X0_Y60_N15
\Control_ALU[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(3),
	o => \Control_ALU[3]~input_o\);

-- Location: IOIBUF_X0_Y5_N15
\Control_ALU[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(2),
	o => \Control_ALU[2]~input_o\);

-- Location: LCCOMB_X3_Y24_N26
\AddrBSelector[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AddrBSelector[1]~2_combout\ = (!\Control_ALU[3]~input_o\ & !\Control_ALU[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_ALU[3]~input_o\,
	datad => \Control_ALU[2]~input_o\,
	combout => \AddrBSelector[1]~2_combout\);

-- Location: IOIBUF_X0_Y67_N22
\Control_ALU[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(1),
	o => \Control_ALU[1]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\Control_ALU[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(0),
	o => \Control_ALU[0]~input_o\);

-- Location: LCCOMB_X3_Y24_N6
\AdderInputB[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~20_combout\ = (((\Control_ALU[1]~input_o\) # (\Control_ALU[0]~input_o\)) # (!\AddrBSelector[2]~4_combout\)) # (!\AddrBSelector[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[1]~2_combout\,
	datab => \AddrBSelector[2]~4_combout\,
	datac => \Control_ALU[1]~input_o\,
	datad => \Control_ALU[0]~input_o\,
	combout => \AdderInputB[0]~20_combout\);

-- Location: LCCOMB_X4_Y24_N28
\AdderInputB[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~14_combout\ = (!\Control_ALU[13]~input_o\ & (!\Control_ALU[11]~input_o\ & (\AddrBSelector[5]~0_combout\ & !\Control_ALU[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[13]~input_o\,
	datab => \Control_ALU[11]~input_o\,
	datac => \AddrBSelector[5]~0_combout\,
	datad => \Control_ALU[12]~input_o\,
	combout => \AdderInputB[11]~14_combout\);

-- Location: LCCOMB_X4_Y24_N12
\AdderInputB[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[0]~21_combout\ = (((\AdderInputB[0]~20_combout\) # (!\AdderInputB[11]~14_combout\)) # (!\AddrASelector[1]~7_combout\)) # (!\AddrASelector[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AddrASelector[1]~7_combout\,
	datac => \AdderInputB[0]~20_combout\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[0]~21_combout\);

-- Location: CLKCTRL_G17
\AdderInputB[0]~21clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \AdderInputB[0]~21clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \AdderInputB[0]~21clkctrl_outclk\);

-- Location: LCCOMB_X9_Y23_N10
\AdderInputB[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(0) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[0]~86_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(0),
	datac => \AdderInputB[0]~86_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(0));

-- Location: LCCOMB_X8_Y24_N30
\AdderCarryIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderCarryIn~0_combout\ = (\Control_ALU[14]~input_o\) # (\Control_ALU[8]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Control_ALU[14]~input_o\,
	datad => \Control_ALU[8]~input_o\,
	combout => \AdderCarryIn~0_combout\);

-- Location: IOIBUF_X65_Y0_N1
\PC_ALU[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(0),
	o => \PC_ALU[0]~input_o\);

-- Location: LCCOMB_X5_Y24_N26
\AddrASelector[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- AddrASelector(1) = ((!\AddrASelector[1]~5_combout\) # (!\AddrASelector[1]~7_combout\)) # (!\AddrASelector[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AddrASelector[1]~7_combout\,
	datac => \AddrASelector[1]~5_combout\,
	combout => AddrASelector(1));

-- Location: LCCOMB_X10_Y23_N10
\AdderInputA[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~21_combout\ = (AddrASelector(1) & ((\Registers_ALU[0]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_ALU[0]~input_o\,
	datac => AddrASelector(1),
	datad => \Registers_ALU[0]~input_o\,
	combout => \AdderInputA[0]~21_combout\);

-- Location: LCCOMB_X3_Y24_N22
\AdderInputA[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~2_combout\ = (!\Control_ALU[5]~input_o\ & (!\Control_ALU[4]~input_o\ & !\Control_ALU[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[5]~input_o\,
	datac => \Control_ALU[4]~input_o\,
	datad => \Control_ALU[0]~input_o\,
	combout => \AdderInputA[0]~2_combout\);

-- Location: LCCOMB_X3_Y24_N12
\AdderInputA[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~1_combout\ = (\Control_ALU[9]~input_o\) # ((\Control_ALU[3]~input_o\) # ((\Control_ALU[1]~input_o\) # (\Control_ALU[10]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[9]~input_o\,
	datab => \Control_ALU[3]~input_o\,
	datac => \Control_ALU[1]~input_o\,
	datad => \Control_ALU[10]~input_o\,
	combout => \AdderInputA[0]~1_combout\);

-- Location: LCCOMB_X3_Y24_N2
\AdderInputA[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[0]~3_combout\ = (AddrASelector(1)) # ((\Control_ALU[2]~input_o\) # ((\AdderInputA[0]~1_combout\) # (!\AdderInputA[0]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datab => \Control_ALU[2]~input_o\,
	datac => \AdderInputA[0]~2_combout\,
	datad => \AdderInputA[0]~1_combout\,
	combout => \AdderInputA[0]~3_combout\);

-- Location: CLKCTRL_G16
\AdderInputA[0]~3clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \AdderInputA[0]~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \AdderInputA[0]~3clkctrl_outclk\);

-- Location: LCCOMB_X9_Y23_N4
\AdderInputA[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(0) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[0]~21_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[0]~21_combout\,
	datac => AdderInputA(0),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(0));

-- Location: LCCOMB_X8_Y24_N12
\CRAA32|Result[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(0) = AdderInputB(0) $ (AdderInputA(0) $ (((\Control_ALU[22]~input_o\) # (\AdderCarryIn~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(0),
	datab => \Control_ALU[22]~input_o\,
	datac => \AdderCarryIn~0_combout\,
	datad => AdderInputA(0),
	combout => \CRAA32|Result\(0));

-- Location: LCCOMB_X7_Y35_N4
\ALU_Registers[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~2_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[0]~input_o\) # ((InputORB(0))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => InputORB(0),
	datad => \CRAA32|Result\(0),
	combout => \ALU_Registers[0]~2_combout\);

-- Location: IOIBUF_X56_Y0_N1
\IR_ALU[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(8),
	o => \IR_ALU[8]~input_o\);

-- Location: IOIBUF_X0_Y42_N1
\Control_ALU[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(30),
	o => \Control_ALU[30]~input_o\);

-- Location: IOIBUF_X0_Y44_N15
\Control_ALU[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(28),
	o => \Control_ALU[28]~input_o\);

-- Location: LCCOMB_X7_Y35_N12
\InputANDB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[0]~0_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[32]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[32]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[13]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[32]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \IR_ALU[13]~input_o\,
	combout => \InputANDB[0]~0_combout\);

-- Location: LCCOMB_X7_Y35_N30
\InputANDB[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[0]~1_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[8]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[8]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[0]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \IR_ALU[8]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[0]~0_combout\,
	combout => \InputANDB[0]~1_combout\);

-- Location: LCCOMB_X3_Y30_N24
\InputANDB[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[0]~2_combout\ = (\Control_ALU[31]~input_o\) # ((\Control_ALU[28]~input_o\) # ((\Control_ALU[30]~input_o\) # (\Control_ALU[26]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[0]~2_combout\);

-- Location: LCCOMB_X1_Y30_N0
\InputANDB[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[0]~3_combout\ = (\InputANDB[0]~2_combout\) # (\Control_ALU[17]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \InputANDB[0]~2_combout\,
	datad => \Control_ALU[17]~input_o\,
	combout => \InputANDB[0]~3_combout\);

-- Location: CLKCTRL_G13
\InputANDB[0]~3clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \InputANDB[0]~3clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \InputANDB[0]~3clkctrl_outclk\);

-- Location: LCCOMB_X7_Y35_N0
\InputANDB[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(0) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[0]~1_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(0),
	datac => \InputANDB[0]~1_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(0));

-- Location: LCCOMB_X7_Y35_N2
\ALU_Registers[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~5_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[0]~input_o\ & ((InputANDB(0))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \ALU_Registers[0]~2_combout\,
	datad => InputANDB(0),
	combout => \ALU_Registers[0]~5_combout\);

-- Location: LCCOMB_X6_Y36_N24
\ALU_Registers[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~6_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[0]~0_combout\) # ((\ALU_Registers[0]~5_combout\ & !\Control_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[0]~0_combout\,
	datac => \ALU_Registers[0]~5_combout\,
	datad => \Control_ALU[17]~input_o\,
	combout => \ALU_Registers[0]~6_combout\);

-- Location: LCCOMB_X6_Y36_N14
\ALU_Registers[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]~7_combout\ = (\ALU_Registers[0]~6_combout\) # ((\Registers_ALU[32]~input_o\ & (\Registers_ALU[0]~input_o\ & \Control_ALU[31]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[0]~6_combout\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[0]~7_combout\);

-- Location: LCCOMB_X1_Y36_N24
\ALU_Registers[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~8_combout\ = (\Control_ALU[3]~input_o\) # ((\Control_ALU[1]~input_o\) # ((\Control_ALU[26]~input_o\) # (\Control_ALU[17]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[3]~input_o\,
	datab => \Control_ALU[1]~input_o\,
	datac => \Control_ALU[26]~input_o\,
	datad => \Control_ALU[17]~input_o\,
	combout => \ALU_Registers[31]~8_combout\);

-- Location: LCCOMB_X1_Y36_N18
\ALU_Registers[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~9_combout\ = (\Control_ALU[31]~input_o\) # ((\Control_ALU[13]~input_o\) # ((\Control_ALU[22]~input_o\) # (\ALU_Registers[31]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[13]~input_o\,
	datac => \Control_ALU[22]~input_o\,
	datad => \ALU_Registers[31]~8_combout\,
	combout => \ALU_Registers[31]~9_combout\);

-- Location: LCCOMB_X1_Y36_N20
\ALU_Registers[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~11_combout\ = ((\Control_ALU[24]~input_o\) # ((\Control_ALU[15]~input_o\) # (\ALU_Registers[31]~9_combout\))) # (!\ALU_Registers[22]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~10_combout\,
	datab => \Control_ALU[24]~input_o\,
	datac => \Control_ALU[15]~input_o\,
	datad => \ALU_Registers[31]~9_combout\,
	combout => \ALU_Registers[31]~11_combout\);

-- Location: CLKCTRL_G3
\ALU_Registers[31]~11clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ALU_Registers[31]~11clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ALU_Registers[31]~11clkctrl_outclk\);

-- Location: LCCOMB_X6_Y36_N18
\ALU_Registers[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[0]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[0]~7_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[0]~7_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[0]$latch~combout\,
	combout => \ALU_Registers[0]$latch~combout\);

-- Location: LCCOMB_X8_Y23_N18
\CRAA32|Carry[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[1]~14_combout\ = (AdderInputB(0) & ((\AdderCarryIn~0_combout\) # ((\Control_ALU[22]~input_o\) # (AdderInputA(0))))) # (!AdderInputB(0) & (AdderInputA(0) & ((\AdderCarryIn~0_combout\) # (\Control_ALU[22]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderCarryIn~0_combout\,
	datab => \Control_ALU[22]~input_o\,
	datac => AdderInputB(0),
	datad => AdderInputA(0),
	combout => \CRAA32|Carry[1]~14_combout\);

-- Location: IOIBUF_X40_Y73_N8
\PC_ALU[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(1),
	o => \PC_ALU[1]~input_o\);

-- Location: LCCOMB_X8_Y27_N30
\AdderInputA[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[1]~20_combout\ = (AddrASelector(1) & ((\Registers_ALU[1]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_ALU[1]~input_o\,
	datac => \Registers_ALU[1]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[1]~20_combout\);

-- Location: LCCOMB_X8_Y23_N22
\AdderInputA[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(1) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[1]~20_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[1]~20_combout\,
	datac => AdderInputA(1),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(1));

-- Location: IOIBUF_X0_Y18_N15
\IR_ALU[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(15),
	o => \IR_ALU[15]~input_o\);

-- Location: IOIBUF_X52_Y0_N8
\IR_ALU[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(2),
	o => \IR_ALU[2]~input_o\);

-- Location: IOIBUF_X0_Y29_N15
\Registers_ALU[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(33),
	o => \Registers_ALU[33]~input_o\);

-- Location: LCCOMB_X9_Y24_N16
\AdderInputB[1]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~77_combout\ = (\AdderInputB[1]~129_combout\ & ((\IR_ALU[2]~input_o\) # ((\AdderInputB[1]~71_combout\)))) # (!\AdderInputB[1]~129_combout\ & (((!\Registers_ALU[33]~input_o\ & !\AdderInputB[1]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[2]~input_o\,
	datab => \AdderInputB[1]~129_combout\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \AdderInputB[1]~71_combout\,
	combout => \AdderInputB[1]~77_combout\);

-- Location: IOIBUF_X69_Y0_N1
\IR_ALU[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(6),
	o => \IR_ALU[6]~input_o\);

-- Location: LCCOMB_X9_Y24_N22
\AdderInputB[1]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~78_combout\ = (\AdderInputB[1]~70_combout\ & ((\AdderInputB[1]~77_combout\ & ((\IR_ALU[6]~input_o\))) # (!\AdderInputB[1]~77_combout\ & (\IR_ALU[15]~input_o\)))) # (!\AdderInputB[1]~70_combout\ & (((\AdderInputB[1]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[15]~input_o\,
	datab => \AdderInputB[1]~70_combout\,
	datac => \AdderInputB[1]~77_combout\,
	datad => \IR_ALU[6]~input_o\,
	combout => \AdderInputB[1]~78_combout\);

-- Location: LCCOMB_X9_Y23_N2
\AdderInputB[1]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~79_combout\ = (\AddrASelector[1]~6_combout\ & (((!\AdderInputB[1]~69_combout\ & \AdderInputB[1]~78_combout\)))) # (!\AddrASelector[1]~6_combout\ & ((\IR_ALU[1]~input_o\) # ((\AdderInputB[1]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[1]~input_o\,
	datab => \AddrASelector[1]~6_combout\,
	datac => \AdderInputB[1]~69_combout\,
	datad => \AdderInputB[1]~78_combout\,
	combout => \AdderInputB[1]~79_combout\);

-- Location: IOIBUF_X67_Y0_N15
\IR_ALU[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(26),
	o => \IR_ALU[26]~input_o\);

-- Location: LCCOMB_X9_Y23_N8
\AdderInputB[1]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~80_combout\ = (\AdderInputB[1]~69_combout\ & ((\AdderInputB[1]~79_combout\ & ((\IR_ALU[26]~input_o\))) # (!\AdderInputB[1]~79_combout\ & (\IR_ALU[14]~input_o\)))) # (!\AdderInputB[1]~69_combout\ & (((\AdderInputB[1]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[14]~input_o\,
	datab => \AdderInputB[1]~69_combout\,
	datac => \AdderInputB[1]~79_combout\,
	datad => \IR_ALU[26]~input_o\,
	combout => \AdderInputB[1]~80_combout\);

-- Location: LCCOMB_X9_Y23_N6
\AdderInputB[1]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[1]~81_combout\ = (\Control_ALU[14]~input_o\ & ((!\IR_ALU[14]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AdderInputB[1]~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[1]~80_combout\,
	datad => \IR_ALU[14]~input_o\,
	combout => \AdderInputB[1]~81_combout\);

-- Location: LCCOMB_X9_Y23_N18
\AdderInputB[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(1) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[1]~81_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[1]~81_combout\,
	datab => AdderInputB(1),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(1));

-- Location: LCCOMB_X8_Y24_N18
\CRAA32|Result[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[1]~1_combout\ = \CRAA32|Carry[1]~14_combout\ $ (AdderInputA(1) $ (AdderInputB(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Carry[1]~14_combout\,
	datac => AdderInputA(1),
	datad => AdderInputB(1),
	combout => \CRAA32|Result[1]~1_combout\);

-- Location: LCCOMB_X1_Y33_N28
\InputORB[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[1]~3_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[33]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[14]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[33]~input_o\,
	combout => \InputORB[1]~3_combout\);

-- Location: LCCOMB_X1_Y33_N10
\InputORB[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(1) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[1]~3_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(1),
	datac => \InputORB[1]~3_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(1));

-- Location: LCCOMB_X1_Y33_N4
\ALU_Registers[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~13_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[1]~input_o\) # ((InputORB(1))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \CRAA32|Result[1]~1_combout\,
	datad => InputORB(1),
	combout => \ALU_Registers[1]~13_combout\);

-- Location: IOIBUF_X0_Y16_N22
\IR_ALU[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(9),
	o => \IR_ALU[9]~input_o\);

-- Location: LCCOMB_X1_Y33_N20
\InputANDB[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[1]~4_combout\ = (\Control_ALU[28]~input_o\ & (\Registers_ALU[33]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & (\Registers_ALU[33]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\IR_ALU[14]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[28]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \IR_ALU[14]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[1]~4_combout\);

-- Location: LCCOMB_X1_Y33_N14
\InputANDB[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[1]~5_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[9]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[9]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[9]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \InputANDB[1]~4_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[1]~5_combout\);

-- Location: LCCOMB_X1_Y33_N16
\InputANDB[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(1) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[1]~5_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[1]~5_combout\,
	datac => InputANDB(1),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(1));

-- Location: LCCOMB_X1_Y33_N26
\ALU_Registers[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~14_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[1]~input_o\ & ((InputANDB(1))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[1]~13_combout\,
	datad => InputANDB(1),
	combout => \ALU_Registers[1]~14_combout\);

-- Location: LCCOMB_X5_Y36_N26
\LSReplace~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LSReplace~0_combout\ = (\Control_ALU[36]~input_o\) # ((\Control_ALU[19]~input_o\) # (\Control_ALU[20]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[36]~input_o\,
	datab => \Control_ALU[19]~input_o\,
	datac => \Control_ALU[20]~input_o\,
	combout => \LSReplace~0_combout\);

-- Location: LCCOMB_X3_Y33_N24
\LS|D[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[1]~0_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(1)))) # (!\LSReplace~0_combout\ & (\LS|D0~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D0~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(1),
	combout => \LS|D[1]~0_combout\);

-- Location: FF_X3_Y33_N25
\LS|D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[1]~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D1~q\);

-- Location: LCCOMB_X2_Y33_N12
\ALU_Registers[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~12_combout\ = (\Control_ALU[17]~input_o\ & ((\LSR|D1~q\) # ((\ASR|D1~q\) # (\LS|D1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LSR|D1~q\,
	datac => \ASR|D1~q\,
	datad => \LS|D1~q\,
	combout => \ALU_Registers[1]~12_combout\);

-- Location: LCCOMB_X2_Y33_N22
\ALU_Registers[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~15_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[1]~12_combout\) # ((\ALU_Registers[1]~14_combout\ & !\Control_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[1]~14_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_Registers[1]~12_combout\,
	combout => \ALU_Registers[1]~15_combout\);

-- Location: LCCOMB_X4_Y33_N24
\Mul|Add32A|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry~0_combout\ = (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[32]~input_o\) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|Add32A|Carry~0_combout\);

-- Location: LCCOMB_X4_Y33_N10
\Mul|FPP0|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[1]~input_o\ $ (((\Registers_ALU[33]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (((!\Registers_ALU[0]~input_o\ & \Registers_ALU[33]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X2_Y33_N24
\ALU_Registers[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]~16_combout\ = (\ALU_Registers[1]~15_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32A|Carry~0_combout\ $ (\Mul|FPP0|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[1]~15_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32A|Carry~0_combout\,
	datad => \Mul|FPP0|BPP1|PartialProduct~0_combout\,
	combout => \ALU_Registers[1]~16_combout\);

-- Location: LCCOMB_X2_Y33_N10
\ALU_Registers[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[1]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[1]~16_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[1]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[1]~16_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[1]$latch~combout\,
	combout => \ALU_Registers[1]$latch~combout\);

-- Location: LCCOMB_X4_Y33_N0
\Mul|FPP0|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[2]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[1]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[2]~input_o\,
	combout => \Mul|FPP0|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X4_Y33_N2
\Mul|Add32A|Result[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[2]~0_combout\ = \Mul|FPP0|BPP2|PartialProduct~0_combout\ $ (((!\Mul|Add32A|Carry~0_combout\) # (!\Mul|FPP0|BPP1|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP1|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP2|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry~0_combout\,
	combout => \Mul|Add32A|Result[2]~0_combout\);

-- Location: IOIBUF_X23_Y73_N1
\Registers_ALU[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(34),
	o => \Registers_ALU[34]~input_o\);

-- Location: LCCOMB_X9_Y30_N4
\Mul|BD1|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD1|Select_M~combout\ = \Registers_ALU[33]~input_o\ $ (\Registers_ALU[34]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[34]~input_o\,
	combout => \Mul|BD1|Select_M~combout\);

-- Location: LCCOMB_X5_Y32_N0
\ALU_Registers[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~17_combout\ = (\Control_ALU[31]~input_o\ & (\Mul|Add32A|Result[2]~0_combout\ $ (((!\Mul|BD1|Select_M~combout\) # (!\Registers_ALU[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[2]~0_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[2]~17_combout\);

-- Location: LCCOMB_X3_Y32_N0
\LS|D[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[2]~1_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(2)))) # (!\LSReplace~0_combout\ & (\LS|D1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D1~q\,
	datab => \LSReplace~0_combout\,
	datac => LSRDataIn(2),
	combout => \LS|D[2]~1_combout\);

-- Location: FF_X3_Y32_N1
\LS|D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[2]~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D2~q\);

-- Location: LCCOMB_X3_Y32_N24
\ALU_Registers[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~18_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D2~q\) # ((\LS|D2~q\) # (\LSR|D2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D2~q\,
	datab => \LS|D2~q\,
	datac => \LSR|D2~q\,
	datad => \Control_ALU[17]~input_o\,
	combout => \ALU_Registers[2]~18_combout\);

-- Location: LCCOMB_X8_Y23_N28
\CRAA32|Carry[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[2]~15_combout\ = (\CRAA32|Carry[1]~14_combout\ & ((AdderInputB(1)) # (AdderInputA(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(1),
	datac => AdderInputA(1),
	datad => \CRAA32|Carry[1]~14_combout\,
	combout => \CRAA32|Carry[2]~15_combout\);

-- Location: LCCOMB_X8_Y23_N8
\CRAA32|Carry[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[2]~13_combout\ = (AdderInputA(1) & AdderInputB(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(1),
	datad => AdderInputB(1),
	combout => \CRAA32|Carry[2]~13_combout\);

-- Location: IOIBUF_X0_Y16_N15
\PC_ALU[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(2),
	o => \PC_ALU[2]~input_o\);

-- Location: LCCOMB_X7_Y24_N24
\AdderInputA[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[2]~22_combout\ = (AddrASelector(1) & (\Registers_ALU[2]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \Registers_ALU[2]~input_o\,
	datad => \PC_ALU[2]~input_o\,
	combout => \AdderInputA[2]~22_combout\);

-- Location: LCCOMB_X7_Y24_N26
\AdderInputA[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(2) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[2]~22_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(2),
	datac => \AdderInputA[2]~22_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(2));

-- Location: IOIBUF_X0_Y12_N22
\IR_ALU[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(27),
	o => \IR_ALU[27]~input_o\);

-- Location: IOIBUF_X47_Y0_N1
\IR_ALU[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(3),
	o => \IR_ALU[3]~input_o\);

-- Location: IOIBUF_X11_Y0_N8
\IR_ALU[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(7),
	o => \IR_ALU[7]~input_o\);

-- Location: IOIBUF_X0_Y21_N15
\IR_ALU[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(16),
	o => \IR_ALU[16]~input_o\);

-- Location: LCCOMB_X3_Y24_N28
\AdderInputB[2]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~88_combout\ = (\AddrBSelector[2]~4_combout\ & (((\Control_ALU[2]~input_o\) # (\Control_ALU[3]~input_o\)))) # (!\AddrBSelector[2]~4_combout\ & (\IR_ALU[16]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[16]~input_o\,
	datab => \Control_ALU[2]~input_o\,
	datac => \Control_ALU[3]~input_o\,
	datad => \AddrBSelector[2]~4_combout\,
	combout => \AdderInputB[2]~88_combout\);

-- Location: LCCOMB_X3_Y24_N16
\AdderInputB[2]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~130_combout\ = (\Control_ALU[6]~input_o\ & (\IR_ALU[7]~input_o\)) # (!\Control_ALU[6]~input_o\ & ((\Control_ALU[7]~input_o\ & (\IR_ALU[7]~input_o\)) # (!\Control_ALU[7]~input_o\ & ((\AdderInputB[2]~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[7]~input_o\,
	datab => \AdderInputB[2]~88_combout\,
	datac => \Control_ALU[6]~input_o\,
	datad => \Control_ALU[7]~input_o\,
	combout => \AdderInputB[2]~130_combout\);

-- Location: LCCOMB_X5_Y24_N16
\AdderInputB[2]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~89_combout\ = (\AddrBSelector[5]~0_combout\ & ((\AddrBSelector[4]~1_combout\ & ((\AdderInputB[2]~130_combout\))) # (!\AddrBSelector[4]~1_combout\ & (!\Registers_ALU[34]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[34]~input_o\,
	datab => \AddrBSelector[5]~0_combout\,
	datac => \AdderInputB[2]~130_combout\,
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[2]~89_combout\);

-- Location: LCCOMB_X8_Y20_N14
\AdderInputB[2]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~90_combout\ = (\AddrASelector[1]~5_combout\ & ((\AdderInputB[2]~89_combout\) # ((\IR_ALU[3]~input_o\ & !\AddrBSelector[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~5_combout\,
	datab => \IR_ALU[3]~input_o\,
	datac => \AdderInputB[2]~89_combout\,
	datad => \AddrBSelector[5]~0_combout\,
	combout => \AdderInputB[2]~90_combout\);

-- Location: LCCOMB_X8_Y20_N28
\AdderInputB[2]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~87_combout\ = (\IR_ALU[15]~input_o\ & ((\Control_ALU[13]~input_o\) # ((\Control_ALU[11]~input_o\) # (\Control_ALU[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[15]~input_o\,
	datab => \Control_ALU[13]~input_o\,
	datac => \Control_ALU[11]~input_o\,
	datad => \Control_ALU[12]~input_o\,
	combout => \AdderInputB[2]~87_combout\);

-- Location: LCCOMB_X8_Y20_N0
\AdderInputB[2]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~91_combout\ = (\AddrBSelector[7]~3_combout\ & ((\AdderInputB[2]~90_combout\) # ((\AdderInputB[2]~87_combout\)))) # (!\AddrBSelector[7]~3_combout\ & (((\IR_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[2]~90_combout\,
	datab => \AddrBSelector[7]~3_combout\,
	datac => \IR_ALU[2]~input_o\,
	datad => \AdderInputB[2]~87_combout\,
	combout => \AdderInputB[2]~91_combout\);

-- Location: LCCOMB_X8_Y20_N30
\AdderInputB[2]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~92_combout\ = (\Control_ALU[34]~input_o\ & (\IR_ALU[27]~input_o\)) # (!\Control_ALU[34]~input_o\ & ((\Control_ALU[35]~input_o\ & (\IR_ALU[27]~input_o\)) # (!\Control_ALU[35]~input_o\ & ((\AdderInputB[2]~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[27]~input_o\,
	datab => \Control_ALU[34]~input_o\,
	datac => \AdderInputB[2]~91_combout\,
	datad => \Control_ALU[35]~input_o\,
	combout => \AdderInputB[2]~92_combout\);

-- Location: LCCOMB_X8_Y20_N4
\AdderInputB[2]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[2]~93_combout\ = (\Control_ALU[14]~input_o\ & (!\IR_ALU[15]~input_o\)) # (!\Control_ALU[14]~input_o\ & ((\AdderInputB[2]~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[15]~input_o\,
	datab => \Control_ALU[14]~input_o\,
	datad => \AdderInputB[2]~92_combout\,
	combout => \AdderInputB[2]~93_combout\);

-- Location: LCCOMB_X8_Y20_N2
\AdderInputB[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(2) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[2]~93_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(2),
	datac => \AdderInputB[2]~93_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(2));

-- Location: LCCOMB_X7_Y24_N22
\CRAA32|Result[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(2) = AdderInputA(2) $ (AdderInputB(2) $ (((\CRAA32|Carry[2]~15_combout\) # (\CRAA32|Carry[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[2]~15_combout\,
	datab => \CRAA32|Carry[2]~13_combout\,
	datac => AdderInputA(2),
	datad => AdderInputB(2),
	combout => \CRAA32|Result\(2));

-- Location: LCCOMB_X1_Y33_N24
\InputORB[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[2]~4_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[34]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[15]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[34]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \IR_ALU[15]~input_o\,
	combout => \InputORB[2]~4_combout\);

-- Location: LCCOMB_X2_Y32_N8
\InputORB[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(2) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[2]~4_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[2]~4_combout\,
	datab => InputORB(2),
	datac => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(2));

-- Location: LCCOMB_X2_Y32_N14
\ALU_Registers[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~19_combout\ = (\ALU_Registers[22]~1_combout\ & (((InputORB(2)) # (\Registers_ALU[2]~input_o\)))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \CRAA32|Result\(2),
	datac => InputORB(2),
	datad => \Registers_ALU[2]~input_o\,
	combout => \ALU_Registers[2]~19_combout\);

-- Location: IOIBUF_X31_Y0_N1
\IR_ALU[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(10),
	o => \IR_ALU[10]~input_o\);

-- Location: LCCOMB_X1_Y33_N30
\InputANDB[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[2]~6_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[34]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[34]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[28]~input_o\,
	datab => \IR_ALU[15]~input_o\,
	datac => \Registers_ALU[34]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[2]~6_combout\);

-- Location: LCCOMB_X1_Y32_N30
\InputANDB[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[2]~7_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[10]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[10]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[2]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[10]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \InputANDB[2]~6_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[2]~7_combout\);

-- Location: LCCOMB_X2_Y32_N10
\InputANDB[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(2) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[2]~7_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputANDB(2),
	datab => \InputANDB[2]~7_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(2));

-- Location: LCCOMB_X2_Y32_N20
\ALU_CSR[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[2]~0_combout\ = (\Registers_ALU[2]~input_o\ & InputANDB(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[2]~input_o\,
	datad => InputANDB(2),
	combout => \ALU_CSR[2]~0_combout\);

-- Location: LCCOMB_X2_Y32_N28
\ALU_Registers[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~20_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[2]~0_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[2]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[2]~19_combout\,
	datad => \ALU_CSR[2]~0_combout\,
	combout => \ALU_Registers[2]~20_combout\);

-- Location: LCCOMB_X3_Y32_N6
\ALU_Registers[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]~21_combout\ = (\ALU_Registers[2]~17_combout\) # ((!\Control_ALU[31]~input_o\ & ((\ALU_Registers[2]~18_combout\) # (\ALU_Registers[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[2]~17_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \ALU_Registers[2]~18_combout\,
	datad => \ALU_Registers[2]~20_combout\,
	combout => \ALU_Registers[2]~21_combout\);

-- Location: LCCOMB_X3_Y32_N8
\ALU_Registers[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[2]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[2]~21_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[2]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[2]~21_combout\,
	datac => \ALU_Registers[2]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[2]$latch~combout\);

-- Location: IOIBUF_X69_Y0_N8
\IR_ALU[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(28),
	o => \IR_ALU[28]~input_o\);

-- Location: IOIBUF_X23_Y73_N8
\IR_ALU[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(17),
	o => \IR_ALU[17]~input_o\);

-- Location: IOIBUF_X0_Y34_N22
\Registers_ALU[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(35),
	o => \Registers_ALU[35]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\IR_ALU[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(4),
	o => \IR_ALU[4]~input_o\);

-- Location: LCCOMB_X9_Y24_N0
\AdderInputB[3]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~72_combout\ = (\AdderInputB[1]~129_combout\ & (((\IR_ALU[4]~input_o\) # (\AdderInputB[1]~71_combout\)))) # (!\AdderInputB[1]~129_combout\ & (!\Registers_ALU[35]~input_o\ & ((!\AdderInputB[1]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \AdderInputB[1]~129_combout\,
	datac => \IR_ALU[4]~input_o\,
	datad => \AdderInputB[1]~71_combout\,
	combout => \AdderInputB[3]~72_combout\);

-- Location: LCCOMB_X9_Y24_N2
\AdderInputB[3]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~73_combout\ = (\AdderInputB[3]~72_combout\ & (((\IR_ALU[8]~input_o\) # (!\AdderInputB[1]~70_combout\)))) # (!\AdderInputB[3]~72_combout\ & (\IR_ALU[17]~input_o\ & (\AdderInputB[1]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[17]~input_o\,
	datab => \AdderInputB[3]~72_combout\,
	datac => \AdderInputB[1]~70_combout\,
	datad => \IR_ALU[8]~input_o\,
	combout => \AdderInputB[3]~73_combout\);

-- Location: LCCOMB_X9_Y23_N20
\AdderInputB[3]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~74_combout\ = (\AddrASelector[1]~6_combout\ & (((!\AdderInputB[1]~69_combout\ & \AdderInputB[3]~73_combout\)))) # (!\AddrASelector[1]~6_combout\ & ((\IR_ALU[3]~input_o\) # ((\AdderInputB[1]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[3]~input_o\,
	datab => \AddrASelector[1]~6_combout\,
	datac => \AdderInputB[1]~69_combout\,
	datad => \AdderInputB[3]~73_combout\,
	combout => \AdderInputB[3]~74_combout\);

-- Location: LCCOMB_X9_Y23_N26
\AdderInputB[3]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~75_combout\ = (\AdderInputB[1]~69_combout\ & ((\AdderInputB[3]~74_combout\ & (\IR_ALU[28]~input_o\)) # (!\AdderInputB[3]~74_combout\ & ((\IR_ALU[16]~input_o\))))) # (!\AdderInputB[1]~69_combout\ & (((\AdderInputB[3]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[28]~input_o\,
	datab => \AdderInputB[1]~69_combout\,
	datac => \IR_ALU[16]~input_o\,
	datad => \AdderInputB[3]~74_combout\,
	combout => \AdderInputB[3]~75_combout\);

-- Location: LCCOMB_X9_Y23_N0
\AdderInputB[3]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[3]~76_combout\ = (\Control_ALU[14]~input_o\ & ((!\IR_ALU[16]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AdderInputB[3]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[3]~75_combout\,
	datab => \IR_ALU[16]~input_o\,
	datad => \Control_ALU[14]~input_o\,
	combout => \AdderInputB[3]~76_combout\);

-- Location: LCCOMB_X9_Y23_N24
\AdderInputB[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(3) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[3]~76_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[3]~76_combout\,
	datac => AdderInputB(3),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(3));

-- Location: IOIBUF_X42_Y73_N8
\PC_ALU[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(3),
	o => \PC_ALU[3]~input_o\);

-- Location: LCCOMB_X10_Y23_N4
\AdderInputA[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[3]~19_combout\ = (AddrASelector(1) & (\Registers_ALU[3]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datac => AddrASelector(1),
	datad => \PC_ALU[3]~input_o\,
	combout => \AdderInputA[3]~19_combout\);

-- Location: LCCOMB_X10_Y23_N26
\AdderInputA[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(3) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[3]~19_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[3]~19_combout\,
	datac => AdderInputA(3),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(3));

-- Location: LCCOMB_X8_Y23_N14
\CRAA32|Carry[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[3]~16_combout\ = (AdderInputA(2) & ((AdderInputB(2)) # ((\CRAA32|Carry[2]~13_combout\) # (\CRAA32|Carry[2]~15_combout\)))) # (!AdderInputA(2) & (AdderInputB(2) & ((\CRAA32|Carry[2]~13_combout\) # (\CRAA32|Carry[2]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(2),
	datab => AdderInputB(2),
	datac => \CRAA32|Carry[2]~13_combout\,
	datad => \CRAA32|Carry[2]~15_combout\,
	combout => \CRAA32|Carry[3]~16_combout\);

-- Location: LCCOMB_X10_Y23_N22
\CRAA32|Result[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[3]~2_combout\ = AdderInputB(3) $ (AdderInputA(3) $ (\CRAA32|Carry[3]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(3),
	datac => AdderInputA(3),
	datad => \CRAA32|Carry[3]~16_combout\,
	combout => \CRAA32|Result[3]~2_combout\);

-- Location: LCCOMB_X2_Y31_N30
\InputORB[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[3]~5_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[35]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[16]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[16]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \InputORB[3]~5_combout\);

-- Location: LCCOMB_X2_Y31_N24
\InputORB[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(3) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[3]~5_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[3]~5_combout\,
	datac => InputORB(3),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(3));

-- Location: LCCOMB_X2_Y31_N6
\ALU_Registers[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~23_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[3]~input_o\) # (InputORB(3))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[3]~2_combout\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => InputORB(3),
	combout => \ALU_Registers[3]~23_combout\);

-- Location: IOIBUF_X0_Y55_N15
\IR_ALU[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(11),
	o => \IR_ALU[11]~input_o\);

-- Location: LCCOMB_X2_Y31_N26
\InputANDB[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[3]~8_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[35]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[35]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \IR_ALU[16]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \InputANDB[3]~8_combout\);

-- Location: LCCOMB_X2_Y31_N28
\InputANDB[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[3]~9_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[11]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[11]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[3]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[11]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \Control_ALU[31]~input_o\,
	datad => \InputANDB[3]~8_combout\,
	combout => \InputANDB[3]~9_combout\);

-- Location: LCCOMB_X2_Y31_N10
\InputANDB[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(3) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[3]~9_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputANDB(3),
	datab => \InputANDB[3]~9_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(3));

-- Location: LCCOMB_X2_Y31_N20
\ALU_CSR[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[3]~1_combout\ = (\Registers_ALU[3]~input_o\ & InputANDB(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[3]~input_o\,
	datad => InputANDB(3),
	combout => \ALU_CSR[3]~1_combout\);

-- Location: LCCOMB_X2_Y31_N0
\ALU_Registers[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~24_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[3]~1_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[3]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[3]~23_combout\,
	datad => \ALU_CSR[3]~1_combout\,
	combout => \ALU_Registers[3]~24_combout\);

-- Location: LCCOMB_X9_Y30_N16
\Mul|FPP1|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP0|PartialProduct~combout\ = \Registers_ALU[35]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[33]~input_o\ $ (\Registers_ALU[34]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[34]~input_o\,
	combout => \Mul|FPP1|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X4_Y33_N12
\Mul|Add32A|Carry[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[3]~1_combout\ = (\Mul|FPP0|BPP2|PartialProduct~0_combout\ & ((\Mul|FPP1|BPP0|PartialProduct~combout\) # ((\Mul|FPP0|BPP1|PartialProduct~0_combout\ & \Mul|Add32A|Carry~0_combout\)))) # (!\Mul|FPP0|BPP2|PartialProduct~0_combout\ & 
-- (\Mul|FPP0|BPP1|PartialProduct~0_combout\ & (\Mul|FPP1|BPP0|PartialProduct~combout\ & \Mul|Add32A|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP1|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP2|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP0|PartialProduct~combout\,
	datad => \Mul|Add32A|Carry~0_combout\,
	combout => \Mul|Add32A|Carry[3]~1_combout\);

-- Location: LCCOMB_X5_Y27_N30
\Mul|FPP0|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[3]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[2]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[3]~input_o\,
	combout => \Mul|FPP0|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y30_N18
\Mul|BD1|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD1|Select_2M~0_combout\ = (\Registers_ALU[35]~input_o\ & ((\Registers_ALU[33]~input_o\) # (\Registers_ALU[34]~input_o\))) # (!\Registers_ALU[35]~input_o\ & ((!\Registers_ALU[34]~input_o\) # (!\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[34]~input_o\,
	combout => \Mul|BD1|Select_2M~0_combout\);

-- Location: LCCOMB_X5_Y27_N16
\Mul|FPP1|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP1|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (\Registers_ALU[1]~input_o\ & ((\Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[0]~input_o\) # ((\Registers_ALU[1]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N20
\Mul|Add32A|Result[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[3]~1_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[3]~1_combout\ $ (\Mul|FPP0|BPP3|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP1|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|Add32A|Carry[3]~1_combout\,
	datac => \Mul|FPP0|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[3]~1_combout\);

-- Location: LCCOMB_X4_Y30_N10
\Mul|Add32B|Result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(3) = \Mul|Add32A|Result[3]~1_combout\ $ (((\Registers_ALU[35]~input_o\ & (\Mul|FPP1|BPP0|PartialProduct~combout\ $ (!\Mul|Add32A|Result[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP0|PartialProduct~combout\,
	datab => \Mul|Add32A|Result[3]~1_combout\,
	datac => \Mul|Add32A|Result[2]~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32B|Result\(3));

-- Location: LCCOMB_X3_Y34_N12
\LS|D[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[3]~2_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(3)))) # (!\LSReplace~0_combout\ & (\LS|D2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D2~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(3),
	combout => \LS|D[3]~2_combout\);

-- Location: FF_X3_Y34_N13
\LS|D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[3]~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D3~q\);

-- Location: LCCOMB_X3_Y34_N24
\ALU_Registers[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~22_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D3~q\) # ((\ASR|D3~q\) # (\LSR|D3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D3~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ASR|D3~q\,
	datad => \LSR|D3~q\,
	combout => \ALU_Registers[3]~22_combout\);

-- Location: LCCOMB_X3_Y34_N14
\ALU_Registers[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]~25_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32B|Result\(3))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[3]~24_combout\) # ((\ALU_Registers[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[3]~24_combout\,
	datab => \Mul|Add32B|Result\(3),
	datac => \ALU_Registers[3]~22_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[3]~25_combout\);

-- Location: LCCOMB_X3_Y34_N4
\ALU_Registers[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[3]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[3]~25_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[3]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[3]~25_combout\,
	datac => \ALU_Registers[3]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[3]$latch~combout\);

-- Location: LCCOMB_X4_Y33_N14
\LS|D[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[4]~3_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(4))) # (!\LSReplace~0_combout\ & ((\LS|D3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => LSRDataIn(4),
	datad => \LS|D3~q\,
	combout => \LS|D[4]~3_combout\);

-- Location: FF_X4_Y33_N15
\LS|D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[4]~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D4~q\);

-- Location: LCCOMB_X5_Y33_N28
\ALU_Registers[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~26_combout\ = (\Control_ALU[17]~input_o\ & ((\LSR|D4~q\) # ((\ASR|D4~q\) # (\LS|D4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LSR|D4~q\,
	datac => \ASR|D4~q\,
	datad => \LS|D4~q\,
	combout => \ALU_Registers[4]~26_combout\);

-- Location: LCCOMB_X10_Y23_N12
\CRAA32|Carry[4]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[4]~45_combout\ = (\CRAA32|Carry[3]~16_combout\ & ((AdderInputB(3)) # (AdderInputA(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(3),
	datac => AdderInputA(3),
	datad => \CRAA32|Carry[3]~16_combout\,
	combout => \CRAA32|Carry[4]~45_combout\);

-- Location: IOIBUF_X54_Y0_N8
\PC_ALU[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(4),
	o => \PC_ALU[4]~input_o\);

-- Location: LCCOMB_X9_Y23_N12
\AdderInputA[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[4]~18_combout\ = (AddrASelector(1) & (\Registers_ALU[4]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \PC_ALU[4]~input_o\,
	datac => AddrASelector(1),
	combout => \AdderInputA[4]~18_combout\);

-- Location: LCCOMB_X9_Y23_N30
\AdderInputA[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(4) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[4]~18_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[4]~18_combout\,
	datac => AdderInputA(4),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(4));

-- Location: IOIBUF_X0_Y24_N22
\Registers_ALU[36]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(36),
	o => \Registers_ALU[36]~input_o\);

-- Location: LCCOMB_X5_Y24_N10
\AdderInputB[4]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~64_combout\ = (\AddrBSelector[4]~1_combout\ & (((\IR_ALU[9]~input_o\ & AddrBSelector(3))))) # (!\AddrBSelector[4]~1_combout\ & (!\Registers_ALU[36]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datab => \IR_ALU[9]~input_o\,
	datac => AddrBSelector(3),
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[4]~64_combout\);

-- Location: LCCOMB_X5_Y24_N20
\AdderInputB[5]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~59_combout\ = ((!AddrBSelector(3) & (!\AddrBSelector[2]~4_combout\ & \AddrBSelector[4]~1_combout\))) # (!\AddrBSelector[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrBSelector(3),
	datab => \AddrBSelector[2]~4_combout\,
	datac => \AddrBSelector[5]~0_combout\,
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[5]~59_combout\);

-- Location: IOIBUF_X23_Y73_N15
\IR_ALU[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(18),
	o => \IR_ALU[18]~input_o\);

-- Location: LCCOMB_X5_Y24_N14
\AdderInputB[4]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~65_combout\ = (\AdderInputB[4]~64_combout\ & ((\AddrBSelector[5]~0_combout\) # ((\AdderInputB[5]~59_combout\ & \IR_ALU[18]~input_o\)))) # (!\AdderInputB[4]~64_combout\ & (\AdderInputB[5]~59_combout\ & (\IR_ALU[18]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[4]~64_combout\,
	datab => \AdderInputB[5]~59_combout\,
	datac => \IR_ALU[18]~input_o\,
	datad => \AddrBSelector[5]~0_combout\,
	combout => \AdderInputB[4]~65_combout\);

-- Location: LCCOMB_X8_Y20_N26
\AdderInputB[4]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~66_combout\ = (\AddrBSelector[7]~3_combout\ & ((\AddrASelector[1]~5_combout\ & (\AdderInputB[4]~65_combout\)) # (!\AddrASelector[1]~5_combout\ & ((\IR_ALU[17]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~5_combout\,
	datab => \AddrBSelector[7]~3_combout\,
	datac => \AdderInputB[4]~65_combout\,
	datad => \IR_ALU[17]~input_o\,
	combout => \AdderInputB[4]~66_combout\);

-- Location: LCCOMB_X8_Y20_N22
\AdderInputB[4]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~128_combout\ = (\AdderInputB[4]~66_combout\) # ((\IR_ALU[4]~input_o\ & ((\Control_ALU[32]~input_o\) # (\Control_ALU[33]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[4]~input_o\,
	datab => \AdderInputB[4]~66_combout\,
	datac => \Control_ALU[32]~input_o\,
	datad => \Control_ALU[33]~input_o\,
	combout => \AdderInputB[4]~128_combout\);

-- Location: IOIBUF_X9_Y0_N15
\IR_ALU[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(29),
	o => \IR_ALU[29]~input_o\);

-- Location: LCCOMB_X8_Y20_N24
\AdderInputB[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~67_combout\ = (\Control_ALU[34]~input_o\ & (((\IR_ALU[29]~input_o\)))) # (!\Control_ALU[34]~input_o\ & ((\Control_ALU[35]~input_o\ & ((\IR_ALU[29]~input_o\))) # (!\Control_ALU[35]~input_o\ & (\AdderInputB[4]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[4]~128_combout\,
	datab => \IR_ALU[29]~input_o\,
	datac => \Control_ALU[34]~input_o\,
	datad => \Control_ALU[35]~input_o\,
	combout => \AdderInputB[4]~67_combout\);

-- Location: LCCOMB_X8_Y20_N18
\AdderInputB[4]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[4]~68_combout\ = (\Control_ALU[14]~input_o\ & ((!\IR_ALU[17]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AdderInputB[4]~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[4]~67_combout\,
	datab => \Control_ALU[14]~input_o\,
	datad => \IR_ALU[17]~input_o\,
	combout => \AdderInputB[4]~68_combout\);

-- Location: LCCOMB_X8_Y20_N12
\AdderInputB[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(4) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[4]~68_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[4]~68_combout\,
	datac => \AdderInputB[0]~21clkctrl_outclk\,
	datad => AdderInputB(4),
	combout => AdderInputB(4));

-- Location: LCCOMB_X10_Y23_N8
\CRAA32|Carry[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[4]~12_combout\ = (AdderInputA(3) & AdderInputB(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(3),
	datad => AdderInputB(3),
	combout => \CRAA32|Carry[4]~12_combout\);

-- Location: LCCOMB_X10_Y23_N14
\CRAA32|Result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(4) = AdderInputA(4) $ (AdderInputB(4) $ (((\CRAA32|Carry[4]~45_combout\) # (\CRAA32|Carry[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[4]~45_combout\,
	datab => AdderInputA(4),
	datac => AdderInputB(4),
	datad => \CRAA32|Carry[4]~12_combout\,
	combout => \CRAA32|Result\(4));

-- Location: LCCOMB_X4_Y33_N30
\InputORB[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[4]~6_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[36]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[17]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[17]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[36]~input_o\,
	combout => \InputORB[4]~6_combout\);

-- Location: LCCOMB_X4_Y33_N8
\InputORB[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(4) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[4]~6_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputORB(4),
	datac => \InputORB[4]~6_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(4));

-- Location: LCCOMB_X5_Y33_N2
\ALU_Registers[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~27_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[4]~input_o\) # ((InputORB(4))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \CRAA32|Result\(4),
	datad => InputORB(4),
	combout => \ALU_Registers[4]~27_combout\);

-- Location: IOIBUF_X0_Y36_N22
\IR_ALU[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(12),
	o => \IR_ALU[12]~input_o\);

-- Location: LCCOMB_X8_Y33_N20
\InputANDB[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[4]~10_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[36]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[36]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[28]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \IR_ALU[17]~input_o\,
	datad => \Registers_ALU[36]~input_o\,
	combout => \InputANDB[4]~10_combout\);

-- Location: LCCOMB_X8_Y33_N14
\InputANDB[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[4]~11_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[4]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[4]~10_combout\,
	combout => \InputANDB[4]~11_combout\);

-- Location: LCCOMB_X4_Y33_N6
\InputANDB[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(4) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[4]~11_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputANDB(4),
	datac => \InputANDB[4]~11_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(4));

-- Location: LCCOMB_X4_Y33_N28
\ALU_CSR[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[4]~2_combout\ = (\Registers_ALU[4]~input_o\ & InputANDB(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[4]~input_o\,
	datad => InputANDB(4),
	combout => \ALU_CSR[4]~2_combout\);

-- Location: LCCOMB_X5_Y33_N20
\ALU_Registers[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~28_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[4]~2_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \ALU_Registers[4]~27_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_CSR[4]~2_combout\,
	combout => \ALU_Registers[4]~28_combout\);

-- Location: LCCOMB_X4_Y30_N30
\Mul|Add32B|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~0_combout\ = (\Mul|Add32A|Result[3]~1_combout\ & (\Registers_ALU[35]~input_o\ & (\Mul|FPP1|BPP0|PartialProduct~combout\ $ (!\Mul|Add32A|Result[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP0|PartialProduct~combout\,
	datab => \Mul|Add32A|Result[3]~1_combout\,
	datac => \Mul|Add32A|Result[2]~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32B|Carry~0_combout\);

-- Location: LCCOMB_X5_Y27_N22
\Mul|Add32A|Carry[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[4]~2_combout\ = (\Mul|Add32A|Carry[3]~1_combout\ & ((\Mul|FPP0|BPP3|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP1|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[3]~1_combout\ & 
-- (\Mul|FPP0|BPP3|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|Add32A|Carry[3]~1_combout\,
	datac => \Mul|FPP0|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[4]~2_combout\);

-- Location: LCCOMB_X5_Y27_N28
\Mul|FPP0|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[4]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[3]~input_o\,
	combout => \Mul|FPP0|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N18
\Mul|FPP1|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP2|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (((\Registers_ALU[2]~input_o\ & \Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[1]~input_o\) # ((\Registers_ALU[2]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N8
\Mul|Add32A|Result[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[4]~2_combout\ = \Mul|Add32A|Carry[4]~2_combout\ $ (\Mul|FPP0|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP2|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[4]~2_combout\,
	datab => \Mul|FPP0|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[4]~2_combout\);

-- Location: LCCOMB_X4_Y30_N12
\Mul|BD2|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD2|Select_M~combout\ = \Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|BD2|Select_M~combout\);

-- Location: LCCOMB_X4_Y30_N24
\Mul|Add32B|Result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[4]~0_combout\ = \Mul|Add32B|Carry~0_combout\ $ (\Mul|Add32A|Result[4]~2_combout\ $ (((\Registers_ALU[0]~input_o\ & \Mul|BD2|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry~0_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|Add32A|Result[4]~2_combout\,
	datad => \Mul|BD2|Select_M~combout\,
	combout => \Mul|Add32B|Result[4]~0_combout\);

-- Location: LCCOMB_X5_Y33_N30
\ALU_Registers[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]~29_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32B|Result[4]~0_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[4]~26_combout\) # ((\ALU_Registers[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[4]~26_combout\,
	datab => \ALU_Registers[4]~28_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \Mul|Add32B|Result[4]~0_combout\,
	combout => \ALU_Registers[4]~29_combout\);

-- Location: LCCOMB_X5_Y33_N4
\ALU_Registers[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[4]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[4]~29_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[4]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[4]~29_combout\,
	datab => \ALU_Registers[4]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[4]$latch~combout\);

-- Location: LCCOMB_X4_Y33_N20
\LS|D[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[5]~4_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(5)))) # (!\LSReplace~0_combout\ & (\LS|D4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D4~q\,
	datad => LSRDataIn(5),
	combout => \LS|D[5]~4_combout\);

-- Location: FF_X4_Y33_N21
\LS|D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[5]~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D5~q\);

-- Location: LCCOMB_X4_Y33_N26
\ALU_Registers[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~30_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D5~q\) # ((\LSR|D5~q\) # (\ASR|D5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D5~q\,
	datac => \LSR|D5~q\,
	datad => \ASR|D5~q\,
	combout => \ALU_Registers[5]~30_combout\);

-- Location: LCCOMB_X4_Y30_N18
\Mul|Add32B|Carry[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[5]~1_combout\ = (\Mul|Add32B|Carry~0_combout\ & ((\Mul|Add32A|Result[4]~2_combout\) # ((\Registers_ALU[0]~input_o\ & \Mul|BD2|Select_M~combout\)))) # (!\Mul|Add32B|Carry~0_combout\ & (\Registers_ALU[0]~input_o\ & 
-- (\Mul|Add32A|Result[4]~2_combout\ & \Mul|BD2|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry~0_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|Add32A|Result[4]~2_combout\,
	datad => \Mul|BD2|Select_M~combout\,
	combout => \Mul|Add32B|Carry[5]~1_combout\);

-- Location: IOIBUF_X0_Y25_N15
\Registers_ALU[37]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(37),
	o => \Registers_ALU[37]~input_o\);

-- Location: LCCOMB_X9_Y33_N24
\Mul|BD2|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD2|Select_2M~0_combout\ = (\Registers_ALU[36]~input_o\ & ((\Registers_ALU[37]~input_o\) # (!\Registers_ALU[35]~input_o\))) # (!\Registers_ALU[36]~input_o\ & ((\Registers_ALU[35]~input_o\) # (!\Registers_ALU[37]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|BD2|Select_2M~0_combout\);

-- Location: LCCOMB_X9_Y34_N28
\Mul|FPP2|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N18
\Mul|FPP2|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP1|PartialProduct~1_combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP1|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X5_Y30_N28
\Mul|Add30|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~0_combout\ = (\Registers_ALU[37]~input_o\ & ((\Registers_ALU[36]~input_o\ $ (!\Registers_ALU[35]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add30|Carry~0_combout\);

-- Location: LCCOMB_X5_Y27_N4
\Mul|FPP0|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[5]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[4]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[5]~input_o\,
	combout => \Mul|FPP0|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N14
\Mul|FPP1|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & (((\Registers_ALU[3]~input_o\ & \Mul|BD1|Select_M~combout\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[2]~input_o\ & (\Registers_ALU[3]~input_o\ & 
-- ((\Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Registers_ALU[3]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N10
\Mul|Add32A|Carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[5]~3_combout\ = (\Mul|Add32A|Carry[4]~2_combout\ & ((\Mul|FPP0|BPP4|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP2|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[4]~2_combout\ & 
-- (\Mul|FPP0|BPP4|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP2|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[4]~2_combout\,
	datab => \Mul|FPP0|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[5]~3_combout\);

-- Location: LCCOMB_X5_Y27_N0
\Mul|Add32A|Result[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[5]~3_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP5|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP3|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP5|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP3|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[5]~3_combout\,
	combout => \Mul|Add32A|Result[5]~3_combout\);

-- Location: LCCOMB_X5_Y28_N0
\Mul|Add32B|Result[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[5]~1_combout\ = \Mul|Add32B|Carry[5]~1_combout\ $ (\Mul|FPP2|BPP1|PartialProduct~1_combout\ $ (\Mul|Add30|Carry~0_combout\ $ (\Mul|Add32A|Result[5]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[5]~1_combout\,
	datab => \Mul|FPP2|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add30|Carry~0_combout\,
	datad => \Mul|Add32A|Result[5]~3_combout\,
	combout => \Mul|Add32B|Result[5]~1_combout\);

-- Location: LCCOMB_X5_Y24_N24
\AdderInputB[5]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~60_combout\ = (\AddrBSelector[4]~1_combout\ & (((\IR_ALU[10]~input_o\ & AddrBSelector(3))))) # (!\AddrBSelector[4]~1_combout\ & (!\Registers_ALU[37]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[37]~input_o\,
	datab => \IR_ALU[10]~input_o\,
	datac => AddrBSelector(3),
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[5]~60_combout\);

-- Location: IOIBUF_X0_Y48_N1
\IR_ALU[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(19),
	o => \IR_ALU[19]~input_o\);

-- Location: LCCOMB_X5_Y24_N30
\AdderInputB[5]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~61_combout\ = (\AdderInputB[5]~59_combout\ & ((\IR_ALU[19]~input_o\) # ((\AdderInputB[5]~60_combout\ & \AddrBSelector[5]~0_combout\)))) # (!\AdderInputB[5]~59_combout\ & (\AdderInputB[5]~60_combout\ & ((\AddrBSelector[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[5]~59_combout\,
	datab => \AdderInputB[5]~60_combout\,
	datac => \IR_ALU[19]~input_o\,
	datad => \AddrBSelector[5]~0_combout\,
	combout => \AdderInputB[5]~61_combout\);

-- Location: LCCOMB_X5_Y24_N28
\AdderInputB[5]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~62_combout\ = (\Control_ALU[14]~input_o\ & (((\IR_ALU[18]~input_o\)))) # (!\Control_ALU[14]~input_o\ & ((\AddrASelector[1]~5_combout\ & (\AdderInputB[5]~61_combout\)) # (!\AddrASelector[1]~5_combout\ & ((\IR_ALU[18]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[5]~61_combout\,
	datab => \IR_ALU[18]~input_o\,
	datac => \Control_ALU[14]~input_o\,
	datad => \AddrASelector[1]~5_combout\,
	combout => \AdderInputB[5]~62_combout\);

-- Location: LCCOMB_X5_Y24_N8
\AdderInputB[5]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[5]~63_combout\ = (\Control_ALU[14]~input_o\ & (((!\AdderInputB[5]~62_combout\)))) # (!\Control_ALU[14]~input_o\ & ((\AddrASelector[1]~6_combout\ & (\AdderInputB[5]~62_combout\)) # (!\AddrASelector[1]~6_combout\ & ((\IR_ALU[5]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101101001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datab => \AddrASelector[1]~6_combout\,
	datac => \AdderInputB[5]~62_combout\,
	datad => \IR_ALU[5]~input_o\,
	combout => \AdderInputB[5]~63_combout\);

-- Location: LCCOMB_X12_Y23_N16
\AdderInputB[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(5) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[5]~63_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[5]~63_combout\,
	datab => AdderInputB(5),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(5));

-- Location: IOIBUF_X42_Y0_N15
\PC_ALU[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(5),
	o => \PC_ALU[5]~input_o\);

-- Location: LCCOMB_X12_Y23_N12
\AdderInputA[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[5]~17_combout\ = (AddrASelector(1) & (\Registers_ALU[5]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[5]~input_o\,
	datac => AddrASelector(1),
	datad => \PC_ALU[5]~input_o\,
	combout => \AdderInputA[5]~17_combout\);

-- Location: LCCOMB_X12_Y23_N14
\AdderInputA[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(5) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[5]~17_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[5]~17_combout\,
	datab => AdderInputA(5),
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(5));

-- Location: LCCOMB_X8_Y23_N0
\CRAA32|Carry[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[5]~17_combout\ = (\CRAA32|Carry[3]~16_combout\ & ((AdderInputB(3)) # (AdderInputA(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(3),
	datac => \CRAA32|Carry[3]~16_combout\,
	datad => AdderInputA(3),
	combout => \CRAA32|Carry[5]~17_combout\);

-- Location: LCCOMB_X8_Y23_N26
\CRAA32|Carry[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[5]~18_combout\ = (AdderInputA(4) & ((AdderInputB(4)) # ((\CRAA32|Carry[4]~12_combout\) # (\CRAA32|Carry[5]~17_combout\)))) # (!AdderInputA(4) & (AdderInputB(4) & ((\CRAA32|Carry[4]~12_combout\) # (\CRAA32|Carry[5]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(4),
	datab => AdderInputB(4),
	datac => \CRAA32|Carry[4]~12_combout\,
	datad => \CRAA32|Carry[5]~17_combout\,
	combout => \CRAA32|Carry[5]~18_combout\);

-- Location: LCCOMB_X12_Y23_N6
\CRAA32|Result[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[5]~3_combout\ = AdderInputB(5) $ (AdderInputA(5) $ (\CRAA32|Carry[5]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(5),
	datac => AdderInputA(5),
	datad => \CRAA32|Carry[5]~18_combout\,
	combout => \CRAA32|Result[5]~3_combout\);

-- Location: LCCOMB_X6_Y33_N30
\InputORB[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[5]~7_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[37]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[18]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[37]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \IR_ALU[18]~input_o\,
	combout => \InputORB[5]~7_combout\);

-- Location: LCCOMB_X6_Y33_N22
\InputORB[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(5) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[5]~7_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[5]~7_combout\,
	datac => InputORB(5),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(5));

-- Location: LCCOMB_X5_Y33_N8
\ALU_Registers[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~31_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[5]~input_o\) # ((InputORB(5))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \CRAA32|Result[5]~3_combout\,
	datad => InputORB(5),
	combout => \ALU_Registers[5]~31_combout\);

-- Location: LCCOMB_X7_Y32_N30
\InputANDB[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[5]~12_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[37]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[37]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \IR_ALU[18]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[5]~12_combout\);

-- Location: LCCOMB_X6_Y32_N26
\InputANDB[5]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[5]~13_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[5]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[5]~12_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[5]~13_combout\);

-- Location: LCCOMB_X6_Y33_N24
\InputANDB[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(5) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[5]~13_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[5]~13_combout\,
	datac => InputANDB(5),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(5));

-- Location: LCCOMB_X5_Y33_N18
\ALU_CSR[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[5]~3_combout\ = (\Registers_ALU[5]~input_o\ & InputANDB(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datad => InputANDB(5),
	combout => \ALU_CSR[5]~3_combout\);

-- Location: LCCOMB_X5_Y33_N6
\ALU_Registers[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~32_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[5]~3_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[5]~31_combout\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[5]~3_combout\,
	combout => \ALU_Registers[5]~32_combout\);

-- Location: LCCOMB_X5_Y33_N0
\ALU_Registers[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]~33_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32B|Result[5]~1_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[5]~30_combout\) # ((\ALU_Registers[5]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[5]~30_combout\,
	datab => \Mul|Add32B|Result[5]~1_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \ALU_Registers[5]~32_combout\,
	combout => \ALU_Registers[5]~33_combout\);

-- Location: LCCOMB_X5_Y33_N26
\ALU_Registers[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[5]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[5]~33_combout\))) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[5]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[5]$latch~combout\,
	datab => \ALU_Registers[5]~33_combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[5]$latch~combout\);

-- Location: LCCOMB_X5_Y24_N2
\AdderInputB[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~49_combout\ = (\Control_ALU[11]~input_o\) # ((!AddrBSelector(3) & (!\AddrBSelector[2]~4_combout\ & \AddrBSelector[4]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrBSelector(3),
	datab => \AddrBSelector[2]~4_combout\,
	datac => \Control_ALU[11]~input_o\,
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[9]~49_combout\);

-- Location: LCCOMB_X5_Y24_N4
\AdderInputB[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~50_combout\ = (\Control_ALU[13]~input_o\) # ((\AdderInputB[9]~49_combout\) # ((\Control_ALU[12]~input_o\) # (!\AddrBSelector[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[13]~input_o\,
	datab => \AdderInputB[9]~49_combout\,
	datac => \AddrBSelector[5]~0_combout\,
	datad => \Control_ALU[12]~input_o\,
	combout => \AdderInputB[9]~50_combout\);

-- Location: LCCOMB_X5_Y24_N12
\AdderInputB[9]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~52_combout\ = ((!\AdderInputB[9]~50_combout\ & !\AddrBSelector[4]~1_combout\)) # (!\AddrASelector[1]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[9]~50_combout\,
	datac => \AddrASelector[1]~5_combout\,
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[9]~52_combout\);

-- Location: IOIBUF_X7_Y0_N8
\IR_ALU[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(20),
	o => \IR_ALU[20]~input_o\);

-- Location: LCCOMB_X8_Y26_N10
\AdderInputB[6]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[6]~94_combout\ = (\AdderInputB[9]~52_combout\ & (((\IR_ALU[19]~input_o\)) # (!\AdderInputB[9]~50_combout\))) # (!\AdderInputB[9]~52_combout\ & (\AdderInputB[9]~50_combout\ & (\IR_ALU[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[9]~52_combout\,
	datab => \AdderInputB[9]~50_combout\,
	datac => \IR_ALU[20]~input_o\,
	datad => \IR_ALU[19]~input_o\,
	combout => \AdderInputB[6]~94_combout\);

-- Location: IOIBUF_X0_Y48_N8
\Registers_ALU[38]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(38),
	o => \Registers_ALU[38]~input_o\);

-- Location: LCCOMB_X5_Y24_N6
\AdderInputB[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~51_combout\ = (!\AdderInputB[9]~50_combout\ & (((AddrBSelector(3)) # (!\AddrBSelector[4]~1_combout\)) # (!\AddrASelector[1]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~5_combout\,
	datab => \AdderInputB[9]~50_combout\,
	datac => AddrBSelector(3),
	datad => \AddrBSelector[4]~1_combout\,
	combout => \AdderInputB[9]~51_combout\);

-- Location: LCCOMB_X8_Y26_N8
\AdderInputB[6]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[6]~95_combout\ = (\AdderInputB[6]~94_combout\ & (((!\AdderInputB[9]~51_combout\) # (!\Registers_ALU[38]~input_o\)))) # (!\AdderInputB[6]~94_combout\ & (\IR_ALU[11]~input_o\ & ((\AdderInputB[9]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[11]~input_o\,
	datab => \AdderInputB[6]~94_combout\,
	datac => \Registers_ALU[38]~input_o\,
	datad => \AdderInputB[9]~51_combout\,
	combout => \AdderInputB[6]~95_combout\);

-- Location: LCCOMB_X8_Y26_N14
\AdderInputB[6]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[6]~96_combout\ = (\IR_ALU[19]~input_o\ & (\AddrASelector[1]~4_combout\ & ((\AdderInputB[6]~95_combout\)))) # (!\IR_ALU[19]~input_o\ & ((\Control_ALU[14]~input_o\) # ((\AddrASelector[1]~4_combout\ & \AdderInputB[6]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[19]~input_o\,
	datab => \AddrASelector[1]~4_combout\,
	datac => \Control_ALU[14]~input_o\,
	datad => \AdderInputB[6]~95_combout\,
	combout => \AdderInputB[6]~96_combout\);

-- Location: LCCOMB_X8_Y26_N4
\AdderInputB[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(6) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[6]~96_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(6),
	datac => \AdderInputB[6]~96_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(6));

-- Location: LCCOMB_X12_Y23_N20
\CRAA32|Carry[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[6]~11_combout\ = (AdderInputA(5) & AdderInputB(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(5),
	datad => AdderInputB(5),
	combout => \CRAA32|Carry[6]~11_combout\);

-- Location: IOIBUF_X20_Y0_N8
\PC_ALU[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(6),
	o => \PC_ALU[6]~input_o\);

-- Location: LCCOMB_X12_Y23_N30
\AdderInputA[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[6]~23_combout\ = (AddrASelector(1) & (\Registers_ALU[6]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datac => \Registers_ALU[6]~input_o\,
	datad => \PC_ALU[6]~input_o\,
	combout => \AdderInputA[6]~23_combout\);

-- Location: LCCOMB_X12_Y23_N4
\AdderInputA[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(6) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[6]~23_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[6]~23_combout\,
	datab => AdderInputA(6),
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(6));

-- Location: LCCOMB_X8_Y23_N20
\CRAA32|Carry[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[6]~19_combout\ = (\CRAA32|Carry[5]~18_combout\ & ((AdderInputB(5)) # (AdderInputA(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(5),
	datab => AdderInputA(5),
	datac => \CRAA32|Carry[5]~18_combout\,
	combout => \CRAA32|Carry[6]~19_combout\);

-- Location: LCCOMB_X12_Y23_N8
\CRAA32|Result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(6) = AdderInputB(6) $ (AdderInputA(6) $ (((\CRAA32|Carry[6]~11_combout\) # (\CRAA32|Carry[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(6),
	datab => \CRAA32|Carry[6]~11_combout\,
	datac => AdderInputA(6),
	datad => \CRAA32|Carry[6]~19_combout\,
	combout => \CRAA32|Result\(6));

-- Location: LCCOMB_X4_Y35_N26
\InputORB[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[6]~8_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[38]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[19]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[19]~input_o\,
	datab => \Registers_ALU[38]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[6]~8_combout\);

-- Location: LCCOMB_X4_Y35_N8
\InputORB[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(6) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[6]~8_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputORB(6),
	datac => \InputORB[6]~8_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(6));

-- Location: LCCOMB_X4_Y35_N20
\ALU_Registers[6]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~35_combout\ = (\ALU_Registers[22]~1_combout\ & (((InputORB(6)) # (\Registers_ALU[6]~input_o\)))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \CRAA32|Result\(6),
	datac => InputORB(6),
	datad => \Registers_ALU[6]~input_o\,
	combout => \ALU_Registers[6]~35_combout\);

-- Location: LCCOMB_X3_Y30_N18
\InputANDB[6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[6]~14_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[38]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[38]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[19]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[38]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[6]~14_combout\);

-- Location: LCCOMB_X3_Y30_N16
\InputANDB[6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[6]~15_combout\ = (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[31]~input_o\ & (\InputANDB[6]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[30]~input_o\,
	datab => \InputANDB[6]~14_combout\,
	datac => \IR_ALU[12]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[6]~15_combout\);

-- Location: LCCOMB_X4_Y35_N18
\InputANDB[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(6) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[6]~15_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[6]~15_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(6),
	combout => InputANDB(6));

-- Location: LCCOMB_X4_Y35_N2
\ALU_CSR[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[6]~4_combout\ = (\Registers_ALU[6]~input_o\ & InputANDB(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[6]~input_o\,
	datad => InputANDB(6),
	combout => \ALU_CSR[6]~4_combout\);

-- Location: LCCOMB_X4_Y35_N10
\ALU_Registers[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~36_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[6]~4_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[6]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[6]~35_combout\,
	datad => \ALU_CSR[6]~4_combout\,
	combout => \ALU_Registers[6]~36_combout\);

-- Location: LCCOMB_X4_Y35_N28
\LS|D[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[6]~5_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(6))) # (!\LSReplace~0_combout\ & ((\LS|D5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(6),
	datac => \LS|D5~q\,
	datad => \LSReplace~0_combout\,
	combout => \LS|D[6]~5_combout\);

-- Location: FF_X4_Y35_N29
\LS|D6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[6]~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D6~q\);

-- Location: LCCOMB_X4_Y35_N12
\ALU_Registers[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~34_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D6~q\) # ((\ASR|D6~q\) # (\LSR|D6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D6~q\,
	datac => \ASR|D6~q\,
	datad => \LSR|D6~q\,
	combout => \ALU_Registers[6]~34_combout\);

-- Location: LCCOMB_X9_Y27_N4
\Mul|BD3|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD3|Select_M~combout\ = \Registers_ALU[37]~input_o\ $ (\Registers_ALU[38]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[37]~input_o\,
	datac => \Registers_ALU[38]~input_o\,
	combout => \Mul|BD3|Select_M~combout\);

-- Location: LCCOMB_X5_Y27_N6
\Mul|Add32A|Carry[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[6]~4_combout\ = (\Mul|FPP0|BPP5|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[5]~3_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP3|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP5|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[5]~3_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP3|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP5|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP3|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[5]~3_combout\,
	combout => \Mul|Add32A|Carry[6]~4_combout\);

-- Location: LCCOMB_X5_Y27_N2
\Mul|FPP1|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[3]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[4]~input_o\ & (\Registers_ALU[3]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[3]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N24
\Mul|FPP0|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[6]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[5]~input_o\,
	combout => \Mul|FPP0|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N12
\Mul|Add32A|Result[6]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[6]~4_combout\ = \Mul|Add32A|Carry[6]~4_combout\ $ (\Mul|FPP1|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP6|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[6]~4_combout\,
	datab => \Mul|FPP1|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP0|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[6]~4_combout\);

-- Location: LCCOMB_X5_Y28_N24
\Mul|Add32B|Carry[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[6]~2_combout\ = (\Mul|Add32B|Carry[5]~1_combout\ & ((\Mul|Add32A|Result[5]~3_combout\) # (\Mul|FPP2|BPP1|PartialProduct~1_combout\ $ (\Mul|Add30|Carry~0_combout\)))) # (!\Mul|Add32B|Carry[5]~1_combout\ & (\Mul|Add32A|Result[5]~3_combout\ 
-- & (\Mul|FPP2|BPP1|PartialProduct~1_combout\ $ (\Mul|Add30|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[5]~1_combout\,
	datab => \Mul|FPP2|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add30|Carry~0_combout\,
	datad => \Mul|Add32A|Result[5]~3_combout\,
	combout => \Mul|Add32B|Carry[6]~2_combout\);

-- Location: LCCOMB_X5_Y28_N12
\Mul|Add32C|Carry~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~33_combout\ = \Mul|Add32A|Result[6]~4_combout\ $ (\Mul|Add32B|Carry[6]~2_combout\ $ (((!\Mul|FPP2|BPP1|PartialProduct~1_combout\) # (!\Mul|Add30|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[6]~4_combout\,
	datab => \Mul|Add32B|Carry[6]~2_combout\,
	datac => \Mul|Add30|Carry~0_combout\,
	datad => \Mul|FPP2|BPP1|PartialProduct~1_combout\,
	combout => \Mul|Add32C|Carry~33_combout\);

-- Location: LCCOMB_X9_Y33_N30
\Mul|FPP2|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Registers_ALU[2]~input_o\,
	combout => \Mul|FPP2|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y33_N20
\Mul|FPP2|BPP2|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP2|PartialProduct~1_combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP2|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP2|PartialProduct~0_combout\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP2|PartialProduct~1_combout\);

-- Location: LCCOMB_X4_Y35_N16
\Mul|Add32C|Carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~2_combout\ = \Mul|Add32C|Carry~33_combout\ $ (\Mul|FPP2|BPP2|PartialProduct~1_combout\ $ (((\Mul|BD3|Select_M~combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|Add32C|Carry~33_combout\,
	datad => \Mul|FPP2|BPP2|PartialProduct~1_combout\,
	combout => \Mul|Add32C|Carry~2_combout\);

-- Location: LCCOMB_X4_Y35_N6
\ALU_Registers[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]~37_combout\ = (\Control_ALU[31]~input_o\ & (((!\Mul|Add32C|Carry~2_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[6]~36_combout\) # ((\ALU_Registers[6]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[6]~36_combout\,
	datac => \ALU_Registers[6]~34_combout\,
	datad => \Mul|Add32C|Carry~2_combout\,
	combout => \ALU_Registers[6]~37_combout\);

-- Location: LCCOMB_X4_Y35_N4
\ALU_Registers[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[6]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[6]~37_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[6]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[6]~37_combout\,
	datac => \ALU_Registers[6]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[6]$latch~combout\);

-- Location: LCCOMB_X4_Y32_N4
\LS|D[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[7]~6_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(7)))) # (!\LSReplace~0_combout\ & (\LS|D6~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D6~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(7),
	combout => \LS|D[7]~6_combout\);

-- Location: FF_X4_Y32_N5
\LS|D7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[7]~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D7~q\);

-- Location: LCCOMB_X4_Y32_N16
\ALU_Registers[7]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~38_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D7~q\) # ((\LS|D7~q\) # (\LSR|D7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D7~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LS|D7~q\,
	datad => \LSR|D7~q\,
	combout => \ALU_Registers[7]~38_combout\);

-- Location: IOIBUF_X72_Y0_N1
\PC_ALU[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(7),
	o => \PC_ALU[7]~input_o\);

-- Location: LCCOMB_X9_Y26_N8
\AdderInputA[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[7]~16_combout\ = (AddrASelector(1) & ((\Registers_ALU[7]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_ALU[7]~input_o\,
	datac => \Registers_ALU[7]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[7]~16_combout\);

-- Location: LCCOMB_X8_Y26_N26
\AdderInputA[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(7) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[7]~16_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[7]~16_combout\,
	datac => AdderInputA(7),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(7));

-- Location: IOIBUF_X0_Y34_N8
\Registers_ALU[39]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(39),
	o => \Registers_ALU[39]~input_o\);

-- Location: IOIBUF_X1_Y0_N8
\IR_ALU[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(21),
	o => \IR_ALU[21]~input_o\);

-- Location: LCCOMB_X8_Y26_N16
\AdderInputB[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[7]~56_combout\ = (\AdderInputB[9]~50_combout\ & ((\AdderInputB[9]~52_combout\ & ((\IR_ALU[20]~input_o\))) # (!\AdderInputB[9]~52_combout\ & (\IR_ALU[21]~input_o\)))) # (!\AdderInputB[9]~50_combout\ & (((\AdderInputB[9]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[21]~input_o\,
	datab => \AdderInputB[9]~50_combout\,
	datac => \AdderInputB[9]~52_combout\,
	datad => \IR_ALU[20]~input_o\,
	combout => \AdderInputB[7]~56_combout\);

-- Location: LCCOMB_X8_Y26_N22
\AdderInputB[7]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[7]~57_combout\ = (\AdderInputB[7]~56_combout\ & (((!\AdderInputB[9]~51_combout\)) # (!\Registers_ALU[39]~input_o\))) # (!\AdderInputB[7]~56_combout\ & (((\IR_ALU[12]~input_o\ & \AdderInputB[9]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \AdderInputB[7]~56_combout\,
	datac => \IR_ALU[12]~input_o\,
	datad => \AdderInputB[9]~51_combout\,
	combout => \AdderInputB[7]~57_combout\);

-- Location: LCCOMB_X8_Y26_N0
\AdderInputB[7]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[7]~58_combout\ = (\Control_ALU[14]~input_o\ & (((\AddrASelector[1]~4_combout\ & \AdderInputB[7]~57_combout\)) # (!\IR_ALU[20]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AddrASelector[1]~4_combout\ & (\AdderInputB[7]~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datab => \AddrASelector[1]~4_combout\,
	datac => \AdderInputB[7]~57_combout\,
	datad => \IR_ALU[20]~input_o\,
	combout => \AdderInputB[7]~58_combout\);

-- Location: LCCOMB_X9_Y26_N2
\AdderInputB[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(7) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[7]~58_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[7]~58_combout\,
	datab => AdderInputB(7),
	datac => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(7));

-- Location: LCCOMB_X8_Y23_N6
\CRAA32|Carry[7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[7]~20_combout\ = (AdderInputB(6) & ((\CRAA32|Carry[6]~11_combout\) # ((AdderInputA(6)) # (\CRAA32|Carry[6]~19_combout\)))) # (!AdderInputB(6) & (AdderInputA(6) & ((\CRAA32|Carry[6]~11_combout\) # (\CRAA32|Carry[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[6]~11_combout\,
	datab => AdderInputB(6),
	datac => AdderInputA(6),
	datad => \CRAA32|Carry[6]~19_combout\,
	combout => \CRAA32|Carry[7]~20_combout\);

-- Location: LCCOMB_X9_Y26_N6
\CRAA32|Result[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[7]~4_combout\ = AdderInputA(7) $ (AdderInputB(7) $ (\CRAA32|Carry[7]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(7),
	datac => AdderInputB(7),
	datad => \CRAA32|Carry[7]~20_combout\,
	combout => \CRAA32|Result[7]~4_combout\);

-- Location: LCCOMB_X6_Y28_N20
\InputORB[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[7]~9_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[39]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \IR_ALU[20]~input_o\,
	combout => \InputORB[7]~9_combout\);

-- Location: LCCOMB_X6_Y28_N30
\InputORB[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(7) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[7]~9_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(7),
	datac => \InputORB[7]~9_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(7));

-- Location: LCCOMB_X6_Y28_N12
\ALU_Registers[7]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~39_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[7]~input_o\) # (InputORB(7))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[7]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[7]~4_combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => InputORB(7),
	datad => \ALU_Registers[22]~1_combout\,
	combout => \ALU_Registers[7]~39_combout\);

-- Location: LCCOMB_X6_Y28_N18
\InputANDB[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[7]~16_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[39]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & (\Registers_ALU[39]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\IR_ALU[20]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[28]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \IR_ALU[20]~input_o\,
	combout => \InputANDB[7]~16_combout\);

-- Location: LCCOMB_X6_Y30_N18
\InputANDB[7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[7]~17_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[30]~input_o\ & (\InputANDB[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[7]~16_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \Control_ALU[30]~input_o\,
	combout => \InputANDB[7]~17_combout\);

-- Location: LCCOMB_X6_Y28_N24
\InputANDB[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(7) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[7]~17_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[7]~17_combout\,
	datab => InputANDB(7),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(7));

-- Location: LCCOMB_X6_Y28_N6
\ALU_Registers[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~40_combout\ = (\ALU_Registers[22]~4_combout\ & (((\Registers_ALU[7]~input_o\ & InputANDB(7))))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[7]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[7]~39_combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => InputANDB(7),
	combout => \ALU_Registers[7]~40_combout\);

-- Location: LCCOMB_X5_Y28_N30
\ALU_Registers[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~41_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[7]~38_combout\) # ((!\Control_ALU[17]~input_o\ & \ALU_Registers[7]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[7]~38_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \Control_ALU[31]~input_o\,
	datad => \ALU_Registers[7]~40_combout\,
	combout => \ALU_Registers[7]~41_combout\);

-- Location: LCCOMB_X5_Y28_N22
\Mul|Add30|Carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~1_combout\ = (!\Mul|FPP2|BPP1|PartialProduct~1_combout\) # (!\Mul|Add30|Carry~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mul|Add30|Carry~0_combout\,
	datad => \Mul|FPP2|BPP1|PartialProduct~1_combout\,
	combout => \Mul|Add30|Carry~1_combout\);

-- Location: LCCOMB_X5_Y28_N28
\Mul|Add30|Carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~2_combout\ = \Mul|FPP2|BPP2|PartialProduct~1_combout\ $ (\Registers_ALU[39]~input_o\ $ (((\Mul|BD3|Select_M~combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Mul|FPP2|BPP2|PartialProduct~1_combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~2_combout\);

-- Location: LCCOMB_X5_Y28_N6
\Mul|Add32B|Carry[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[7]~3_combout\ = (\Mul|Add32A|Result[6]~4_combout\ & ((\Mul|Add32B|Carry[6]~2_combout\) # (\Mul|Add30|Carry~1_combout\ $ (!\Mul|Add30|Carry~2_combout\)))) # (!\Mul|Add32A|Result[6]~4_combout\ & (\Mul|Add32B|Carry[6]~2_combout\ & 
-- (\Mul|Add30|Carry~1_combout\ $ (!\Mul|Add30|Carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[6]~4_combout\,
	datab => \Mul|Add32B|Carry[6]~2_combout\,
	datac => \Mul|Add30|Carry~1_combout\,
	datad => \Mul|Add30|Carry~2_combout\,
	combout => \Mul|Add32B|Carry[7]~3_combout\);

-- Location: LCCOMB_X9_Y32_N8
\Mul|FPP3|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP0|PartialProduct~combout\ = \Registers_ALU[39]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[37]~input_o\ $ (\Registers_ALU[38]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[38]~input_o\,
	combout => \Mul|FPP3|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X5_Y28_N8
\Mul|Add30|Carry[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[5]~4_combout\ = (\Mul|FPP3|BPP0|PartialProduct~combout\ & ((\Mul|FPP2|BPP2|PartialProduct~1_combout\) # ((\Mul|Add30|Carry~0_combout\ & \Mul|FPP2|BPP1|PartialProduct~1_combout\)))) # (!\Mul|FPP3|BPP0|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry~0_combout\ & (\Mul|FPP2|BPP2|PartialProduct~1_combout\ & \Mul|FPP2|BPP1|PartialProduct~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP0|PartialProduct~combout\,
	datab => \Mul|Add30|Carry~0_combout\,
	datac => \Mul|FPP2|BPP2|PartialProduct~1_combout\,
	datad => \Mul|FPP2|BPP1|PartialProduct~1_combout\,
	combout => \Mul|Add30|Carry[5]~4_combout\);

-- Location: LCCOMB_X9_Y27_N10
\Mul|BD3|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD3|Select_2M~0_combout\ = (\Registers_ALU[39]~input_o\ & ((\Registers_ALU[37]~input_o\) # (\Registers_ALU[38]~input_o\))) # (!\Registers_ALU[39]~input_o\ & ((!\Registers_ALU[38]~input_o\) # (!\Registers_ALU[37]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110110111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Registers_ALU[38]~input_o\,
	combout => \Mul|BD3|Select_2M~0_combout\);

-- Location: LCCOMB_X5_Y33_N10
\Mul|FPP3|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & (((\Mul|BD3|Select_M~combout\ & \Registers_ALU[1]~input_o\)) # (!\Mul|BD3|Select_2M~0_combout\))) # (!\Registers_ALU[0]~input_o\ & (((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Mul|BD3|Select_2M~0_combout\,
	datac => \Mul|BD3|Select_M~combout\,
	datad => \Registers_ALU[1]~input_o\,
	combout => \Mul|FPP3|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N16
\Mul|FPP2|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N26
\Mul|FPP2|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP3|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP3|PartialProduct~0_combout\) # ((\Registers_ALU[2]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP3|PartialProduct~0_combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X5_Y28_N4
\Mul|Add30|Carry~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~3_combout\ = \Mul|FPP3|BPP1|PartialProduct~0_combout\ $ (\Mul|FPP2|BPP3|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP3|BPP1|PartialProduct~0_combout\,
	datac => \Mul|FPP2|BPP3|PartialProduct~combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~3_combout\);

-- Location: LCCOMB_X8_Y28_N26
\Mul|FPP0|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[7]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[6]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP0|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y27_N26
\Mul|Add32A|Carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[7]~5_combout\ = (\Mul|Add32A|Carry[6]~4_combout\ & ((\Mul|FPP0|BPP6|PartialProduct~0_combout\) # (\Mul|FPP1|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|Add32A|Carry[6]~4_combout\ & 
-- (\Mul|FPP0|BPP6|PartialProduct~0_combout\ & (\Mul|FPP1|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[6]~4_combout\,
	datab => \Mul|FPP1|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP0|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[7]~5_combout\);

-- Location: LCCOMB_X8_Y28_N28
\Mul|FPP1|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP5|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (\Registers_ALU[5]~input_o\ & ((\Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[4]~input_o\) # ((\Registers_ALU[5]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N4
\Mul|Add32A|Result[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[7]~5_combout\ = \Mul|FPP0|BPP7|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[7]~5_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP5|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP7|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[7]~5_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[7]~5_combout\);

-- Location: LCCOMB_X5_Y28_N18
\Mul|Add32B|Result[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[7]~2_combout\ = \Mul|Add32B|Carry[7]~3_combout\ $ (\Mul|Add30|Carry[5]~4_combout\ $ (\Mul|Add30|Carry~3_combout\ $ (\Mul|Add32A|Result[7]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[7]~3_combout\,
	datab => \Mul|Add30|Carry[5]~4_combout\,
	datac => \Mul|Add30|Carry~3_combout\,
	datad => \Mul|Add32A|Result[7]~5_combout\,
	combout => \Mul|Add32B|Result[7]~2_combout\);

-- Location: LCCOMB_X5_Y28_N26
\Mul|Add32C|Carry~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~3_combout\ = (\Registers_ALU[39]~input_o\ & (\Mul|Add32C|Carry~33_combout\ $ (!\Mul|Add30|Carry~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry~33_combout\,
	datab => \Registers_ALU[39]~input_o\,
	datad => \Mul|Add30|Carry~2_combout\,
	combout => \Mul|Add32C|Carry~3_combout\);

-- Location: LCCOMB_X5_Y28_N16
\ALU_Registers[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]~42_combout\ = (\ALU_Registers[7]~41_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32B|Result[7]~2_combout\ $ (\Mul|Add32C|Carry~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[7]~41_combout\,
	datab => \Mul|Add32B|Result[7]~2_combout\,
	datac => \Mul|Add32C|Carry~3_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[7]~42_combout\);

-- Location: LCCOMB_X5_Y28_N10
\ALU_Registers[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[7]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[7]~42_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[7]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[7]~42_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[7]$latch~combout\,
	combout => \ALU_Registers[7]$latch~combout\);

-- Location: LCCOMB_X1_Y34_N16
\LS|D[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[8]~7_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(8))) # (!\LSReplace~0_combout\ & ((\LS|D7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => LSRDataIn(8),
	datad => \LS|D7~q\,
	combout => \LS|D[8]~7_combout\);

-- Location: FF_X1_Y34_N17
\LS|D8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[8]~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D8~q\);

-- Location: LCCOMB_X1_Y34_N24
\ALU_Registers[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~43_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D8~q\) # ((\ASR|D8~q\) # (\LSR|D8~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D8~q\,
	datac => \ASR|D8~q\,
	datad => \LSR|D8~q\,
	combout => \ALU_Registers[8]~43_combout\);

-- Location: IOIBUF_X20_Y73_N8
\PC_ALU[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(8),
	o => \PC_ALU[8]~input_o\);

-- Location: LCCOMB_X10_Y24_N28
\AdderInputA[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[8]~24_combout\ = (AddrASelector(1) & (\Registers_ALU[8]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datac => \Registers_ALU[8]~input_o\,
	datad => \PC_ALU[8]~input_o\,
	combout => \AdderInputA[8]~24_combout\);

-- Location: LCCOMB_X9_Y24_N30
\AdderInputA[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(8) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[8]~24_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[8]~24_combout\,
	datac => AdderInputA(8),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(8));

-- Location: IOIBUF_X0_Y55_N22
\IR_ALU[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(22),
	o => \IR_ALU[22]~input_o\);

-- Location: LCCOMB_X7_Y26_N4
\AdderInputB[8]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~97_combout\ = (\AdderInputB[9]~50_combout\ & ((\AdderInputB[9]~52_combout\ & ((\IR_ALU[21]~input_o\))) # (!\AdderInputB[9]~52_combout\ & (\IR_ALU[22]~input_o\)))) # (!\AdderInputB[9]~50_combout\ & (((\AdderInputB[9]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[9]~50_combout\,
	datab => \IR_ALU[22]~input_o\,
	datac => \AdderInputB[9]~52_combout\,
	datad => \IR_ALU[21]~input_o\,
	combout => \AdderInputB[8]~97_combout\);

-- Location: IOIBUF_X0_Y32_N15
\Registers_ALU[40]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(40),
	o => \Registers_ALU[40]~input_o\);

-- Location: LCCOMB_X7_Y26_N14
\AdderInputB[8]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~98_combout\ = (\AdderInputB[8]~97_combout\ & (((!\AdderInputB[9]~51_combout\) # (!\Registers_ALU[40]~input_o\)))) # (!\AdderInputB[8]~97_combout\ & (\IR_ALU[13]~input_o\ & ((\AdderInputB[9]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[8]~97_combout\,
	datab => \IR_ALU[13]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	datad => \AdderInputB[9]~51_combout\,
	combout => \AdderInputB[8]~98_combout\);

-- Location: LCCOMB_X8_Y26_N12
\AdderInputB[8]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[8]~99_combout\ = (\AdderInputB[8]~98_combout\ & ((\AddrASelector[1]~4_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[21]~input_o\)))) # (!\AdderInputB[8]~98_combout\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[8]~98_combout\,
	datab => \Control_ALU[14]~input_o\,
	datac => \AddrASelector[1]~4_combout\,
	datad => \IR_ALU[21]~input_o\,
	combout => \AdderInputB[8]~99_combout\);

-- Location: LCCOMB_X8_Y26_N18
\AdderInputB[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(8) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[8]~99_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(8),
	datac => \AdderInputB[8]~99_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(8));

-- Location: LCCOMB_X8_Y23_N24
\CRAA32|Carry[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[8]~21_combout\ = (\CRAA32|Carry[7]~20_combout\ & ((AdderInputB(7)) # (AdderInputA(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(7),
	datac => AdderInputA(7),
	datad => \CRAA32|Carry[7]~20_combout\,
	combout => \CRAA32|Carry[8]~21_combout\);

-- Location: LCCOMB_X9_Y26_N20
\CRAA32|Carry[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[8]~10_combout\ = (AdderInputA(7) & AdderInputB(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(7),
	datad => AdderInputB(7),
	combout => \CRAA32|Carry[8]~10_combout\);

-- Location: LCCOMB_X9_Y26_N0
\CRAA32|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(8) = AdderInputA(8) $ (AdderInputB(8) $ (((\CRAA32|Carry[8]~21_combout\) # (\CRAA32|Carry[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(8),
	datab => AdderInputB(8),
	datac => \CRAA32|Carry[8]~21_combout\,
	datad => \CRAA32|Carry[8]~10_combout\,
	combout => \CRAA32|Result\(8));

-- Location: LCCOMB_X1_Y32_N28
\InputORB[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[8]~10_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[40]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[21]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datab => \InputORB[0]~0_combout\,
	datad => \IR_ALU[21]~input_o\,
	combout => \InputORB[8]~10_combout\);

-- Location: LCCOMB_X1_Y32_N12
\InputORB[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(8) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[8]~10_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(8),
	datac => \InputORB[8]~10_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(8));

-- Location: LCCOMB_X1_Y34_N10
\ALU_Registers[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~44_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[8]~input_o\) # ((InputORB(8))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \CRAA32|Result\(8),
	datad => InputORB(8),
	combout => \ALU_Registers[8]~44_combout\);

-- Location: LCCOMB_X1_Y32_N20
\InputANDB[8]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[8]~18_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[40]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[40]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[21]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \IR_ALU[21]~input_o\,
	combout => \InputANDB[8]~18_combout\);

-- Location: LCCOMB_X1_Y32_N6
\InputANDB[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[8]~19_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[8]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[8]~18_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[8]~19_combout\);

-- Location: LCCOMB_X1_Y32_N14
\InputANDB[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(8) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[8]~19_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[8]~19_combout\,
	datab => InputANDB(8),
	datac => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(8));

-- Location: LCCOMB_X1_Y34_N12
\ALU_Registers[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~45_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[8]~input_o\ & ((InputANDB(8))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[8]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \ALU_Registers[8]~44_combout\,
	datad => InputANDB(8),
	combout => \ALU_Registers[8]~45_combout\);

-- Location: LCCOMB_X1_Y34_N22
\ALU_Registers[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~46_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[8]~43_combout\) # ((\ALU_Registers[8]~45_combout\ & !\Control_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[8]~43_combout\,
	datac => \ALU_Registers[8]~45_combout\,
	datad => \Control_ALU[17]~input_o\,
	combout => \ALU_Registers[8]~46_combout\);

-- Location: LCCOMB_X5_Y28_N20
\Mul|Add32B|Carry[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[8]~4_combout\ = (\Mul|Add32B|Carry[7]~3_combout\ & ((\Mul|Add32A|Result[7]~5_combout\) # (\Mul|Add30|Carry[5]~4_combout\ $ (\Mul|Add30|Carry~3_combout\)))) # (!\Mul|Add32B|Carry[7]~3_combout\ & (\Mul|Add32A|Result[7]~5_combout\ & 
-- (\Mul|Add30|Carry[5]~4_combout\ $ (\Mul|Add30|Carry~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[7]~3_combout\,
	datab => \Mul|Add30|Carry[5]~4_combout\,
	datac => \Mul|Add30|Carry~3_combout\,
	datad => \Mul|Add32A|Result[7]~5_combout\,
	combout => \Mul|Add32B|Carry[8]~4_combout\);

-- Location: LCCOMB_X5_Y28_N14
\Mul|Add30|Carry[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[6]~5_combout\ = (\Mul|Add30|Carry[5]~4_combout\ & ((\Mul|FPP2|BPP3|PartialProduct~combout\) # (\Mul|FPP3|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|Add30|Carry[5]~4_combout\ & 
-- (\Mul|FPP2|BPP3|PartialProduct~combout\ & (\Mul|FPP3|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[5]~4_combout\,
	datab => \Mul|FPP3|BPP1|PartialProduct~0_combout\,
	datac => \Mul|FPP2|BPP3|PartialProduct~combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry[6]~5_combout\);

-- Location: LCCOMB_X8_Y30_N30
\Mul|Add32D|Result[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~2_combout\ = \Registers_ALU[39]~input_o\ $ (\Registers_ALU[37]~input_o\ $ (\Registers_ALU[35]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32D|Result[31]~2_combout\);

-- Location: LCCOMB_X11_Y30_N24
\Mul|FPP4|BPP0|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP0|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP0|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N12
\Mul|Add32C|Result[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[8]~3_combout\ = \Mul|Add32B|Carry[8]~4_combout\ $ (\Mul|Add30|Carry[6]~5_combout\ $ (\Mul|Add32D|Result[31]~2_combout\ $ (\Mul|FPP4|BPP0|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[8]~4_combout\,
	datab => \Mul|Add30|Carry[6]~5_combout\,
	datac => \Mul|Add32D|Result[31]~2_combout\,
	datad => \Mul|FPP4|BPP0|PartialProduct~0_combout\,
	combout => \Mul|Add32C|Result[8]~3_combout\);

-- Location: LCCOMB_X4_Y30_N28
\Mul|FPP2|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP4|PartialProduct~0_combout\ = (\Mul|BD2|Select_M~combout\ & ((\Registers_ALU[4]~input_o\) # ((\Registers_ALU[3]~input_o\ & !\Mul|BD2|Select_2M~0_combout\)))) # (!\Mul|BD2|Select_M~combout\ & (((\Registers_ALU[3]~input_o\ & 
-- !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_M~combout\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N8
\Mul|Add32A|Carry[8]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[8]~6_combout\ = (\Mul|FPP0|BPP7|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[7]~5_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP5|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP7|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[7]~5_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP5|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP7|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[7]~5_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[8]~6_combout\);

-- Location: LCCOMB_X8_Y28_N30
\Mul|FPP0|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[8]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP0|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N18
\Mul|FPP1|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP6|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (((\Registers_ALU[6]~input_o\ & \Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[5]~input_o\) # ((\Registers_ALU[6]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N20
\Mul|Add32C|Result[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[8]~2_combout\ = \Mul|Add32A|Carry[8]~6_combout\ $ (\Mul|FPP0|BPP8|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP6|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add32A|Carry[8]~6_combout\,
	datac => \Mul|FPP0|BPP8|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add32C|Result[8]~2_combout\);

-- Location: LCCOMB_X8_Y30_N28
\Mul|FPP3|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP2|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Registers_ALU[2]~input_o\ & ((\Mul|BD3|Select_M~combout\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[1]~input_o\) # ((\Registers_ALU[2]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N22
\Mul|Add32C|Result[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[8]~4_combout\ = \Mul|Add32C|Result[8]~3_combout\ $ (\Mul|FPP2|BPP4|PartialProduct~0_combout\ $ (\Mul|Add32C|Result[8]~2_combout\ $ (\Mul|FPP3|BPP2|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[8]~3_combout\,
	datab => \Mul|FPP2|BPP4|PartialProduct~0_combout\,
	datac => \Mul|Add32C|Result[8]~2_combout\,
	datad => \Mul|FPP3|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add32C|Result[8]~4_combout\);

-- Location: LCCOMB_X5_Y28_N2
\Mul|Add32C|Carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~4_combout\ = (\Registers_ALU[39]~input_o\ & (\Mul|Add32B|Result[7]~2_combout\ & (\Mul|Add32C|Carry~33_combout\ $ (!\Mul|Add30|Carry~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry~33_combout\,
	datab => \Mul|Add30|Carry~2_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|Add32B|Result[7]~2_combout\,
	combout => \Mul|Add32C|Carry~4_combout\);

-- Location: LCCOMB_X1_Y34_N0
\ALU_Registers[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]~47_combout\ = (\ALU_Registers[8]~46_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result[8]~4_combout\ $ (\Mul|Add32C|Carry~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[8]~46_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32C|Result[8]~4_combout\,
	datad => \Mul|Add32C|Carry~4_combout\,
	combout => \ALU_Registers[8]~47_combout\);

-- Location: LCCOMB_X1_Y34_N4
\ALU_Registers[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[8]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[8]~47_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[8]~47_combout\,
	datac => \ALU_Registers[8]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[8]$latch~combout\);

-- Location: IOIBUF_X0_Y45_N22
\Registers_ALU[41]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(41),
	o => \Registers_ALU[41]~input_o\);

-- Location: LCCOMB_X1_Y35_N30
\InputORB[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[9]~11_combout\ = (!\Control_ALU[15]~input_o\ & ((\Control_ALU[25]~input_o\) # (\Control_ALU[27]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[15]~input_o\,
	datac => \Control_ALU[25]~input_o\,
	datad => \Control_ALU[27]~input_o\,
	combout => \InputORB[9]~11_combout\);

-- Location: LCCOMB_X1_Y35_N4
\InputORB[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[9]~12_combout\ = (\Control_ALU[24]~input_o\ & (\Registers_ALU[41]~input_o\)) # (!\Control_ALU[24]~input_o\ & ((\InputORB[9]~11_combout\ & (\Registers_ALU[41]~input_o\)) # (!\InputORB[9]~11_combout\ & ((\IR_ALU[22]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[24]~input_o\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \IR_ALU[22]~input_o\,
	datad => \InputORB[9]~11_combout\,
	combout => \InputORB[9]~12_combout\);

-- Location: LCCOMB_X1_Y35_N14
\InputORB[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(9) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[9]~12_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputORB(9),
	datac => \InputORB[9]~12_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(9));

-- Location: IOIBUF_X0_Y50_N15
\IR_ALU[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(23),
	o => \IR_ALU[23]~input_o\);

-- Location: LCCOMB_X7_Y26_N2
\AdderInputB[9]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~53_combout\ = (\AdderInputB[9]~50_combout\ & ((\AdderInputB[9]~52_combout\ & (\IR_ALU[22]~input_o\)) # (!\AdderInputB[9]~52_combout\ & ((\IR_ALU[23]~input_o\))))) # (!\AdderInputB[9]~50_combout\ & (((\AdderInputB[9]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[9]~50_combout\,
	datab => \IR_ALU[22]~input_o\,
	datac => \AdderInputB[9]~52_combout\,
	datad => \IR_ALU[23]~input_o\,
	combout => \AdderInputB[9]~53_combout\);

-- Location: LCCOMB_X7_Y26_N28
\AdderInputB[9]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~54_combout\ = (\AdderInputB[9]~53_combout\ & (((!\AdderInputB[9]~51_combout\)) # (!\Registers_ALU[41]~input_o\))) # (!\AdderInputB[9]~53_combout\ & (((\IR_ALU[14]~input_o\ & \AdderInputB[9]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[41]~input_o\,
	datab => \AdderInputB[9]~53_combout\,
	datac => \IR_ALU[14]~input_o\,
	datad => \AdderInputB[9]~51_combout\,
	combout => \AdderInputB[9]~54_combout\);

-- Location: LCCOMB_X7_Y26_N10
\AdderInputB[9]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[9]~55_combout\ = (\Control_ALU[14]~input_o\ & (((\AdderInputB[9]~54_combout\ & \AddrASelector[1]~4_combout\)) # (!\IR_ALU[22]~input_o\))) # (!\Control_ALU[14]~input_o\ & (\AdderInputB[9]~54_combout\ & ((\AddrASelector[1]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datab => \AdderInputB[9]~54_combout\,
	datac => \IR_ALU[22]~input_o\,
	datad => \AddrASelector[1]~4_combout\,
	combout => \AdderInputB[9]~55_combout\);

-- Location: LCCOMB_X8_Y26_N6
\AdderInputB[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(9) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[9]~55_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(9),
	datab => \AdderInputB[9]~55_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(9));

-- Location: LCCOMB_X8_Y23_N30
\CRAA32|Carry[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[9]~22_combout\ = (AdderInputA(8) & ((\CRAA32|Carry[8]~10_combout\) # ((AdderInputB(8)) # (\CRAA32|Carry[8]~21_combout\)))) # (!AdderInputA(8) & (AdderInputB(8) & ((\CRAA32|Carry[8]~10_combout\) # (\CRAA32|Carry[8]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[8]~10_combout\,
	datab => AdderInputA(8),
	datac => AdderInputB(8),
	datad => \CRAA32|Carry[8]~21_combout\,
	combout => \CRAA32|Carry[9]~22_combout\);

-- Location: IOIBUF_X67_Y73_N8
\PC_ALU[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(9),
	o => \PC_ALU[9]~input_o\);

-- Location: LCCOMB_X9_Y26_N22
\AdderInputA[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[9]~15_combout\ = (AddrASelector(1) & ((\Registers_ALU[9]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[9]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_ALU[9]~input_o\,
	datac => \Registers_ALU[9]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[9]~15_combout\);

-- Location: LCCOMB_X8_Y26_N24
\AdderInputA[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(9) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[9]~15_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(9),
	datac => \AdderInputA[9]~15_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(9));

-- Location: LCCOMB_X8_Y26_N2
\CRAA32|Result[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[9]~5_combout\ = AdderInputB(9) $ (\CRAA32|Carry[9]~22_combout\ $ (AdderInputA(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(9),
	datac => \CRAA32|Carry[9]~22_combout\,
	datad => AdderInputA(9),
	combout => \CRAA32|Result[9]~5_combout\);

-- Location: LCCOMB_X1_Y35_N18
\ALU_Registers[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~49_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[9]~input_o\) # ((InputORB(9))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[9]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[9]~input_o\,
	datac => InputORB(9),
	datad => \CRAA32|Result[9]~5_combout\,
	combout => \ALU_Registers[9]~49_combout\);

-- Location: LCCOMB_X1_Y35_N22
\InputANDB[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[9]~20_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[41]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[41]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[22]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \IR_ALU[22]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[9]~20_combout\);

-- Location: LCCOMB_X1_Y35_N16
\InputANDB[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[9]~21_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[30]~input_o\ & (\InputANDB[9]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[9]~20_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \IR_ALU[12]~input_o\,
	combout => \InputANDB[9]~21_combout\);

-- Location: LCCOMB_X1_Y35_N24
\InputANDB[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(9) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[9]~21_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(9),
	datac => \InputANDB[9]~21_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(9));

-- Location: LCCOMB_X1_Y35_N20
\ALU_CSR[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[9]~5_combout\ = (\Registers_ALU[9]~input_o\ & InputANDB(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[9]~input_o\,
	datad => InputANDB(9),
	combout => \ALU_CSR[9]~5_combout\);

-- Location: LCCOMB_X2_Y35_N16
\ALU_Registers[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~50_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[9]~5_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[9]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[9]~49_combout\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[9]~5_combout\,
	combout => \ALU_Registers[9]~50_combout\);

-- Location: LCCOMB_X8_Y30_N20
\Mul|FPP2|BPP4|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP4|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (\Mul|FPP2|BPP4|PartialProduct~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP4|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP4|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y30_N6
\Mul|Add30|Carry[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[7]~7_combout\ = (\Mul|Add30|Carry[6]~5_combout\ & ((\Mul|FPP2|BPP4|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP2|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[6]~5_combout\ & 
-- (\Mul|FPP2|BPP4|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP2|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[6]~5_combout\,
	datab => \Mul|FPP2|BPP4|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[7]~7_combout\);

-- Location: LCCOMB_X8_Y28_N16
\Mul|FPP0|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[9]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[8]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP0|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N14
\Mul|FPP1|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP7|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (\Registers_ALU[7]~input_o\ & ((\Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[6]~input_o\) # ((\Registers_ALU[7]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N10
\Mul|Add32A|Carry[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[9]~7_combout\ = (\Mul|FPP0|BPP8|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[8]~6_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP6|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP8|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[8]~6_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP6|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP8|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[8]~6_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[9]~7_combout\);

-- Location: LCCOMB_X8_Y28_N24
\Mul|Add32A|Result[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[9]~6_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP9|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP7|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[9]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP9|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP7|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[9]~7_combout\,
	combout => \Mul|Add32A|Result[9]~6_combout\);

-- Location: LCCOMB_X8_Y30_N4
\Mul|FPP3|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP3|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (((\Registers_ALU[3]~input_o\ & \Mul|BD3|Select_M~combout\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[2]~input_o\) # ((\Registers_ALU[3]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N10
\Mul|FPP2|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y30_N0
\Mul|FPP2|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP5|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP5|PartialProduct~0_combout\) # ((\Registers_ALU[4]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP5|PartialProduct~0_combout\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y30_N14
\Mul|Add30|Carry~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~6_combout\ = \Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP3|PartialProduct~0_combout\ $ (\Mul|FPP2|BPP5|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[39]~input_o\,
	datac => \Mul|FPP3|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP2|BPP5|PartialProduct~combout\,
	combout => \Mul|Add30|Carry~6_combout\);

-- Location: LCCOMB_X9_Y30_N26
\Mul|Add32B|Carry~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry~5_combout\ = \Mul|Add30|Carry[7]~7_combout\ $ (\Mul|Add32A|Result[9]~6_combout\ $ (\Mul|Add30|Carry~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add30|Carry[7]~7_combout\,
	datac => \Mul|Add32A|Result[9]~6_combout\,
	datad => \Mul|Add30|Carry~6_combout\,
	combout => \Mul|Add32B|Carry~5_combout\);

-- Location: LCCOMB_X10_Y29_N8
\Mul|BD4|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD4|Select_M~combout\ = \Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|BD4|Select_M~combout\);

-- Location: LCCOMB_X8_Y30_N8
\Mul|Add30|Carry~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~8_combout\ = \Registers_ALU[37]~input_o\ $ (\Mul|FPP2|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP2|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[37]~input_o\,
	datab => \Mul|FPP2|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~8_combout\);

-- Location: LCCOMB_X8_Y28_N6
\Mul|Add32A|Result[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[8]~7_combout\ = \Mul|FPP0|BPP8|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[8]~6_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP6|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP8|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[8]~6_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[8]~7_combout\);

-- Location: LCCOMB_X8_Y30_N18
\Mul|Add32B|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(8) = \Mul|Add32B|Carry[8]~4_combout\ $ (\Mul|Add30|Carry[6]~5_combout\ $ (\Mul|Add30|Carry~8_combout\ $ (\Mul|Add32A|Result[8]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[8]~4_combout\,
	datab => \Mul|Add30|Carry[6]~5_combout\,
	datac => \Mul|Add30|Carry~8_combout\,
	datad => \Mul|Add32A|Result[8]~7_combout\,
	combout => \Mul|Add32B|Result\(8));

-- Location: LCCOMB_X9_Y30_N28
\Mul|Add32C|Carry[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[9]~5_combout\ = (\Mul|Add32C|Carry~4_combout\ & ((\Mul|Add32B|Result\(8)) # ((\Mul|BD4|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|Add32C|Carry~4_combout\ & (\Mul|BD4|Select_M~combout\ & (\Registers_ALU[0]~input_o\ & 
-- \Mul|Add32B|Result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_M~combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|Add32C|Carry~4_combout\,
	datad => \Mul|Add32B|Result\(8),
	combout => \Mul|Add32C|Carry[9]~5_combout\);

-- Location: LCCOMB_X11_Y30_N10
\Mul|FPP4|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y30_N20
\Mul|BD4|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD4|Select_2M~0_combout\ = (\Registers_ALU[39]~input_o\ & ((\Registers_ALU[41]~input_o\) # (!\Registers_ALU[40]~input_o\))) # (!\Registers_ALU[39]~input_o\ & ((\Registers_ALU[40]~input_o\) # (!\Registers_ALU[41]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[40]~input_o\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|BD4|Select_2M~0_combout\);

-- Location: LCCOMB_X11_Y30_N4
\Mul|FPP4|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP1|PartialProduct~1_combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP1|PartialProduct~0_combout\) # ((\Registers_ALU[0]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X11_Y30_N18
\Mul|Add26A|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry~0_combout\ = (\Registers_ALU[41]~input_o\ & ((\Registers_ALU[39]~input_o\ $ (!\Registers_ALU[40]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|Add26A|Carry~0_combout\);

-- Location: LCCOMB_X11_Y30_N22
\Mul|Add26A|Result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(3) = \Mul|FPP4|BPP1|PartialProduct~1_combout\ $ (\Mul|Add26A|Carry~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP4|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add26A|Carry~0_combout\,
	combout => \Mul|Add26A|Result\(3));

-- Location: LCCOMB_X8_Y30_N24
\Mul|Add32B|Carry[9]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[9]~6_combout\ = (\Mul|Add32B|Carry[8]~4_combout\ & ((\Mul|Add32A|Result[8]~7_combout\) # (\Mul|Add30|Carry[6]~5_combout\ $ (\Mul|Add30|Carry~8_combout\)))) # (!\Mul|Add32B|Carry[8]~4_combout\ & (\Mul|Add32A|Result[8]~7_combout\ & 
-- (\Mul|Add30|Carry[6]~5_combout\ $ (\Mul|Add30|Carry~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[8]~4_combout\,
	datab => \Mul|Add30|Carry[6]~5_combout\,
	datac => \Mul|Add30|Carry~8_combout\,
	datad => \Mul|Add32A|Result[8]~7_combout\,
	combout => \Mul|Add32B|Carry[9]~6_combout\);

-- Location: LCCOMB_X9_Y30_N2
\Mul|Add32C|Result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(9) = \Mul|Add32B|Carry~5_combout\ $ (\Mul|Add32C|Carry[9]~5_combout\ $ (\Mul|Add26A|Result\(3) $ (\Mul|Add32B|Carry[9]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry~5_combout\,
	datab => \Mul|Add32C|Carry[9]~5_combout\,
	datac => \Mul|Add26A|Result\(3),
	datad => \Mul|Add32B|Carry[9]~6_combout\,
	combout => \Mul|Add32C|Result\(9));

-- Location: LCCOMB_X1_Y34_N6
\LS|D[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[9]~8_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(9)))) # (!\LSReplace~0_combout\ & (\LS|D8~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D8~q\,
	datab => \LSReplace~0_combout\,
	datad => LSRDataIn(9),
	combout => \LS|D[9]~8_combout\);

-- Location: FF_X1_Y34_N7
\LS|D9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[9]~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D9~q\);

-- Location: LCCOMB_X1_Y34_N2
\ALU_Registers[9]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~48_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D9~q\) # ((\ASR|D9~q\) # (\LSR|D9~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D9~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ASR|D9~q\,
	datad => \LSR|D9~q\,
	combout => \ALU_Registers[9]~48_combout\);

-- Location: LCCOMB_X2_Y35_N14
\ALU_Registers[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]~51_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result\(9))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[9]~50_combout\) # ((\ALU_Registers[9]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[9]~50_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32C|Result\(9),
	datad => \ALU_Registers[9]~48_combout\,
	combout => \ALU_Registers[9]~51_combout\);

-- Location: LCCOMB_X2_Y35_N8
\ALU_Registers[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[9]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[9]~51_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[9]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[9]~51_combout\,
	datac => \ALU_Registers[9]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[9]$latch~combout\);

-- Location: LCCOMB_X8_Y23_N16
\CRAA32|Carry[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[10]~23_combout\ = (\CRAA32|Carry[9]~22_combout\ & ((AdderInputB(9)) # (AdderInputA(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(9),
	datab => AdderInputA(9),
	datac => \CRAA32|Carry[9]~22_combout\,
	combout => \CRAA32|Carry[10]~23_combout\);

-- Location: LCCOMB_X6_Y24_N20
\AdderInputB[10]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~100_combout\ = (AddrBSelector(3) & (\IR_ALU[15]~input_o\)) # (!AddrBSelector(3) & (((\IR_ALU[13]~input_o\ & !\AddrBSelector[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[15]~input_o\,
	datab => \IR_ALU[13]~input_o\,
	datac => AddrBSelector(3),
	datad => \AddrBSelector[2]~4_combout\,
	combout => \AdderInputB[10]~100_combout\);

-- Location: IOIBUF_X0_Y14_N1
\Registers_ALU[42]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(42),
	o => \Registers_ALU[42]~input_o\);

-- Location: LCCOMB_X9_Y22_N28
\AdderInputB[10]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~101_combout\ = (\AddrBSelector[5]~0_combout\ & ((\AddrBSelector[4]~1_combout\ & (\AdderInputB[10]~100_combout\)) # (!\AddrBSelector[4]~1_combout\ & ((!\Registers_ALU[42]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[4]~1_combout\,
	datab => \AdderInputB[10]~100_combout\,
	datac => \Registers_ALU[42]~input_o\,
	datad => \AddrBSelector[5]~0_combout\,
	combout => \AdderInputB[10]~101_combout\);

-- Location: LCCOMB_X9_Y22_N6
\AdderInputB[10]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~102_combout\ = (\AddrASelector[1]~5_combout\ & ((\AdderInputB[10]~101_combout\) # ((!\AddrBSelector[5]~0_combout\ & \IR_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~5_combout\,
	datab => \AddrBSelector[5]~0_combout\,
	datac => \AdderInputB[10]~101_combout\,
	datad => \IR_ALU[0]~input_o\,
	combout => \AdderInputB[10]~102_combout\);

-- Location: LCCOMB_X9_Y22_N12
\AdderInputB[10]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~103_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[10]~102_combout\) # ((!\AddrASelector[1]~5_combout\ & \IR_ALU[23]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~5_combout\,
	datab => \IR_ALU[23]~input_o\,
	datac => \AdderInputB[10]~102_combout\,
	datad => \AddrASelector[1]~4_combout\,
	combout => \AdderInputB[10]~103_combout\);

-- Location: LCCOMB_X9_Y22_N18
\AdderInputB[10]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[10]~104_combout\ = (\AdderInputB[10]~103_combout\) # ((!\IR_ALU[23]~input_o\ & \Control_ALU[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[23]~input_o\,
	datac => \AdderInputB[10]~103_combout\,
	datad => \Control_ALU[14]~input_o\,
	combout => \AdderInputB[10]~104_combout\);

-- Location: LCCOMB_X9_Y22_N0
\AdderInputB[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(10) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[10]~104_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[10]~104_combout\,
	datab => AdderInputB(10),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(10));

-- Location: IOIBUF_X67_Y0_N1
\PC_ALU[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(10),
	o => \PC_ALU[10]~input_o\);

-- Location: LCCOMB_X12_Y23_N28
\AdderInputA[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[10]~25_combout\ = (AddrASelector(1) & ((\Registers_ALU[10]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \PC_ALU[10]~input_o\,
	datac => AddrASelector(1),
	datad => \Registers_ALU[10]~input_o\,
	combout => \AdderInputA[10]~25_combout\);

-- Location: LCCOMB_X12_Y23_N18
\AdderInputA[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(10) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[10]~25_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[10]~25_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	datad => AdderInputA(10),
	combout => AdderInputA(10));

-- Location: LCCOMB_X8_Y26_N20
\CRAA32|Carry[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[10]~9_combout\ = (AdderInputA(9) & AdderInputB(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(9),
	datad => AdderInputB(9),
	combout => \CRAA32|Carry[10]~9_combout\);

-- Location: LCCOMB_X12_Y23_N2
\CRAA32|Result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(10) = AdderInputB(10) $ (AdderInputA(10) $ (((\CRAA32|Carry[10]~23_combout\) # (\CRAA32|Carry[10]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[10]~23_combout\,
	datab => AdderInputB(10),
	datac => AdderInputA(10),
	datad => \CRAA32|Carry[10]~9_combout\,
	combout => \CRAA32|Result\(10));

-- Location: LCCOMB_X3_Y33_N28
\InputORB[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[10]~13_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[42]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[23]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[23]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[42]~input_o\,
	combout => \InputORB[10]~13_combout\);

-- Location: LCCOMB_X3_Y33_N8
\InputORB[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(10) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[10]~13_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[10]~13_combout\,
	datac => InputORB(10),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(10));

-- Location: LCCOMB_X3_Y33_N20
\ALU_Registers[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~53_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[10]~input_o\) # (InputORB(10))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(10),
	datab => \Registers_ALU[10]~input_o\,
	datac => InputORB(10),
	datad => \ALU_Registers[22]~1_combout\,
	combout => \ALU_Registers[10]~53_combout\);

-- Location: LCCOMB_X4_Y31_N22
\InputANDB[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[10]~22_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[42]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[42]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[23]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \IR_ALU[23]~input_o\,
	datac => \Registers_ALU[42]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[10]~22_combout\);

-- Location: LCCOMB_X4_Y31_N16
\InputANDB[10]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[10]~23_combout\ = (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[31]~input_o\ & (\InputANDB[10]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[10]~22_combout\,
	datab => \Control_ALU[30]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[10]~23_combout\);

-- Location: LCCOMB_X3_Y33_N18
\InputANDB[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(10) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[10]~23_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[10]~23_combout\,
	datac => InputANDB(10),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(10));

-- Location: LCCOMB_X3_Y33_N6
\ALU_Registers[10]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~54_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[10]~input_o\ & ((InputANDB(10))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[10]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \ALU_Registers[10]~53_combout\,
	datad => InputANDB(10),
	combout => \ALU_Registers[10]~54_combout\);

-- Location: LCCOMB_X2_Y34_N4
\LS|D[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[10]~9_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(10)))) # (!\LSReplace~0_combout\ & (\LS|D9~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D9~q\,
	datad => LSRDataIn(10),
	combout => \LS|D[10]~9_combout\);

-- Location: FF_X2_Y34_N5
\LS|D10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[10]~9_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D10~q\);

-- Location: LCCOMB_X2_Y34_N0
\ALU_Registers[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~52_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D10~q\) # ((\LS|D10~q\) # (\LSR|D10~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D10~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LS|D10~q\,
	datad => \LSR|D10~q\,
	combout => \ALU_Registers[10]~52_combout\);

-- Location: LCCOMB_X2_Y34_N18
\ALU_Registers[10]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~55_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[10]~52_combout\) # ((!\Control_ALU[17]~input_o\ & \ALU_Registers[10]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[10]~54_combout\,
	datad => \ALU_Registers[10]~52_combout\,
	combout => \ALU_Registers[10]~55_combout\);

-- Location: LCCOMB_X8_Y30_N2
\Mul|Add30|Carry[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[8]~9_combout\ = (\Mul|Add30|Carry[7]~7_combout\ & ((\Mul|FPP2|BPP5|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP3|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[7]~7_combout\ & 
-- (\Mul|FPP2|BPP5|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP3|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[7]~7_combout\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Mul|FPP3|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP2|BPP5|PartialProduct~combout\,
	combout => \Mul|Add30|Carry[8]~9_combout\);

-- Location: LCCOMB_X9_Y30_N22
\Mul|Add32B|Carry[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[10]~7_combout\ = (\Mul|Add32A|Result[9]~6_combout\ & ((\Mul|Add32B|Carry[9]~6_combout\) # (\Mul|Add30|Carry~6_combout\ $ (\Mul|Add30|Carry[7]~7_combout\)))) # (!\Mul|Add32A|Result[9]~6_combout\ & (\Mul|Add32B|Carry[9]~6_combout\ & 
-- (\Mul|Add30|Carry~6_combout\ $ (\Mul|Add30|Carry[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry~6_combout\,
	datab => \Mul|Add32A|Result[9]~6_combout\,
	datac => \Mul|Add30|Carry[7]~7_combout\,
	datad => \Mul|Add32B|Carry[9]~6_combout\,
	combout => \Mul|Add32B|Carry[10]~7_combout\);

-- Location: LCCOMB_X9_Y30_N24
\Mul|Add32C|Carry[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[10]~6_combout\ = (\Mul|Add32C|Carry[9]~5_combout\ & ((\Mul|Add26A|Result\(3)) # (\Mul|Add32B|Carry~5_combout\ $ (\Mul|Add32B|Carry[9]~6_combout\)))) # (!\Mul|Add32C|Carry[9]~5_combout\ & (\Mul|Add26A|Result\(3) & 
-- (\Mul|Add32B|Carry~5_combout\ $ (\Mul|Add32B|Carry[9]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry~5_combout\,
	datab => \Mul|Add32C|Carry[9]~5_combout\,
	datac => \Mul|Add26A|Result\(3),
	datad => \Mul|Add32B|Carry[9]~6_combout\,
	combout => \Mul|Add32C|Carry[10]~6_combout\);

-- Location: LCCOMB_X10_Y30_N26
\Mul|Add32C|Result[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[10]~22_combout\ = \Mul|Add32C|Carry[10]~6_combout\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[42]~input_o\ $ (\Registers_ALU[41]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[42]~input_o\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|Add32C|Carry[10]~6_combout\,
	combout => \Mul|Add32C|Result[10]~22_combout\);

-- Location: LCCOMB_X9_Y30_N0
\Mul|Add32C|Result[10]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[10]~5_combout\ = \Mul|Add30|Carry[8]~9_combout\ $ (\Mul|Add32D|Result[31]~2_combout\ $ (\Mul|Add32B|Carry[10]~7_combout\ $ (\Mul|Add32C|Result[10]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[8]~9_combout\,
	datab => \Mul|Add32D|Result[31]~2_combout\,
	datac => \Mul|Add32B|Carry[10]~7_combout\,
	datad => \Mul|Add32C|Result[10]~22_combout\,
	combout => \Mul|Add32C|Result[10]~5_combout\);

-- Location: LCCOMB_X11_Y30_N8
\Mul|FPP4|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y30_N6
\Mul|FPP4|BPP2|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP2|PartialProduct~1_combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP2|PartialProduct~0_combout\) # ((\Registers_ALU[1]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Mul|FPP4|BPP2|PartialProduct~0_combout\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP2|PartialProduct~1_combout\);

-- Location: LCCOMB_X11_Y30_N16
\Mul|Add26A|Result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result[4]~0_combout\ = \Mul|FPP4|BPP2|PartialProduct~1_combout\ $ (((!\Mul|Add26A|Carry~0_combout\) # (!\Mul|FPP4|BPP1|PartialProduct~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|PartialProduct~1_combout\,
	datac => \Mul|FPP4|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add26A|Carry~0_combout\,
	combout => \Mul|Add26A|Result[4]~0_combout\);

-- Location: LCCOMB_X4_Y30_N14
\Mul|FPP2|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & ((\Mul|BD2|Select_M~combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[5]~input_o\)))) # (!\Registers_ALU[6]~input_o\ & (!\Mul|BD2|Select_2M~0_combout\ & 
-- (\Registers_ALU[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD2|Select_M~combout\,
	combout => \Mul|FPP2|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N22
\Mul|FPP0|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[10]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[9]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N4
\Mul|FPP1|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[7]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[8]~input_o\ & (\Registers_ALU[7]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y28_N12
\Mul|Add32A|Carry[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[10]~8_combout\ = (\Mul|FPP0|BPP9|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[9]~7_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP7|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP9|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[9]~7_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP7|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP9|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP7|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[9]~7_combout\,
	combout => \Mul|Add32A|Carry[10]~8_combout\);

-- Location: LCCOMB_X12_Y34_N28
\Mul|Add32C|Result[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[10]~6_combout\ = \Mul|FPP0|BPP10|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP8|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP10|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP8|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[10]~8_combout\,
	combout => \Mul|Add32C|Result[10]~6_combout\);

-- Location: LCCOMB_X4_Y30_N16
\Mul|FPP3|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP4|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Registers_ALU[4]~input_o\ & (\Mul|BD3|Select_M~combout\))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[3]~input_o\) # ((\Registers_ALU[4]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Mul|BD3|Select_M~combout\,
	datad => \Registers_ALU[3]~input_o\,
	combout => \Mul|FPP3|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X4_Y30_N26
\Mul|Add32C|Result[10]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[10]~7_combout\ = \Mul|Add26A|Result[4]~0_combout\ $ (\Mul|FPP2|BPP6|PartialProduct~0_combout\ $ (\Mul|Add32C|Result[10]~6_combout\ $ (\Mul|FPP3|BPP4|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result[4]~0_combout\,
	datab => \Mul|FPP2|BPP6|PartialProduct~0_combout\,
	datac => \Mul|Add32C|Result[10]~6_combout\,
	datad => \Mul|FPP3|BPP4|PartialProduct~0_combout\,
	combout => \Mul|Add32C|Result[10]~7_combout\);

-- Location: LCCOMB_X2_Y34_N16
\ALU_Registers[10]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]~56_combout\ = (\ALU_Registers[10]~55_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result[10]~5_combout\ $ (!\Mul|Add32C|Result[10]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[10]~55_combout\,
	datac => \Mul|Add32C|Result[10]~5_combout\,
	datad => \Mul|Add32C|Result[10]~7_combout\,
	combout => \ALU_Registers[10]~56_combout\);

-- Location: LCCOMB_X2_Y34_N22
\ALU_Registers[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[10]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[10]~56_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[10]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[10]~56_combout\,
	datac => \ALU_Registers[10]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[10]$latch~combout\);

-- Location: LCCOMB_X8_Y23_N2
\CRAA32|Carry[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[11]~24_combout\ = (AdderInputA(10) & ((AdderInputB(10)) # ((\CRAA32|Carry[10]~9_combout\) # (\CRAA32|Carry[10]~23_combout\)))) # (!AdderInputA(10) & (AdderInputB(10) & ((\CRAA32|Carry[10]~9_combout\) # (\CRAA32|Carry[10]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(10),
	datab => AdderInputB(10),
	datac => \CRAA32|Carry[10]~9_combout\,
	datad => \CRAA32|Carry[10]~23_combout\,
	combout => \CRAA32|Carry[11]~24_combout\);

-- Location: IOIBUF_X58_Y0_N22
\Registers_ALU[43]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(43),
	o => \Registers_ALU[43]~input_o\);

-- Location: LCCOMB_X5_Y24_N18
\AdderInputB[11]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~45_combout\ = (AddrBSelector(3) & (\IR_ALU[16]~input_o\)) # (!AddrBSelector(3) & (((!\AddrBSelector[2]~4_combout\ & \IR_ALU[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[16]~input_o\,
	datab => \AddrBSelector[2]~4_combout\,
	datac => AddrBSelector(3),
	datad => \IR_ALU[5]~input_o\,
	combout => \AdderInputB[11]~45_combout\);

-- Location: LCCOMB_X8_Y22_N30
\AdderInputB[11]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~46_combout\ = (\AdderInputB[11]~14_combout\ & ((\AddrBSelector[4]~1_combout\ & ((\AdderInputB[11]~45_combout\))) # (!\AddrBSelector[4]~1_combout\ & (!\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \AddrBSelector[4]~1_combout\,
	datac => \AdderInputB[11]~45_combout\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[11]~46_combout\);

-- Location: IOIBUF_X0_Y22_N15
\IR_ALU[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_IR_ALU(24),
	o => \IR_ALU[24]~input_o\);

-- Location: LCCOMB_X8_Y22_N8
\AdderInputB[11]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~47_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~46_combout\) # ((!\AdderInputB[11]~14_combout\ & \IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[11]~14_combout\,
	datab => \AddrASelector[1]~4_combout\,
	datac => \AdderInputB[11]~46_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[11]~47_combout\);

-- Location: LCCOMB_X8_Y22_N2
\AdderInputB[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[11]~48_combout\ = (\AdderInputB[11]~47_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[11]~47_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[11]~48_combout\);

-- Location: LCCOMB_X8_Y22_N26
\AdderInputB[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(11) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[11]~48_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[11]~48_combout\,
	datac => AdderInputB(11),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(11));

-- Location: IOIBUF_X60_Y0_N1
\PC_ALU[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(11),
	o => \PC_ALU[11]~input_o\);

-- Location: LCCOMB_X8_Y22_N4
\AdderInputA[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[11]~14_combout\ = (AddrASelector(1) & ((\Registers_ALU[11]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[11]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_ALU[11]~input_o\,
	datab => \Registers_ALU[11]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[11]~14_combout\);

-- Location: LCCOMB_X8_Y22_N28
\AdderInputA[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(11) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[11]~14_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[11]~14_combout\,
	datab => AdderInputA(11),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(11));

-- Location: LCCOMB_X8_Y22_N6
\CRAA32|Result[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[11]~6_combout\ = \CRAA32|Carry[11]~24_combout\ $ (AdderInputB(11) $ (AdderInputA(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[11]~24_combout\,
	datac => AdderInputB(11),
	datad => AdderInputA(11),
	combout => \CRAA32|Result[11]~6_combout\);

-- Location: LCCOMB_X3_Y31_N24
\InputORB[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[11]~14_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[43]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \InputORB[11]~14_combout\);

-- Location: LCCOMB_X3_Y31_N14
\InputORB[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(11) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[11]~14_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[11]~14_combout\,
	datac => InputORB(11),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(11));

-- Location: LCCOMB_X3_Y31_N22
\ALU_Registers[11]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~58_combout\ = (\ALU_Registers[22]~1_combout\ & (((InputORB(11)) # (\Registers_ALU[11]~input_o\)))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[11]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[11]~6_combout\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => InputORB(11),
	datad => \Registers_ALU[11]~input_o\,
	combout => \ALU_Registers[11]~58_combout\);

-- Location: LCCOMB_X3_Y31_N28
\InputANDB[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[11]~24_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[43]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[43]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \InputANDB[11]~24_combout\);

-- Location: LCCOMB_X3_Y31_N30
\InputANDB[11]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[11]~25_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[11]~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[11]~24_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[11]~25_combout\);

-- Location: LCCOMB_X3_Y31_N16
\InputANDB[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(11) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[11]~25_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(11),
	datac => \InputANDB[11]~25_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(11));

-- Location: LCCOMB_X3_Y31_N12
\ALU_CSR[11]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[11]~6_combout\ = (\Registers_ALU[11]~input_o\ & InputANDB(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[11]~input_o\,
	datad => InputANDB(11),
	combout => \ALU_CSR[11]~6_combout\);

-- Location: LCCOMB_X3_Y31_N0
\ALU_Registers[11]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~59_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[11]~6_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[11]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[11]~58_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[11]~6_combout\,
	combout => \ALU_Registers[11]~59_combout\);

-- Location: LCCOMB_X5_Y30_N10
\Mul|Add30|Carry~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~11_combout\ = \Mul|FPP2|BPP6|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[37]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP6|PartialProduct~0_combout\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Mul|FPP3|BPP4|PartialProduct~0_combout\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|Add30|Carry~11_combout\);

-- Location: LCCOMB_X12_Y34_N2
\Mul|Add32A|Result[10]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[10]~9_combout\ = \Mul|FPP0|BPP10|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[10]~8_combout\ $ (\Mul|FPP1|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP10|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[10]~8_combout\,
	datac => \Mul|FPP1|BPP8|PartialProduct~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Result[10]~9_combout\);

-- Location: LCCOMB_X9_Y30_N10
\Mul|Add32B|Carry[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[11]~8_combout\ = (\Mul|Add32B|Carry[10]~7_combout\ & ((\Mul|Add32A|Result[10]~9_combout\) # (\Mul|Add30|Carry[8]~9_combout\ $ (\Mul|Add30|Carry~11_combout\)))) # (!\Mul|Add32B|Carry[10]~7_combout\ & (\Mul|Add32A|Result[10]~9_combout\ & 
-- (\Mul|Add30|Carry[8]~9_combout\ $ (\Mul|Add30|Carry~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[8]~9_combout\,
	datab => \Mul|Add30|Carry~11_combout\,
	datac => \Mul|Add32B|Carry[10]~7_combout\,
	datad => \Mul|Add32A|Result[10]~9_combout\,
	combout => \Mul|Add32B|Carry[11]~8_combout\);

-- Location: LCCOMB_X12_Y34_N10
\Mul|Add32A|Carry[11]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[11]~9_combout\ = (\Mul|FPP0|BPP10|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[10]~8_combout\) # (\Mul|FPP1|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP10|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[10]~8_combout\ & (\Mul|FPP1|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP10|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[10]~8_combout\,
	datac => \Mul|FPP1|BPP8|PartialProduct~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Carry[11]~9_combout\);

-- Location: LCCOMB_X12_Y34_N16
\Mul|FPP0|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[11]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[11]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N18
\Mul|FPP1|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (((\Registers_ALU[9]~input_o\ & \Mul|BD1|Select_M~combout\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[8]~input_o\ & (((\Registers_ALU[9]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|BD1|Select_2M~0_combout\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N20
\Mul|Add32A|Result[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[11]~8_combout\ = \Mul|Add32A|Carry[11]~9_combout\ $ (\Mul|FPP0|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP9|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[11]~9_combout\,
	datab => \Mul|FPP0|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[11]~8_combout\);

-- Location: LCCOMB_X5_Y30_N20
\Mul|FPP2|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP6|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (\Mul|FPP2|BPP6|PartialProduct~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP6|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X5_Y30_N26
\Mul|Add30|Carry[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[9]~12_combout\ = (\Mul|Add30|Carry[8]~9_combout\ & ((\Mul|FPP2|BPP6|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP4|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[8]~9_combout\ & 
-- (\Mul|FPP2|BPP6|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP4|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[8]~9_combout\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Mul|FPP3|BPP4|PartialProduct~0_combout\,
	datad => \Mul|FPP2|BPP6|PartialProduct~combout\,
	combout => \Mul|Add30|Carry[9]~12_combout\);

-- Location: LCCOMB_X9_Y33_N16
\Mul|FPP2|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datab => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP2|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y33_N2
\Mul|FPP2|BPP7|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP7|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP7|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[37]~input_o\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|FPP2|BPP7|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP7|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y33_N18
\Mul|FPP3|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (((\Registers_ALU[5]~input_o\ & \Mul|BD3|Select_M~combout\)) # (!\Mul|BD3|Select_2M~0_combout\))) # (!\Registers_ALU[4]~input_o\ & (((\Registers_ALU[5]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Mul|BD3|Select_2M~0_combout\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y33_N28
\Mul|Add30|Carry~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~10_combout\ = \Mul|FPP2|BPP7|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP5|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP7|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~10_combout\);

-- Location: LCCOMB_X9_Y33_N6
\Mul|Add32B|Result[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[11]~3_combout\ = \Mul|Add32B|Carry[11]~8_combout\ $ (\Mul|Add32A|Result[11]~8_combout\ $ (\Mul|Add30|Carry[9]~12_combout\ $ (\Mul|Add30|Carry~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[11]~8_combout\,
	datab => \Mul|Add32A|Result[11]~8_combout\,
	datac => \Mul|Add30|Carry[9]~12_combout\,
	datad => \Mul|Add30|Carry~10_combout\,
	combout => \Mul|Add32B|Result[11]~3_combout\);

-- Location: LCCOMB_X9_Y30_N12
\Mul|Add32B|Result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result\(10) = \Mul|Add30|Carry[8]~9_combout\ $ (\Mul|Add30|Carry~11_combout\ $ (\Mul|Add32B|Carry[10]~7_combout\ $ (\Mul|Add32A|Result[10]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[8]~9_combout\,
	datab => \Mul|Add30|Carry~11_combout\,
	datac => \Mul|Add32B|Carry[10]~7_combout\,
	datad => \Mul|Add32A|Result[10]~9_combout\,
	combout => \Mul|Add32B|Result\(10));

-- Location: LCCOMB_X10_Y30_N0
\Mul|FPP5|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP0|PartialProduct~combout\ = \Registers_ALU[43]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[42]~input_o\ $ (\Registers_ALU[41]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[42]~input_o\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|FPP5|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y30_N26
\Mul|Add26A|Result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(4) = \Mul|FPP4|BPP2|PartialProduct~1_combout\ $ (\Mul|FPP5|BPP0|PartialProduct~combout\ $ (((!\Mul|Add26A|Carry~0_combout\) # (!\Mul|FPP4|BPP1|PartialProduct~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|PartialProduct~1_combout\,
	datab => \Mul|FPP4|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP5|BPP0|PartialProduct~combout\,
	datad => \Mul|Add26A|Carry~0_combout\,
	combout => \Mul|Add26A|Result\(4));

-- Location: LCCOMB_X10_Y30_N20
\Mul|Add32C|Carry[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[11]~7_combout\ = (\Mul|Add32B|Result\(10) & ((\Mul|Add32C|Carry[10]~6_combout\) # (\Registers_ALU[43]~input_o\ $ (!\Mul|Add26A|Result\(4))))) # (!\Mul|Add32B|Result\(10) & (\Mul|Add32C|Carry[10]~6_combout\ & (\Registers_ALU[43]~input_o\ 
-- $ (!\Mul|Add26A|Result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result\(10),
	datab => \Mul|Add32C|Carry[10]~6_combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|Add26A|Result\(4),
	combout => \Mul|Add32C|Carry[11]~7_combout\);

-- Location: LCCOMB_X10_Y30_N22
\Mul|BD5|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD5|Select_2M~0_combout\ = (\Registers_ALU[42]~input_o\ & ((\Registers_ALU[43]~input_o\) # (!\Registers_ALU[41]~input_o\))) # (!\Registers_ALU[42]~input_o\ & ((\Registers_ALU[41]~input_o\) # (!\Registers_ALU[43]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[42]~input_o\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|BD5|Select_2M~0_combout\);

-- Location: LCCOMB_X11_Y33_N16
\Mul|BD5|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD5|Select_M~combout\ = \Registers_ALU[41]~input_o\ $ (\Registers_ALU[42]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[41]~input_o\,
	datac => \Registers_ALU[42]~input_o\,
	combout => \Mul|BD5|Select_M~combout\);

-- Location: LCCOMB_X10_Y30_N12
\Mul|FPP5|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP1|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[1]~input_o\ & ((\Mul|BD5|Select_M~combout\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[0]~input_o\) # ((\Registers_ALU[1]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N26
\Mul|FPP4|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	combout => \Mul|FPP4|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N12
\Mul|FPP4|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP3|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP3|PartialProduct~0_combout\) # ((\Registers_ALU[2]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP3|PartialProduct~0_combout\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y30_N28
\Mul|Add26A|Carry[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[5]~1_combout\ = (\Mul|FPP4|BPP2|PartialProduct~1_combout\ & ((\Mul|FPP5|BPP0|PartialProduct~combout\) # ((\Mul|FPP4|BPP1|PartialProduct~1_combout\ & \Mul|Add26A|Carry~0_combout\)))) # (!\Mul|FPP4|BPP2|PartialProduct~1_combout\ & 
-- (\Mul|FPP4|BPP1|PartialProduct~1_combout\ & (\Mul|FPP5|BPP0|PartialProduct~combout\ & \Mul|Add26A|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP2|PartialProduct~1_combout\,
	datab => \Mul|FPP4|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP5|BPP0|PartialProduct~combout\,
	datad => \Mul|Add26A|Carry~0_combout\,
	combout => \Mul|Add26A|Carry[5]~1_combout\);

-- Location: LCCOMB_X10_Y30_N30
\Mul|Add26A|Result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(5) = \Mul|FPP5|BPP1|PartialProduct~0_combout\ $ (\Mul|FPP4|BPP3|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|Add26A|Carry[5]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP1|PartialProduct~0_combout\,
	datab => \Mul|FPP4|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|Add26A|Carry[5]~1_combout\,
	combout => \Mul|Add26A|Result\(5));

-- Location: LCCOMB_X10_Y30_N6
\Mul|Add26B|Carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~4_combout\ = (\Registers_ALU[43]~input_o\ & !\Mul|Add26A|Result\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|Add26A|Result\(4),
	combout => \Mul|Add26B|Carry~4_combout\);

-- Location: LCCOMB_X10_Y30_N8
\Mul|Add32C|Result[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[11]~8_combout\ = \Mul|Add32B|Result[11]~3_combout\ $ (\Mul|Add32C|Carry[11]~7_combout\ $ (\Mul|Add26A|Result\(5) $ (\Mul|Add26B|Carry~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[11]~3_combout\,
	datab => \Mul|Add32C|Carry[11]~7_combout\,
	datac => \Mul|Add26A|Result\(5),
	datad => \Mul|Add26B|Carry~4_combout\,
	combout => \Mul|Add32C|Result[11]~8_combout\);

-- Location: LCCOMB_X2_Y34_N10
\LS|D[11]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[11]~10_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(11)))) # (!\LSReplace~0_combout\ & (\LS|D10~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D10~q\,
	datad => LSRDataIn(11),
	combout => \LS|D[11]~10_combout\);

-- Location: FF_X2_Y34_N11
\LS|D11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[11]~10_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D11~q\);

-- Location: LCCOMB_X2_Y34_N26
\ALU_Registers[11]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~57_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D11~q\) # ((\ASR|D11~q\) # (\LSR|D11~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D11~q\,
	datab => \ASR|D11~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LSR|D11~q\,
	combout => \ALU_Registers[11]~57_combout\);

-- Location: LCCOMB_X2_Y34_N20
\ALU_Registers[11]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]~60_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result[11]~8_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[11]~59_combout\) # ((\ALU_Registers[11]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[11]~59_combout\,
	datab => \Mul|Add32C|Result[11]~8_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \ALU_Registers[11]~57_combout\,
	combout => \ALU_Registers[11]~60_combout\);

-- Location: LCCOMB_X2_Y34_N8
\ALU_Registers[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[11]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[11]~60_combout\))) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[11]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[11]$latch~combout\,
	datac => \ALU_Registers[11]~60_combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[11]$latch~combout\);

-- Location: LCCOMB_X3_Y24_N4
\AdderInputB[14]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~32_combout\ = (\AddrBSelector[4]~1_combout\ & (!AddrBSelector(3) & ((\AddrBSelector[1]~2_combout\) # (!\AddrBSelector[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[1]~2_combout\,
	datab => \AddrBSelector[2]~4_combout\,
	datac => \AddrBSelector[4]~1_combout\,
	datad => AddrBSelector(3),
	combout => \AdderInputB[14]~32_combout\);

-- Location: LCCOMB_X3_Y24_N0
\AdderInputB[14]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~127_combout\ = ((!\Control_ALU[6]~input_o\ & (!\AddrBSelector[2]~4_combout\ & !\Control_ALU[7]~input_o\))) # (!\AddrBSelector[4]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[6]~input_o\,
	datab => \AddrBSelector[2]~4_combout\,
	datac => \AddrBSelector[4]~1_combout\,
	datad => \Control_ALU[7]~input_o\,
	combout => \AdderInputB[14]~127_combout\);

-- Location: IOIBUF_X0_Y17_N15
\Registers_ALU[44]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(44),
	o => \Registers_ALU[44]~input_o\);

-- Location: LCCOMB_X10_Y24_N22
\AdderInputB[12]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~105_combout\ = (\AdderInputB[14]~127_combout\ & (((\AddrASelector[1]~7_combout\) # (!\Registers_ALU[44]~input_o\)))) # (!\AdderInputB[14]~127_combout\ & (\IR_ALU[17]~input_o\ & ((!\AddrASelector[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~127_combout\,
	datab => \IR_ALU[17]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \AddrASelector[1]~7_combout\,
	combout => \AdderInputB[12]~105_combout\);

-- Location: LCCOMB_X9_Y24_N28
\AdderInputB[12]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~106_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[12]~105_combout\ & ((\IR_ALU[6]~input_o\))) # (!\AdderInputB[12]~105_combout\ & (\IR_ALU[5]~input_o\)))) # (!\AdderInputB[14]~32_combout\ & (\AdderInputB[12]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~32_combout\,
	datab => \AdderInputB[12]~105_combout\,
	datac => \IR_ALU[5]~input_o\,
	datad => \IR_ALU[6]~input_o\,
	combout => \AdderInputB[12]~106_combout\);

-- Location: LCCOMB_X9_Y22_N4
\AdderInputB[12]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~107_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & (\AdderInputB[12]~106_combout\)) # (!\AdderInputB[11]~14_combout\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AdderInputB[12]~106_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[12]~107_combout\);

-- Location: LCCOMB_X9_Y22_N30
\AdderInputB[12]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[12]~108_combout\ = (\AdderInputB[12]~107_combout\) # ((!\IR_ALU[24]~input_o\ & \Control_ALU[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[24]~input_o\,
	datac => \AdderInputB[12]~107_combout\,
	datad => \Control_ALU[14]~input_o\,
	combout => \AdderInputB[12]~108_combout\);

-- Location: LCCOMB_X9_Y22_N22
\AdderInputB[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(12) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[12]~108_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[12]~108_combout\,
	datac => AdderInputB(12),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(12));

-- Location: LCCOMB_X8_Y22_N0
\CRAA32|Carry[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[12]~8_combout\ = (AdderInputB(11) & AdderInputA(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputB(11),
	datad => AdderInputA(11),
	combout => \CRAA32|Carry[12]~8_combout\);

-- Location: IOIBUF_X16_Y0_N1
\PC_ALU[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(12),
	o => \PC_ALU[12]~input_o\);

-- Location: LCCOMB_X8_Y22_N14
\AdderInputA[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[12]~26_combout\ = (AddrASelector(1) & (\Registers_ALU[12]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datac => \PC_ALU[12]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[12]~26_combout\);

-- Location: LCCOMB_X8_Y22_N22
\AdderInputA[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(12) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[12]~26_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[12]~26_combout\,
	datac => AdderInputA(12),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(12));

-- Location: LCCOMB_X8_Y23_N12
\CRAA32|Carry[12]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[12]~25_combout\ = (\CRAA32|Carry[11]~24_combout\ & ((AdderInputB(11)) # (AdderInputA(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(11),
	datac => AdderInputA(11),
	datad => \CRAA32|Carry[11]~24_combout\,
	combout => \CRAA32|Carry[12]~25_combout\);

-- Location: LCCOMB_X8_Y22_N12
\CRAA32|Result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(12) = AdderInputB(12) $ (AdderInputA(12) $ (((\CRAA32|Carry[12]~8_combout\) # (\CRAA32|Carry[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(12),
	datab => \CRAA32|Carry[12]~8_combout\,
	datac => AdderInputA(12),
	datad => \CRAA32|Carry[12]~25_combout\,
	combout => \CRAA32|Result\(12));

-- Location: LCCOMB_X1_Y31_N28
\InputORB[12]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[12]~15_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[44]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[44]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datac => \InputORB[0]~0_combout\,
	combout => \InputORB[12]~15_combout\);

-- Location: LCCOMB_X1_Y31_N22
\InputORB[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(12) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[12]~15_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[12]~15_combout\,
	datac => InputORB(12),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(12));

-- Location: LCCOMB_X2_Y33_N0
\ALU_Registers[12]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~62_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[12]~input_o\) # (InputORB(12))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(12),
	datab => \ALU_Registers[22]~1_combout\,
	datac => \Registers_ALU[12]~input_o\,
	datad => InputORB(12),
	combout => \ALU_Registers[12]~62_combout\);

-- Location: LCCOMB_X1_Y31_N8
\InputANDB[12]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[12]~26_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[44]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[44]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \IR_ALU[24]~input_o\,
	combout => \InputANDB[12]~26_combout\);

-- Location: LCCOMB_X1_Y31_N10
\InputANDB[12]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[12]~27_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[12]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[12]~26_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[12]~27_combout\);

-- Location: LCCOMB_X1_Y31_N20
\InputANDB[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(12) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[12]~27_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[12]~27_combout\,
	datab => InputANDB(12),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(12));

-- Location: LCCOMB_X1_Y31_N24
\ALU_CSR[12]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[12]~7_combout\ = (\Registers_ALU[12]~input_o\ & InputANDB(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datad => InputANDB(12),
	combout => \ALU_CSR[12]~7_combout\);

-- Location: LCCOMB_X2_Y33_N2
\ALU_Registers[12]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~63_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[12]~7_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[12]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[12]~62_combout\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_CSR[12]~7_combout\,
	combout => \ALU_Registers[12]~63_combout\);

-- Location: LCCOMB_X3_Y33_N16
\LS|D[12]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[12]~11_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(12))) # (!\LSReplace~0_combout\ & ((\LS|D11~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(12),
	datac => \LSReplace~0_combout\,
	datad => \LS|D11~q\,
	combout => \LS|D[12]~11_combout\);

-- Location: FF_X3_Y33_N17
\LS|D12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[12]~11_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D12~q\);

-- Location: LCCOMB_X2_Y33_N26
\ALU_Registers[12]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~61_combout\ = (\Control_ALU[17]~input_o\ & ((\LSR|D12~q\) # ((\ASR|D12~q\) # (\LS|D12~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D12~q\,
	datab => \ASR|D12~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LS|D12~q\,
	combout => \ALU_Registers[12]~61_combout\);

-- Location: LCCOMB_X9_Y33_N10
\Mul|Add32B|Carry[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[12]~9_combout\ = (\Mul|Add32B|Carry[11]~8_combout\ & ((\Mul|Add32A|Result[11]~8_combout\) # (\Mul|Add30|Carry[9]~12_combout\ $ (\Mul|Add30|Carry~10_combout\)))) # (!\Mul|Add32B|Carry[11]~8_combout\ & (\Mul|Add32A|Result[11]~8_combout\ & 
-- (\Mul|Add30|Carry[9]~12_combout\ $ (\Mul|Add30|Carry~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[11]~8_combout\,
	datab => \Mul|Add32A|Result[11]~8_combout\,
	datac => \Mul|Add30|Carry[9]~12_combout\,
	datad => \Mul|Add30|Carry~10_combout\,
	combout => \Mul|Add32B|Carry[12]~9_combout\);

-- Location: LCCOMB_X5_Y30_N16
\Mul|FPP2|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y33_N22
\Mul|FPP2|BPP8|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP8|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP8|PartialProduct~0_combout\) # ((\Registers_ALU[7]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Mul|FPP2|BPP8|PartialProduct~0_combout\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP8|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y33_N0
\Mul|FPP3|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & ((\Mul|BD3|Select_M~combout\) # ((!\Mul|BD3|Select_2M~0_combout\ & \Registers_ALU[5]~input_o\)))) # (!\Registers_ALU[6]~input_o\ & (!\Mul|BD3|Select_2M~0_combout\ & 
-- (\Registers_ALU[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Mul|BD3|Select_2M~0_combout\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y33_N4
\Mul|Add30|Carry~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~13_combout\ = \Mul|FPP2|BPP8|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP6|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP8|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~13_combout\);

-- Location: LCCOMB_X12_Y34_N12
\Mul|Add32A|Carry[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[12]~10_combout\ = (\Mul|Add32A|Carry[11]~9_combout\ & ((\Mul|FPP0|BPP11|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP9|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[11]~9_combout\ & 
-- (\Mul|FPP0|BPP11|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP9|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[11]~9_combout\,
	datab => \Mul|FPP0|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[12]~10_combout\);

-- Location: LCCOMB_X12_Y34_N26
\Mul|FPP0|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[12]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N24
\Mul|FPP1|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP10|PartialProduct~0_combout\ = (\Mul|BD1|Select_M~combout\ & ((\Registers_ALU[10]~input_o\) # ((!\Mul|BD1|Select_2M~0_combout\ & \Registers_ALU[9]~input_o\)))) # (!\Mul|BD1|Select_M~combout\ & (((!\Mul|BD1|Select_2M~0_combout\ & 
-- \Registers_ALU[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_M~combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP1|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N30
\Mul|Add32A|Result[12]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[12]~10_combout\ = \Mul|Add32A|Carry[12]~10_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP12|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP10|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[12]~10_combout\,
	datab => \Registers_ALU[35]~input_o\,
	datac => \Mul|FPP0|BPP12|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP10|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[12]~10_combout\);

-- Location: LCCOMB_X9_Y33_N12
\Mul|Add30|Carry[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[10]~14_combout\ = (\Mul|Add30|Carry[9]~12_combout\ & ((\Mul|FPP2|BPP7|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP5|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[9]~12_combout\ & 
-- (\Mul|FPP2|BPP7|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP5|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[9]~12_combout\,
	datab => \Mul|FPP2|BPP7|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[10]~14_combout\);

-- Location: LCCOMB_X9_Y33_N14
\Mul|Add32B|Result[12]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[12]~4_combout\ = \Mul|Add32B|Carry[12]~9_combout\ $ (\Mul|Add30|Carry~13_combout\ $ (\Mul|Add32A|Result[12]~10_combout\ $ (\Mul|Add30|Carry[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[12]~9_combout\,
	datab => \Mul|Add30|Carry~13_combout\,
	datac => \Mul|Add32A|Result[12]~10_combout\,
	datad => \Mul|Add30|Carry[10]~14_combout\,
	combout => \Mul|Add32B|Result[12]~4_combout\);

-- Location: LCCOMB_X10_Y30_N24
\Mul|Add26B|Carry~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~42_combout\ = (\Mul|Add26A|Result\(5) & (\Registers_ALU[43]~input_o\ & !\Mul|Add26A|Result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(5),
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|Add26A|Result\(4),
	combout => \Mul|Add26B|Carry~42_combout\);

-- Location: LCCOMB_X10_Y30_N14
\Mul|Add32C|Carry[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[12]~8_combout\ = (\Mul|Add32B|Result[11]~3_combout\ & ((\Mul|Add32C|Carry[11]~7_combout\) # (\Mul|Add26A|Result\(5) $ (\Mul|Add26B|Carry~4_combout\)))) # (!\Mul|Add32B|Result[11]~3_combout\ & (\Mul|Add32C|Carry[11]~7_combout\ & 
-- (\Mul|Add26A|Result\(5) $ (\Mul|Add26B|Carry~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[11]~3_combout\,
	datab => \Mul|Add32C|Carry[11]~7_combout\,
	datac => \Mul|Add26A|Result\(5),
	datad => \Mul|Add26B|Carry~4_combout\,
	combout => \Mul|Add32C|Carry[12]~8_combout\);

-- Location: LCCOMB_X10_Y30_N4
\Mul|Add26A|Carry[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[6]~2_combout\ = (\Mul|FPP4|BPP3|PartialProduct~combout\ & ((\Mul|Add26A|Carry[5]~1_combout\) # (\Mul|FPP5|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|FPP4|BPP3|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[5]~1_combout\ & (\Mul|FPP5|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP1|PartialProduct~0_combout\,
	datab => \Mul|FPP4|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|Add26A|Carry[5]~1_combout\,
	combout => \Mul|Add26A|Carry[6]~2_combout\);

-- Location: LCCOMB_X11_Y33_N28
\Mul|FPP4|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N2
\Mul|FPP4|BPP4|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP4|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP4|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|FPP4|BPP4|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP4|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y33_N18
\Mul|FPP5|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP2|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[2]~input_o\) # ((\Registers_ALU[1]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Mul|BD5|Select_M~combout\ & (\Registers_ALU[1]~input_o\ & 
-- ((!\Mul|BD5|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|BD5|Select_2M~0_combout\,
	combout => \Mul|FPP5|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N20
\Mul|Add26A|Result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(6) = \Mul|Add26A|Carry[6]~2_combout\ $ (\Mul|FPP4|BPP4|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP2|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[6]~2_combout\,
	datab => \Mul|FPP4|BPP4|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(6));

-- Location: LCCOMB_X10_Y30_N10
\Mul|Add26B|Carry~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~43_combout\ = \Mul|Add26A|Result\(6) $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[43]~input_o\ $ (\Registers_ALU[44]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(6),
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Registers_ALU[44]~input_o\,
	combout => \Mul|Add26B|Carry~43_combout\);

-- Location: LCCOMB_X10_Y30_N2
\Mul|Add32C|Result[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[12]~9_combout\ = \Mul|Add32B|Result[12]~4_combout\ $ (\Mul|Add26B|Carry~42_combout\ $ (\Mul|Add32C|Carry[12]~8_combout\ $ (\Mul|Add26B|Carry~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[12]~4_combout\,
	datab => \Mul|Add26B|Carry~42_combout\,
	datac => \Mul|Add32C|Carry[12]~8_combout\,
	datad => \Mul|Add26B|Carry~43_combout\,
	combout => \Mul|Add32C|Result[12]~9_combout\);

-- Location: LCCOMB_X2_Y33_N28
\ALU_Registers[12]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]~64_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result[12]~9_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[12]~63_combout\) # ((\ALU_Registers[12]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[12]~63_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \ALU_Registers[12]~61_combout\,
	datad => \Mul|Add32C|Result[12]~9_combout\,
	combout => \ALU_Registers[12]~64_combout\);

-- Location: LCCOMB_X2_Y33_N4
\ALU_Registers[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[12]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[12]~64_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[12]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[12]~64_combout\,
	datab => \ALU_Registers[12]$latch~combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[12]$latch~combout\);

-- Location: IOIBUF_X58_Y0_N1
\Registers_ALU[45]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(45),
	o => \Registers_ALU[45]~input_o\);

-- Location: LCCOMB_X9_Y25_N20
\AdderInputB[13]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~41_combout\ = (\AdderInputB[14]~127_combout\ & (((\AddrASelector[1]~7_combout\) # (!\Registers_ALU[45]~input_o\)))) # (!\AdderInputB[14]~127_combout\ & (\IR_ALU[18]~input_o\ & ((!\AddrASelector[1]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~127_combout\,
	datab => \IR_ALU[18]~input_o\,
	datac => \Registers_ALU[45]~input_o\,
	datad => \AddrASelector[1]~7_combout\,
	combout => \AdderInputB[13]~41_combout\);

-- Location: LCCOMB_X9_Y24_N26
\AdderInputB[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~42_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[13]~41_combout\ & (\IR_ALU[7]~input_o\)) # (!\AdderInputB[13]~41_combout\ & ((\IR_ALU[6]~input_o\))))) # (!\AdderInputB[14]~32_combout\ & (\AdderInputB[13]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~32_combout\,
	datab => \AdderInputB[13]~41_combout\,
	datac => \IR_ALU[7]~input_o\,
	datad => \IR_ALU[6]~input_o\,
	combout => \AdderInputB[13]~42_combout\);

-- Location: LCCOMB_X9_Y22_N8
\AdderInputB[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~43_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & (\AdderInputB[13]~42_combout\)) # (!\AdderInputB[11]~14_combout\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AdderInputB[13]~42_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[13]~43_combout\);

-- Location: LCCOMB_X9_Y22_N2
\AdderInputB[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[13]~44_combout\ = (\AdderInputB[13]~43_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[13]~43_combout\,
	combout => \AdderInputB[13]~44_combout\);

-- Location: LCCOMB_X9_Y22_N26
\AdderInputB[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(13) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[13]~44_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(13),
	datac => \AdderInputB[13]~44_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(13));

-- Location: IOIBUF_X0_Y12_N15
\PC_ALU[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(13),
	o => \PC_ALU[13]~input_o\);

-- Location: LCCOMB_X5_Y23_N30
\AdderInputA[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[13]~13_combout\ = (AddrASelector(1) & ((\Registers_ALU[13]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datab => \PC_ALU[13]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \AdderInputA[13]~13_combout\);

-- Location: LCCOMB_X5_Y23_N26
\AdderInputA[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(13) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[13]~13_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(13),
	datab => \AdderInputA[13]~13_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(13));

-- Location: LCCOMB_X8_Y23_N10
\CRAA32|Carry[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[13]~26_combout\ = (AdderInputB(12) & ((\CRAA32|Carry[12]~8_combout\) # ((AdderInputA(12)) # (\CRAA32|Carry[12]~25_combout\)))) # (!AdderInputB(12) & (AdderInputA(12) & ((\CRAA32|Carry[12]~8_combout\) # (\CRAA32|Carry[12]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(12),
	datab => \CRAA32|Carry[12]~8_combout\,
	datac => AdderInputA(12),
	datad => \CRAA32|Carry[12]~25_combout\,
	combout => \CRAA32|Carry[13]~26_combout\);

-- Location: LCCOMB_X5_Y23_N0
\CRAA32|Result[13]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[13]~7_combout\ = AdderInputB(13) $ (AdderInputA(13) $ (\CRAA32|Carry[13]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(13),
	datac => AdderInputA(13),
	datad => \CRAA32|Carry[13]~26_combout\,
	combout => \CRAA32|Result[13]~7_combout\);

-- Location: LCCOMB_X2_Y32_N24
\InputORB[13]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[13]~16_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[45]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[13]~16_combout\);

-- Location: LCCOMB_X2_Y32_N30
\InputORB[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(13) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[13]~16_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(13),
	datab => \InputORB[13]~16_combout\,
	datac => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(13));

-- Location: LCCOMB_X3_Y32_N12
\ALU_Registers[13]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~66_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[13]~input_o\) # ((InputORB(13))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[13]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[13]~input_o\,
	datac => \CRAA32|Result[13]~7_combout\,
	datad => InputORB(13),
	combout => \ALU_Registers[13]~66_combout\);

-- Location: LCCOMB_X3_Y30_N6
\InputANDB[13]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[13]~28_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[45]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[45]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[45]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[13]~28_combout\);

-- Location: LCCOMB_X3_Y30_N0
\InputANDB[13]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[13]~29_combout\ = (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[13]~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[30]~input_o\,
	datab => \Control_ALU[31]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \InputANDB[13]~28_combout\,
	combout => \InputANDB[13]~29_combout\);

-- Location: LCCOMB_X3_Y32_N2
\InputANDB[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(13) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[13]~29_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[13]~29_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(13),
	combout => InputANDB(13));

-- Location: LCCOMB_X3_Y32_N10
\ALU_CSR[13]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[13]~8_combout\ = (\Registers_ALU[13]~input_o\ & InputANDB(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[13]~input_o\,
	datad => InputANDB(13),
	combout => \ALU_CSR[13]~8_combout\);

-- Location: LCCOMB_X3_Y32_N30
\ALU_Registers[13]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~67_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[13]~8_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[13]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[13]~66_combout\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[13]~8_combout\,
	combout => \ALU_Registers[13]~67_combout\);

-- Location: LCCOMB_X3_Y32_N20
\LS|D[13]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[13]~12_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(13)))) # (!\LSReplace~0_combout\ & (\LS|D12~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D12~q\,
	datab => \LSReplace~0_combout\,
	datad => LSRDataIn(13),
	combout => \LS|D[13]~12_combout\);

-- Location: FF_X3_Y32_N21
\LS|D13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[13]~12_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D13~q\);

-- Location: LCCOMB_X3_Y32_N28
\ALU_Registers[13]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~65_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D13~q\) # ((\ASR|D13~q\) # (\LSR|D13~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D13~q\,
	datac => \ASR|D13~q\,
	datad => \LSR|D13~q\,
	combout => \ALU_Registers[13]~65_combout\);

-- Location: LCCOMB_X13_Y33_N24
\Mul|BD6|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD6|Select_M~combout\ = \Registers_ALU[43]~input_o\ $ (\Registers_ALU[44]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	combout => \Mul|BD6|Select_M~combout\);

-- Location: LCCOMB_X10_Y30_N18
\Mul|Add26B|Carry[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[7]~6_combout\ = (\Mul|Add26A|Result\(6) & ((\Mul|Add26B|Carry~42_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|Add26A|Result\(6) & (\Mul|BD6|Select_M~combout\ & (\Registers_ALU[0]~input_o\ & 
-- \Mul|Add26B|Carry~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD6|Select_M~combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|Add26A|Result\(6),
	datad => \Mul|Add26B|Carry~42_combout\,
	combout => \Mul|Add26B|Carry[7]~6_combout\);

-- Location: LCCOMB_X10_Y30_N28
\Mul|Add32C|Carry[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[13]~9_combout\ = (\Mul|Add32B|Result[12]~4_combout\ & ((\Mul|Add32C|Carry[12]~8_combout\) # (\Mul|Add26B|Carry~42_combout\ $ (\Mul|Add26B|Carry~43_combout\)))) # (!\Mul|Add32B|Result[12]~4_combout\ & (\Mul|Add32C|Carry[12]~8_combout\ & 
-- (\Mul|Add26B|Carry~42_combout\ $ (\Mul|Add26B|Carry~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[12]~4_combout\,
	datab => \Mul|Add26B|Carry~42_combout\,
	datac => \Mul|Add32C|Carry[12]~8_combout\,
	datad => \Mul|Add26B|Carry~43_combout\,
	combout => \Mul|Add32C|Carry[13]~9_combout\);

-- Location: LCCOMB_X12_Y33_N24
\Mul|FPP0|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[13]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP0|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y33_N26
\Mul|FPP1|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & (((\Registers_ALU[11]~input_o\ & \Mul|BD1|Select_M~combout\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[10]~input_o\ & (\Registers_ALU[11]~input_o\ & 
-- (\Mul|BD1|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datab => \Registers_ALU[11]~input_o\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Mul|BD1|Select_2M~0_combout\,
	combout => \Mul|FPP1|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y34_N8
\Mul|Add32A|Carry[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[13]~11_combout\ = (\Mul|Add32A|Carry[12]~10_combout\ & ((\Mul|FPP0|BPP12|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP10|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[12]~10_combout\ & 
-- (\Mul|FPP0|BPP12|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP10|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[12]~10_combout\,
	datab => \Registers_ALU[35]~input_o\,
	datac => \Mul|FPP0|BPP12|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP10|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[13]~11_combout\);

-- Location: LCCOMB_X12_Y33_N6
\Mul|Add32A|Result[13]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[13]~11_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP13|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP11|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[13]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP13|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP11|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[13]~11_combout\,
	combout => \Mul|Add32A|Result[13]~11_combout\);

-- Location: LCCOMB_X9_Y33_N26
\Mul|Add30|Carry[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[11]~16_combout\ = (\Mul|FPP2|BPP8|PartialProduct~combout\ & ((\Mul|Add30|Carry[10]~14_combout\) # (\Mul|FPP3|BPP6|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP8|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[10]~14_combout\ & (\Mul|FPP3|BPP6|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP8|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP6|PartialProduct~0_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|Add30|Carry[10]~14_combout\,
	combout => \Mul|Add30|Carry[11]~16_combout\);

-- Location: LCCOMB_X9_Y33_N8
\Mul|Add32B|Carry[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[13]~10_combout\ = (\Mul|Add32B|Carry[12]~9_combout\ & ((\Mul|Add32A|Result[12]~10_combout\) # (\Mul|Add30|Carry~13_combout\ $ (\Mul|Add30|Carry[10]~14_combout\)))) # (!\Mul|Add32B|Carry[12]~9_combout\ & 
-- (\Mul|Add32A|Result[12]~10_combout\ & (\Mul|Add30|Carry~13_combout\ $ (\Mul|Add30|Carry[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[12]~9_combout\,
	datab => \Mul|Add30|Carry~13_combout\,
	datac => \Mul|Add32A|Result[12]~10_combout\,
	datad => \Mul|Add30|Carry[10]~14_combout\,
	combout => \Mul|Add32B|Carry[13]~10_combout\);

-- Location: LCCOMB_X9_Y34_N12
\Mul|FPP2|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP2|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N30
\Mul|FPP2|BPP9|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP9|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP9|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP9|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP9|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y30_N20
\Mul|FPP3|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP7|PartialProduct~0_combout\ = (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[7]~input_o\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD3|Select_2M~0_combout\)))) # (!\Mul|BD3|Select_M~combout\ & (((\Registers_ALU[6]~input_o\ & 
-- !\Mul|BD3|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|BD3|Select_2M~0_combout\,
	combout => \Mul|FPP3|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y33_N28
\Mul|Add30|Carry~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~15_combout\ = \Mul|FPP2|BPP9|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP7|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP9|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~15_combout\);

-- Location: LCCOMB_X12_Y33_N16
\Mul|Add32B|Result[13]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[13]~5_combout\ = \Mul|Add32A|Result[13]~11_combout\ $ (\Mul|Add30|Carry[11]~16_combout\ $ (\Mul|Add32B|Carry[13]~10_combout\ $ (\Mul|Add30|Carry~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[13]~11_combout\,
	datab => \Mul|Add30|Carry[11]~16_combout\,
	datac => \Mul|Add32B|Carry[13]~10_combout\,
	datad => \Mul|Add30|Carry~15_combout\,
	combout => \Mul|Add32B|Result[13]~5_combout\);

-- Location: LCCOMB_X14_Y32_N18
\Mul|FPP6|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N28
\Mul|FPP6|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP1|PartialProduct~1_combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP1|PartialProduct~0_combout\) # ((\Registers_ALU[1]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Mul|FPP6|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP6|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X11_Y33_N24
\Mul|Add26A|Carry[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[7]~3_combout\ = (\Mul|Add26A|Carry[6]~2_combout\ & ((\Mul|FPP4|BPP4|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP2|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[6]~2_combout\ & 
-- (\Mul|FPP4|BPP4|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP2|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[6]~2_combout\,
	datab => \Mul|FPP4|BPP4|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[7]~3_combout\);

-- Location: LCCOMB_X11_Y33_N22
\Mul|FPP5|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP3|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[3]~input_o\) # ((\Registers_ALU[2]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Mul|BD5|Select_M~combout\ & (\Registers_ALU[2]~input_o\ & 
-- ((!\Mul|BD5|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD5|Select_2M~0_combout\,
	combout => \Mul|FPP5|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N8
\Mul|FPP4|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N6
\Mul|FPP4|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP5|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP5|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Mul|FPP4|BPP5|PartialProduct~0_combout\,
	datad => \Registers_ALU[4]~input_o\,
	combout => \Mul|FPP4|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y33_N30
\Mul|Add26A|Result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(7) = \Registers_ALU[43]~input_o\ $ (\Mul|Add26A|Carry[7]~3_combout\ $ (\Mul|FPP5|BPP3|PartialProduct~0_combout\ $ (\Mul|FPP4|BPP5|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Mul|Add26A|Carry[7]~3_combout\,
	datac => \Mul|FPP5|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP4|BPP5|PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(7));

-- Location: LCCOMB_X14_Y32_N24
\Mul|Add22|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~0_combout\ = (\Registers_ALU[45]~input_o\ & ((\Registers_ALU[43]~input_o\ $ (!\Registers_ALU[44]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|Add22|Carry~0_combout\);

-- Location: LCCOMB_X13_Y32_N16
\Mul|Add26B|Carry~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~5_combout\ = \Mul|FPP6|BPP1|PartialProduct~1_combout\ $ (\Mul|Add26A|Result\(7) $ (\Mul|Add22|Carry~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP6|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add26A|Result\(7),
	datad => \Mul|Add22|Carry~0_combout\,
	combout => \Mul|Add26B|Carry~5_combout\);

-- Location: LCCOMB_X13_Y32_N22
\Mul|Add32C|Result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result\(13) = \Mul|Add26B|Carry[7]~6_combout\ $ (\Mul|Add32C|Carry[13]~9_combout\ $ (\Mul|Add32B|Result[13]~5_combout\ $ (\Mul|Add26B|Carry~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[7]~6_combout\,
	datab => \Mul|Add32C|Carry[13]~9_combout\,
	datac => \Mul|Add32B|Result[13]~5_combout\,
	datad => \Mul|Add26B|Carry~5_combout\,
	combout => \Mul|Add32C|Result\(13));

-- Location: LCCOMB_X3_Y32_N16
\ALU_Registers[13]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]~68_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32C|Result\(13))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[13]~67_combout\) # ((\ALU_Registers[13]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[13]~67_combout\,
	datac => \ALU_Registers[13]~65_combout\,
	datad => \Mul|Add32C|Result\(13),
	combout => \ALU_Registers[13]~68_combout\);

-- Location: LCCOMB_X3_Y32_N22
\ALU_Registers[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[13]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[13]~68_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[13]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[13]~68_combout\,
	datac => \ALU_Registers[13]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[13]$latch~combout\);

-- Location: LCCOMB_X13_Y32_N10
\Mul|Add26B|Carry[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[8]~8_combout\ = (\Mul|Add26B|Carry[7]~6_combout\ & ((\Mul|Add26A|Result\(7)) # (\Mul|FPP6|BPP1|PartialProduct~1_combout\ $ (\Mul|Add22|Carry~0_combout\)))) # (!\Mul|Add26B|Carry[7]~6_combout\ & (\Mul|Add26A|Result\(7) & 
-- (\Mul|FPP6|BPP1|PartialProduct~1_combout\ $ (\Mul|Add22|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[7]~6_combout\,
	datab => \Mul|FPP6|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add26A|Result\(7),
	datad => \Mul|Add22|Carry~0_combout\,
	combout => \Mul|Add26B|Carry[8]~8_combout\);

-- Location: LCCOMB_X13_Y32_N20
\Mul|Add32C|Carry[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[14]~10_combout\ = (\Mul|Add32C|Carry[13]~9_combout\ & ((\Mul|Add32B|Result[13]~5_combout\) # (\Mul|Add26B|Carry[7]~6_combout\ $ (\Mul|Add26B|Carry~5_combout\)))) # (!\Mul|Add32C|Carry[13]~9_combout\ & (\Mul|Add32B|Result[13]~5_combout\ & 
-- (\Mul|Add26B|Carry[7]~6_combout\ $ (\Mul|Add26B|Carry~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[7]~6_combout\,
	datab => \Mul|Add32C|Carry[13]~9_combout\,
	datac => \Mul|Add32B|Result[13]~5_combout\,
	datad => \Mul|Add26B|Carry~5_combout\,
	combout => \Mul|Add32C|Carry[14]~10_combout\);

-- Location: LCCOMB_X14_Y32_N2
\Mul|FPP6|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N4
\Mul|FPP6|BPP2|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP2|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP2|PartialProduct~0_combout\) # ((\Registers_ALU[2]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Mul|FPP6|BPP2|PartialProduct~0_combout\,
	combout => \Mul|FPP6|BPP2|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y32_N0
\Mul|Add22|Carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~1_combout\ = (!\Mul|Add22|Carry~0_combout\) # (!\Mul|FPP6|BPP1|PartialProduct~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP6|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add22|Carry~0_combout\,
	combout => \Mul|Add22|Carry~1_combout\);

-- Location: IOIBUF_X0_Y28_N15
\Registers_ALU[47]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(47),
	o => \Registers_ALU[47]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\Registers_ALU[46]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(46),
	o => \Registers_ALU[46]~input_o\);

-- Location: LCCOMB_X9_Y32_N26
\Mul|FPP7|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP0|PartialProduct~combout\ = \Registers_ALU[47]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[46]~input_o\ $ (\Registers_ALU[45]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Registers_ALU[46]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP7|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y33_N0
\Mul|Add26A|Carry[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[8]~4_combout\ = (\Mul|Add26A|Carry[7]~3_combout\ & ((\Mul|FPP4|BPP5|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP3|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[7]~3_combout\ & 
-- (\Mul|FPP4|BPP5|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP3|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Mul|Add26A|Carry[7]~3_combout\,
	datac => \Mul|FPP5|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP4|BPP5|PartialProduct~combout\,
	combout => \Mul|Add26A|Carry[8]~4_combout\);

-- Location: LCCOMB_X12_Y32_N22
\Mul|FPP4|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N0
\Mul|FPP4|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP6|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP6|PartialProduct~0_combout\) # ((\Registers_ALU[5]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP6|PartialProduct~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Mul|BD4|Select_2M~0_combout\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|FPP4|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y32_N28
\Mul|FPP5|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP4|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[4]~input_o\ & ((\Mul|BD5|Select_M~combout\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[3]~input_o\) # ((\Registers_ALU[4]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N30
\Mul|Add26A|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(8) = \Mul|Add26A|Carry[8]~4_combout\ $ (\Mul|FPP4|BPP6|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP4|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[8]~4_combout\,
	datab => \Mul|FPP4|BPP6|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP4|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(8));

-- Location: LCCOMB_X13_Y32_N14
\Mul|Add26B|Carry~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~7_combout\ = \Mul|FPP6|BPP2|PartialProduct~combout\ $ (\Mul|Add22|Carry~1_combout\ $ (\Mul|FPP7|BPP0|PartialProduct~combout\ $ (\Mul|Add26A|Result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP2|PartialProduct~combout\,
	datab => \Mul|Add22|Carry~1_combout\,
	datac => \Mul|FPP7|BPP0|PartialProduct~combout\,
	datad => \Mul|Add26A|Result\(8),
	combout => \Mul|Add26B|Carry~7_combout\);

-- Location: LCCOMB_X12_Y33_N8
\Mul|Add30|Carry[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[12]~18_combout\ = (\Mul|FPP2|BPP9|PartialProduct~combout\ & ((\Mul|Add30|Carry[11]~16_combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP7|PartialProduct~0_combout\)))) # (!\Mul|FPP2|BPP9|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[11]~16_combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP7|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP9|PartialProduct~combout\,
	datab => \Mul|Add30|Carry[11]~16_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[12]~18_combout\);

-- Location: LCCOMB_X12_Y33_N22
\Mul|Add32A|Carry[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[14]~12_combout\ = (\Mul|FPP0|BPP13|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[13]~11_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP11|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP13|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[13]~11_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP11|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP13|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP11|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[13]~11_combout\,
	combout => \Mul|Add32A|Carry[14]~12_combout\);

-- Location: LCCOMB_X12_Y33_N20
\Mul|FPP0|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[14]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP0|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y33_N18
\Mul|FPP1|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[11]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[12]~input_o\ & (\Registers_ALU[11]~input_o\ & 
-- ((!\Mul|BD1|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datab => \Registers_ALU[11]~input_o\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Mul|BD1|Select_2M~0_combout\,
	combout => \Mul|FPP1|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y33_N4
\Mul|Add32A|Result[14]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[14]~12_combout\ = \Mul|Add32A|Carry[14]~12_combout\ $ (\Mul|FPP0|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP12|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[14]~12_combout\,
	datab => \Mul|FPP0|BPP14|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP12|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[14]~12_combout\);

-- Location: LCCOMB_X12_Y33_N30
\Mul|Add32B|Carry[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[14]~11_combout\ = (\Mul|Add32A|Result[13]~11_combout\ & ((\Mul|Add32B|Carry[13]~10_combout\) # (\Mul|Add30|Carry[11]~16_combout\ $ (\Mul|Add30|Carry~15_combout\)))) # (!\Mul|Add32A|Result[13]~11_combout\ & 
-- (\Mul|Add32B|Carry[13]~10_combout\ & (\Mul|Add30|Carry[11]~16_combout\ $ (\Mul|Add30|Carry~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[13]~11_combout\,
	datab => \Mul|Add30|Carry[11]~16_combout\,
	datac => \Mul|Add32B|Carry[13]~10_combout\,
	datad => \Mul|Add30|Carry~15_combout\,
	combout => \Mul|Add32B|Carry[14]~11_combout\);

-- Location: LCCOMB_X9_Y34_N8
\Mul|FPP2|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N26
\Mul|FPP2|BPP10|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP10|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP10|PartialProduct~0_combout\) # ((\Registers_ALU[9]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Mul|FPP2|BPP10|PartialProduct~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP10|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y30_N18
\Mul|FPP3|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP8|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Registers_ALU[8]~input_o\ & ((\Mul|BD3|Select_M~combout\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[7]~input_o\) # ((\Registers_ALU[8]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[7]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y30_N28
\Mul|Add30|Carry~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~17_combout\ = \Mul|FPP2|BPP10|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP8|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP10|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~17_combout\);

-- Location: LCCOMB_X12_Y30_N22
\Mul|Add32B|Result[14]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[14]~6_combout\ = \Mul|Add30|Carry[12]~18_combout\ $ (\Mul|Add32A|Result[14]~12_combout\ $ (\Mul|Add32B|Carry[14]~11_combout\ $ (\Mul|Add30|Carry~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[12]~18_combout\,
	datab => \Mul|Add32A|Result[14]~12_combout\,
	datac => \Mul|Add32B|Carry[14]~11_combout\,
	datad => \Mul|Add30|Carry~17_combout\,
	combout => \Mul|Add32B|Result[14]~6_combout\);

-- Location: LCCOMB_X13_Y32_N28
\Mul|Add32C|Result[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[14]~10_combout\ = \Mul|Add26B|Carry[8]~8_combout\ $ (\Mul|Add32C|Carry[14]~10_combout\ $ (\Mul|Add26B|Carry~7_combout\ $ (\Mul|Add32B|Result[14]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[8]~8_combout\,
	datab => \Mul|Add32C|Carry[14]~10_combout\,
	datac => \Mul|Add26B|Carry~7_combout\,
	datad => \Mul|Add32B|Result[14]~6_combout\,
	combout => \Mul|Add32C|Result[14]~10_combout\);

-- Location: IOIBUF_X5_Y73_N1
\PC_ALU[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(14),
	o => \PC_ALU[14]~input_o\);

-- Location: LCCOMB_X6_Y27_N2
\AdderInputA[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[14]~27_combout\ = (AddrASelector(1) & (\Registers_ALU[14]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[14]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datac => \Registers_ALU[14]~input_o\,
	datad => \PC_ALU[14]~input_o\,
	combout => \AdderInputA[14]~27_combout\);

-- Location: LCCOMB_X7_Y27_N4
\AdderInputA[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(14) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[14]~27_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[14]~27_combout\,
	datac => AdderInputA(14),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(14));

-- Location: LCCOMB_X5_Y23_N14
\CRAA32|Carry[14]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[14]~7_combout\ = (AdderInputA(13) & AdderInputB(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(13),
	datad => AdderInputB(13),
	combout => \CRAA32|Carry[14]~7_combout\);

-- Location: LCCOMB_X8_Y24_N8
\AdderInputB[14]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~109_combout\ = (\AddrASelector[1]~7_combout\ & (((\AdderInputB[14]~127_combout\)))) # (!\AddrASelector[1]~7_combout\ & ((\AdderInputB[14]~127_combout\ & (!\Registers_ALU[46]~input_o\)) # (!\AdderInputB[14]~127_combout\ & 
-- ((\IR_ALU[19]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[46]~input_o\,
	datab => \IR_ALU[19]~input_o\,
	datac => \AddrASelector[1]~7_combout\,
	datad => \AdderInputB[14]~127_combout\,
	combout => \AdderInputB[14]~109_combout\);

-- Location: LCCOMB_X9_Y24_N18
\AdderInputB[14]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~110_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[14]~109_combout\ & (\IR_ALU[8]~input_o\)) # (!\AdderInputB[14]~109_combout\ & ((\IR_ALU[7]~input_o\))))) # (!\AdderInputB[14]~32_combout\ & (((\AdderInputB[14]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~32_combout\,
	datab => \IR_ALU[8]~input_o\,
	datac => \IR_ALU[7]~input_o\,
	datad => \AdderInputB[14]~109_combout\,
	combout => \AdderInputB[14]~110_combout\);

-- Location: LCCOMB_X11_Y23_N0
\AdderInputB[14]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~111_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & ((\AdderInputB[14]~110_combout\))) # (!\AdderInputB[11]~14_combout\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \AddrASelector[1]~4_combout\,
	datac => \AdderInputB[14]~110_combout\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[14]~111_combout\);

-- Location: LCCOMB_X11_Y23_N2
\AdderInputB[14]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[14]~112_combout\ = (\AdderInputB[14]~111_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[14]~111_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[14]~112_combout\);

-- Location: LCCOMB_X11_Y23_N14
\AdderInputB[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(14) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[14]~112_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(14),
	datac => \AdderInputB[14]~112_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(14));

-- Location: LCCOMB_X8_Y23_N4
\CRAA32|Carry[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[14]~27_combout\ = (\CRAA32|Carry[13]~26_combout\ & ((AdderInputA(13)) # (AdderInputB(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(13),
	datac => AdderInputB(13),
	datad => \CRAA32|Carry[13]~26_combout\,
	combout => \CRAA32|Carry[14]~27_combout\);

-- Location: LCCOMB_X11_Y23_N30
\CRAA32|Result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(14) = AdderInputA(14) $ (AdderInputB(14) $ (((\CRAA32|Carry[14]~7_combout\) # (\CRAA32|Carry[14]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(14),
	datab => \CRAA32|Carry[14]~7_combout\,
	datac => AdderInputB(14),
	datad => \CRAA32|Carry[14]~27_combout\,
	combout => \CRAA32|Result\(14));

-- Location: LCCOMB_X8_Y32_N28
\InputORB[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[14]~17_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[46]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[46]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \InputORB[14]~17_combout\);

-- Location: LCCOMB_X8_Y32_N8
\InputORB[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(14) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[14]~17_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[14]~17_combout\,
	datac => InputORB(14),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(14));

-- Location: LCCOMB_X8_Y32_N24
\ALU_Registers[14]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~70_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[14]~input_o\) # (InputORB(14))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(14),
	datab => \Registers_ALU[14]~input_o\,
	datac => InputORB(14),
	datad => \ALU_Registers[22]~1_combout\,
	combout => \ALU_Registers[14]~70_combout\);

-- Location: LCCOMB_X8_Y32_N16
\InputANDB[14]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[14]~30_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[46]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[46]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[46]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[14]~30_combout\);

-- Location: LCCOMB_X8_Y32_N30
\InputANDB[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[14]~31_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[14]~30_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \Control_ALU[31]~input_o\,
	datad => \InputANDB[14]~30_combout\,
	combout => \InputANDB[14]~31_combout\);

-- Location: LCCOMB_X8_Y32_N10
\InputANDB[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(14) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[14]~31_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[14]~31_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(14),
	combout => InputANDB(14));

-- Location: LCCOMB_X8_Y32_N14
\ALU_Registers[14]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~71_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[14]~input_o\ & ((InputANDB(14))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[14]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Registers_ALU[14]~input_o\,
	datac => \ALU_Registers[14]~70_combout\,
	datad => InputANDB(14),
	combout => \ALU_Registers[14]~71_combout\);

-- Location: LCCOMB_X4_Y32_N30
\LS|D[14]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[14]~13_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(14)))) # (!\LSReplace~0_combout\ & (\LS|D13~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D13~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(14),
	combout => \LS|D[14]~13_combout\);

-- Location: FF_X4_Y32_N31
\LS|D14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[14]~13_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D14~q\);

-- Location: LCCOMB_X4_Y32_N26
\ALU_Registers[14]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~69_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D14~q\) # ((\LS|D14~q\) # (\LSR|D14~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ASR|D14~q\,
	datac => \LS|D14~q\,
	datad => \LSR|D14~q\,
	combout => \ALU_Registers[14]~69_combout\);

-- Location: LCCOMB_X4_Y32_N0
\ALU_Registers[14]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~72_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[14]~69_combout\) # ((!\Control_ALU[17]~input_o\ & \ALU_Registers[14]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \Control_ALU[31]~input_o\,
	datac => \ALU_Registers[14]~71_combout\,
	datad => \ALU_Registers[14]~69_combout\,
	combout => \ALU_Registers[14]~72_combout\);

-- Location: LCCOMB_X4_Y32_N18
\ALU_Registers[14]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]~73_combout\ = (\ALU_Registers[14]~72_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result[14]~10_combout\ $ (!\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[14]~10_combout\,
	datab => \ALU_Registers[14]~72_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[14]~73_combout\);

-- Location: LCCOMB_X4_Y32_N14
\ALU_Registers[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[14]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[14]~73_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[14]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[14]~73_combout\,
	datac => \ALU_Registers[14]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[14]$latch~combout\);

-- Location: IOIBUF_X38_Y73_N1
\PC_ALU[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(15),
	o => \PC_ALU[15]~input_o\);

-- Location: LCCOMB_X7_Y26_N12
\AdderInputA[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[15]~12_combout\ = (AddrASelector(1) & (\Registers_ALU[15]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[15]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datac => AddrASelector(1),
	datad => \PC_ALU[15]~input_o\,
	combout => \AdderInputA[15]~12_combout\);

-- Location: LCCOMB_X7_Y26_N8
\AdderInputA[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(15) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[15]~12_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[15]~12_combout\,
	datac => AdderInputA(15),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(15));

-- Location: LCCOMB_X7_Y26_N16
\AdderInputB[15]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~37_combout\ = (\AddrASelector[1]~7_combout\ & (((\AdderInputB[14]~127_combout\)))) # (!\AddrASelector[1]~7_combout\ & ((\AdderInputB[14]~127_combout\ & (!\Registers_ALU[47]~input_o\)) # (!\AdderInputB[14]~127_combout\ & 
-- ((\IR_ALU[20]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \AddrASelector[1]~7_combout\,
	datac => \IR_ALU[20]~input_o\,
	datad => \AdderInputB[14]~127_combout\,
	combout => \AdderInputB[15]~37_combout\);

-- Location: LCCOMB_X7_Y26_N6
\AdderInputB[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~38_combout\ = (\AdderInputB[15]~37_combout\ & (((\IR_ALU[9]~input_o\) # (!\AdderInputB[14]~32_combout\)))) # (!\AdderInputB[15]~37_combout\ & (\IR_ALU[8]~input_o\ & (\AdderInputB[14]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[8]~input_o\,
	datab => \AdderInputB[15]~37_combout\,
	datac => \AdderInputB[14]~32_combout\,
	datad => \IR_ALU[9]~input_o\,
	combout => \AdderInputB[15]~38_combout\);

-- Location: LCCOMB_X11_Y23_N24
\AdderInputB[15]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~39_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & ((\AdderInputB[15]~38_combout\))) # (!\AdderInputB[11]~14_combout\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \AddrASelector[1]~4_combout\,
	datac => \AdderInputB[15]~38_combout\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[15]~39_combout\);

-- Location: LCCOMB_X11_Y23_N22
\AdderInputB[15]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[15]~40_combout\ = (\AdderInputB[15]~39_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[15]~39_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[15]~40_combout\);

-- Location: LCCOMB_X11_Y23_N8
\AdderInputB[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(15) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[15]~40_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(15),
	datac => \AdderInputB[15]~40_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(15));

-- Location: LCCOMB_X7_Y23_N24
\CRAA32|Carry[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[15]~28_combout\ = (AdderInputB(14) & ((AdderInputA(14)) # ((\CRAA32|Carry[14]~7_combout\) # (\CRAA32|Carry[14]~27_combout\)))) # (!AdderInputB(14) & (AdderInputA(14) & ((\CRAA32|Carry[14]~7_combout\) # (\CRAA32|Carry[14]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(14),
	datab => AdderInputA(14),
	datac => \CRAA32|Carry[14]~7_combout\,
	datad => \CRAA32|Carry[14]~27_combout\,
	combout => \CRAA32|Carry[15]~28_combout\);

-- Location: LCCOMB_X11_Y23_N20
\CRAA32|Result[15]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[15]~8_combout\ = AdderInputA(15) $ (AdderInputB(15) $ (\CRAA32|Carry[15]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(15),
	datac => AdderInputB(15),
	datad => \CRAA32|Carry[15]~28_combout\,
	combout => \CRAA32|Result[15]~8_combout\);

-- Location: LCCOMB_X6_Y32_N28
\InputORB[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[15]~18_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[47]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[0]~0_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datad => \IR_ALU[24]~input_o\,
	combout => \InputORB[15]~18_combout\);

-- Location: LCCOMB_X6_Y32_N6
\InputORB[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(15) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[15]~18_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(15),
	datab => \InputORB[15]~18_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(15));

-- Location: LCCOMB_X6_Y32_N2
\ALU_Registers[15]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~75_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[15]~input_o\) # ((InputORB(15))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[15]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datab => \CRAA32|Result[15]~8_combout\,
	datac => \ALU_Registers[22]~1_combout\,
	datad => InputORB(15),
	combout => \ALU_Registers[15]~75_combout\);

-- Location: LCCOMB_X1_Y31_N14
\InputANDB[15]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[15]~32_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[47]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[47]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[15]~32_combout\);

-- Location: LCCOMB_X1_Y31_N12
\InputANDB[15]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[15]~33_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[15]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[15]~32_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[15]~33_combout\);

-- Location: LCCOMB_X6_Y32_N4
\InputANDB[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(15) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[15]~33_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[15]~33_combout\,
	datab => InputANDB(15),
	datac => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(15));

-- Location: LCCOMB_X6_Y32_N0
\ALU_Registers[15]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~76_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[15]~input_o\ & ((InputANDB(15))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[15]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datab => \ALU_Registers[15]~75_combout\,
	datac => InputANDB(15),
	datad => \ALU_Registers[22]~4_combout\,
	combout => \ALU_Registers[15]~76_combout\);

-- Location: LCCOMB_X6_Y32_N30
\LS|D[15]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[15]~14_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(15)))) # (!\LSReplace~0_combout\ & (\LS|D14~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D14~q\,
	datab => \LSReplace~0_combout\,
	datac => LSRDataIn(15),
	combout => \LS|D[15]~14_combout\);

-- Location: FF_X6_Y32_N31
\LS|D15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[15]~14_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D15~q\);

-- Location: LCCOMB_X6_Y32_N20
\ALU_Registers[15]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~74_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D15~q\) # ((\LSR|D15~q\) # (\ASR|D15~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D15~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LSR|D15~q\,
	datad => \ASR|D15~q\,
	combout => \ALU_Registers[15]~74_combout\);

-- Location: LCCOMB_X6_Y32_N22
\ALU_Registers[15]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~77_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[15]~74_combout\) # ((!\Control_ALU[17]~input_o\ & \ALU_Registers[15]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[15]~76_combout\,
	datac => \ALU_Registers[15]~74_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[15]~77_combout\);

-- Location: LCCOMB_X9_Y34_N4
\Mul|FPP2|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[11]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[11]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N22
\Mul|FPP2|BPP11|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP11|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP11|PartialProduct~0_combout\) # ((\Registers_ALU[10]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datab => \Mul|FPP2|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP11|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y30_N24
\Mul|FPP3|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP9|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (((\Registers_ALU[9]~input_o\ & \Mul|BD3|Select_M~combout\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[8]~input_o\) # ((\Registers_ALU[9]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y30_N10
\Mul|Add30|Carry~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~19_combout\ = \Mul|FPP2|BPP11|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP9|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP11|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~19_combout\);

-- Location: LCCOMB_X12_Y30_N0
\Mul|Add32B|Carry[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[15]~12_combout\ = (\Mul|Add32A|Result[14]~12_combout\ & ((\Mul|Add32B|Carry[14]~11_combout\) # (\Mul|Add30|Carry[12]~18_combout\ $ (\Mul|Add30|Carry~17_combout\)))) # (!\Mul|Add32A|Result[14]~12_combout\ & 
-- (\Mul|Add32B|Carry[14]~11_combout\ & (\Mul|Add30|Carry[12]~18_combout\ $ (\Mul|Add30|Carry~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[12]~18_combout\,
	datab => \Mul|Add32A|Result[14]~12_combout\,
	datac => \Mul|Add32B|Carry[14]~11_combout\,
	datad => \Mul|Add30|Carry~17_combout\,
	combout => \Mul|Add32B|Carry[15]~12_combout\);

-- Location: LCCOMB_X11_Y34_N16
\Mul|FPP1|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP13|PartialProduct~0_combout\ = (\Mul|BD1|Select_M~combout\ & ((\Registers_ALU[13]~input_o\) # ((!\Mul|BD1|Select_2M~0_combout\ & \Registers_ALU[12]~input_o\)))) # (!\Mul|BD1|Select_M~combout\ & (!\Mul|BD1|Select_2M~0_combout\ & 
-- ((\Registers_ALU[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_M~combout\,
	datab => \Mul|BD1|Select_2M~0_combout\,
	datac => \Registers_ALU[13]~input_o\,
	datad => \Registers_ALU[12]~input_o\,
	combout => \Mul|FPP1|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N14
\Mul|FPP0|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[15]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[14]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[15]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y33_N10
\Mul|Add32A|Carry[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[15]~13_combout\ = (\Mul|Add32A|Carry[14]~12_combout\ & ((\Mul|FPP0|BPP14|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP12|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[14]~12_combout\ & 
-- (\Mul|FPP0|BPP14|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP12|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[14]~12_combout\,
	datab => \Mul|FPP0|BPP14|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP12|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[15]~13_combout\);

-- Location: LCCOMB_X11_Y34_N12
\Mul|Add32A|Result[15]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[15]~13_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP13|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP15|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[15]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP1|BPP13|PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP15|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[15]~13_combout\,
	combout => \Mul|Add32A|Result[15]~13_combout\);

-- Location: LCCOMB_X12_Y30_N6
\Mul|Add30|Carry[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[13]~20_combout\ = (\Mul|Add30|Carry[12]~18_combout\ & ((\Mul|FPP2|BPP10|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP8|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[12]~18_combout\ & 
-- (\Mul|FPP2|BPP10|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP8|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[12]~18_combout\,
	datab => \Mul|FPP2|BPP10|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[13]~20_combout\);

-- Location: LCCOMB_X12_Y30_N16
\Mul|Add32B|Result[15]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[15]~7_combout\ = \Mul|Add30|Carry~19_combout\ $ (\Mul|Add32B|Carry[15]~12_combout\ $ (\Mul|Add32A|Result[15]~13_combout\ $ (\Mul|Add30|Carry[13]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry~19_combout\,
	datab => \Mul|Add32B|Carry[15]~12_combout\,
	datac => \Mul|Add32A|Result[15]~13_combout\,
	datad => \Mul|Add30|Carry[13]~20_combout\,
	combout => \Mul|Add32B|Result[15]~7_combout\);

-- Location: LCCOMB_X12_Y32_N10
\Mul|Add26A|Carry[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[9]~5_combout\ = (\Mul|Add26A|Carry[8]~4_combout\ & ((\Mul|FPP4|BPP6|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP4|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[8]~4_combout\ & 
-- (\Mul|FPP4|BPP6|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP4|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[8]~4_combout\,
	datab => \Mul|FPP4|BPP6|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP4|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[9]~5_combout\);

-- Location: LCCOMB_X12_Y32_N4
\Mul|FPP5|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP5|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (((\Registers_ALU[5]~input_o\ & \Mul|BD5|Select_M~combout\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[4]~input_o\) # ((\Registers_ALU[5]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N14
\Mul|FPP4|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP4|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N16
\Mul|FPP4|BPP7|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP7|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP7|PartialProduct~0_combout\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Mul|BD4|Select_2M~0_combout\,
	datac => \Mul|FPP4|BPP7|PartialProduct~0_combout\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|FPP4|BPP7|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y32_N24
\Mul|Add26A|Result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(9) = \Mul|Add26A|Carry[9]~5_combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP5|PartialProduct~0_combout\ $ (\Mul|FPP4|BPP7|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[9]~5_combout\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Mul|FPP5|BPP5|PartialProduct~0_combout\,
	datad => \Mul|FPP4|BPP7|PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(9));

-- Location: LCCOMB_X14_Y32_N22
\Mul|FPP6|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N0
\Mul|FPP6|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP3|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP3|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP3|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y32_N16
\Mul|BD7|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD7|Select_M~combout\ = \Registers_ALU[46]~input_o\ $ (\Registers_ALU[45]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[46]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|BD7|Select_M~combout\);

-- Location: LCCOMB_X9_Y32_N10
\Mul|BD7|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD7|Select_2M~0_combout\ = (\Registers_ALU[47]~input_o\ & ((\Registers_ALU[46]~input_o\) # (\Registers_ALU[45]~input_o\))) # (!\Registers_ALU[47]~input_o\ & ((!\Registers_ALU[45]~input_o\) # (!\Registers_ALU[46]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Registers_ALU[46]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|BD7|Select_2M~0_combout\);

-- Location: LCCOMB_X9_Y30_N6
\Mul|FPP7|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP1|PartialProduct~0_combout\ = (\Mul|BD7|Select_M~combout\ & ((\Registers_ALU[1]~input_o\) # ((\Registers_ALU[0]~input_o\ & !\Mul|BD7|Select_2M~0_combout\)))) # (!\Mul|BD7|Select_M~combout\ & (\Registers_ALU[0]~input_o\ & 
-- (!\Mul|BD7|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_M~combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[1]~input_o\,
	combout => \Mul|FPP7|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y30_N20
\Mul|Add22|Carry~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~3_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP3|PartialProduct~combout\ $ (\Mul|FPP7|BPP1|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP6|BPP3|PartialProduct~combout\,
	datad => \Mul|FPP7|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~3_combout\);

-- Location: LCCOMB_X13_Y32_N18
\Mul|Add22|Carry[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[5]~2_combout\ = (\Mul|FPP6|BPP2|PartialProduct~combout\ & ((\Mul|FPP7|BPP0|PartialProduct~combout\) # ((\Mul|FPP6|BPP1|PartialProduct~1_combout\ & \Mul|Add22|Carry~0_combout\)))) # (!\Mul|FPP6|BPP2|PartialProduct~combout\ & 
-- (\Mul|FPP6|BPP1|PartialProduct~1_combout\ & (\Mul|FPP7|BPP0|PartialProduct~combout\ & \Mul|Add22|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP2|PartialProduct~combout\,
	datab => \Mul|FPP6|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP7|BPP0|PartialProduct~combout\,
	datad => \Mul|Add22|Carry~0_combout\,
	combout => \Mul|Add22|Carry[5]~2_combout\);

-- Location: LCCOMB_X13_Y32_N24
\Mul|Add26B|Carry~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~9_combout\ = \Mul|Add26A|Result\(9) $ (\Mul|Add22|Carry~3_combout\ $ (\Mul|Add22|Carry[5]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add26A|Result\(9),
	datac => \Mul|Add22|Carry~3_combout\,
	datad => \Mul|Add22|Carry[5]~2_combout\,
	combout => \Mul|Add26B|Carry~9_combout\);

-- Location: LCCOMB_X13_Y32_N26
\Mul|Add32C|Carry[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[15]~11_combout\ = (\Mul|Add32C|Carry[14]~10_combout\ & ((\Mul|Add32B|Result[14]~6_combout\) # (\Mul|Add26B|Carry[8]~8_combout\ $ (!\Mul|Add26B|Carry~7_combout\)))) # (!\Mul|Add32C|Carry[14]~10_combout\ & 
-- (\Mul|Add32B|Result[14]~6_combout\ & (\Mul|Add26B|Carry[8]~8_combout\ $ (!\Mul|Add26B|Carry~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[8]~8_combout\,
	datab => \Mul|Add32C|Carry[14]~10_combout\,
	datac => \Mul|Add26B|Carry~7_combout\,
	datad => \Mul|Add32B|Result[14]~6_combout\,
	combout => \Mul|Add32C|Carry[15]~11_combout\);

-- Location: LCCOMB_X13_Y32_N8
\Mul|Add22|Carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~4_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP2|PartialProduct~combout\ $ (((\Mul|BD7|Select_M~combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_M~combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP2|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~4_combout\);

-- Location: LCCOMB_X13_Y32_N6
\Mul|Add26B|Carry[9]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[9]~10_combout\ = (\Mul|Add26B|Carry[8]~8_combout\ & ((\Mul|Add26A|Result\(8)) # (\Mul|Add22|Carry~1_combout\ $ (!\Mul|Add22|Carry~4_combout\)))) # (!\Mul|Add26B|Carry[8]~8_combout\ & (\Mul|Add26A|Result\(8) & (\Mul|Add22|Carry~1_combout\ 
-- $ (!\Mul|Add22|Carry~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[8]~8_combout\,
	datab => \Mul|Add22|Carry~1_combout\,
	datac => \Mul|Add22|Carry~4_combout\,
	datad => \Mul|Add26A|Result\(8),
	combout => \Mul|Add26B|Carry[9]~10_combout\);

-- Location: LCCOMB_X13_Y32_N12
\Mul|Add32C|Result[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[15]~11_combout\ = \Mul|Add32B|Result[15]~7_combout\ $ (\Mul|Add26B|Carry~9_combout\ $ (\Mul|Add32C|Carry[15]~11_combout\ $ (\Mul|Add26B|Carry[9]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[15]~7_combout\,
	datab => \Mul|Add26B|Carry~9_combout\,
	datac => \Mul|Add32C|Carry[15]~11_combout\,
	datad => \Mul|Add26B|Carry[9]~10_combout\,
	combout => \Mul|Add32C|Result[15]~11_combout\);

-- Location: LCCOMB_X6_Y32_N16
\Mul|Add32D|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~0_combout\ = (!\Mul|Add32C|Result[14]~10_combout\ & \Registers_ALU[47]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[14]~10_combout\,
	datad => \Registers_ALU[47]~input_o\,
	combout => \Mul|Add32D|Carry~0_combout\);

-- Location: LCCOMB_X6_Y32_N14
\ALU_Registers[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]~78_combout\ = (\ALU_Registers[15]~77_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32C|Result[15]~11_combout\ $ (\Mul|Add32D|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[15]~77_combout\,
	datab => \Mul|Add32C|Result[15]~11_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \Mul|Add32D|Carry~0_combout\,
	combout => \ALU_Registers[15]~78_combout\);

-- Location: LCCOMB_X6_Y32_N10
\ALU_Registers[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[15]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[15]~78_combout\))) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[15]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[15]$latch~combout\,
	datac => \ALU_Registers[15]~78_combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[15]$latch~combout\);

-- Location: LCCOMB_X8_Y34_N8
\LS|D[16]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[16]~15_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(16))) # (!\LSReplace~0_combout\ & ((\LS|D15~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(16),
	datac => \LSReplace~0_combout\,
	datad => \LS|D15~q\,
	combout => \LS|D[16]~15_combout\);

-- Location: FF_X8_Y34_N9
\LS|D16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[16]~15_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D16~q\);

-- Location: LCCOMB_X8_Y34_N24
\ALU_Registers[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~79_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D16~q\) # ((\LS|D16~q\) # (\LSR|D16~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D16~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LS|D16~q\,
	datad => \LSR|D16~q\,
	combout => \ALU_Registers[16]~79_combout\);

-- Location: IOIBUF_X115_Y29_N1
\PC_ALU[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(16),
	o => \PC_ALU[16]~input_o\);

-- Location: LCCOMB_X10_Y29_N10
\AdderInputA[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[16]~28_combout\ = (AddrASelector(1) & ((\Registers_ALU[16]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[16]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datac => \PC_ALU[16]~input_o\,
	datad => \Registers_ALU[16]~input_o\,
	combout => \AdderInputA[16]~28_combout\);

-- Location: LCCOMB_X10_Y29_N12
\AdderInputA[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(16) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[16]~28_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[16]~28_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	datad => AdderInputA(16),
	combout => AdderInputA(16));

-- Location: LCCOMB_X11_Y23_N28
\CRAA32|Carry[16]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[16]~6_combout\ = (AdderInputB(15) & AdderInputA(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputB(15),
	datad => AdderInputA(15),
	combout => \CRAA32|Carry[16]~6_combout\);

-- Location: IOIBUF_X0_Y44_N8
\Registers_ALU[48]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(48),
	o => \Registers_ALU[48]~input_o\);

-- Location: LCCOMB_X7_Y26_N0
\AdderInputB[16]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~113_combout\ = (\AddrASelector[1]~7_combout\ & (((\AdderInputB[14]~127_combout\)))) # (!\AddrASelector[1]~7_combout\ & ((\AdderInputB[14]~127_combout\ & ((!\Registers_ALU[48]~input_o\))) # (!\AdderInputB[14]~127_combout\ & 
-- (\IR_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[21]~input_o\,
	datab => \AddrASelector[1]~7_combout\,
	datac => \Registers_ALU[48]~input_o\,
	datad => \AdderInputB[14]~127_combout\,
	combout => \AdderInputB[16]~113_combout\);

-- Location: LCCOMB_X7_Y26_N22
\AdderInputB[16]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~114_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[16]~113_combout\ & ((\IR_ALU[10]~input_o\))) # (!\AdderInputB[16]~113_combout\ & (\IR_ALU[9]~input_o\)))) # (!\AdderInputB[14]~32_combout\ & 
-- (((\AdderInputB[16]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[9]~input_o\,
	datab => \IR_ALU[10]~input_o\,
	datac => \AdderInputB[14]~32_combout\,
	datad => \AdderInputB[16]~113_combout\,
	combout => \AdderInputB[16]~114_combout\);

-- Location: LCCOMB_X8_Y22_N24
\AdderInputB[16]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~115_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & (\AdderInputB[16]~114_combout\)) # (!\AdderInputB[11]~14_combout\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[11]~14_combout\,
	datab => \AdderInputB[16]~114_combout\,
	datac => \AddrASelector[1]~4_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[16]~115_combout\);

-- Location: LCCOMB_X9_Y22_N24
\AdderInputB[16]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[16]~116_combout\ = (\AdderInputB[16]~115_combout\) # ((!\IR_ALU[24]~input_o\ & \Control_ALU[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[16]~115_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \Control_ALU[14]~input_o\,
	combout => \AdderInputB[16]~116_combout\);

-- Location: LCCOMB_X9_Y22_N20
\AdderInputB[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(16) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[16]~116_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(16),
	datac => \AdderInputB[16]~116_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(16));

-- Location: LCCOMB_X7_Y23_N18
\CRAA32|Carry[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[16]~29_combout\ = (\CRAA32|Carry[15]~28_combout\ & ((AdderInputA(15)) # (AdderInputB(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(15),
	datac => AdderInputB(15),
	datad => \CRAA32|Carry[15]~28_combout\,
	combout => \CRAA32|Carry[16]~29_combout\);

-- Location: LCCOMB_X11_Y23_N6
\CRAA32|Result[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(16) = AdderInputA(16) $ (AdderInputB(16) $ (((\CRAA32|Carry[16]~6_combout\) # (\CRAA32|Carry[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(16),
	datab => \CRAA32|Carry[16]~6_combout\,
	datac => AdderInputB(16),
	datad => \CRAA32|Carry[16]~29_combout\,
	combout => \CRAA32|Result\(16));

-- Location: LCCOMB_X6_Y33_N20
\InputORB[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[16]~19_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[48]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \InputORB[16]~19_combout\);

-- Location: LCCOMB_X6_Y33_N10
\InputORB[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(16) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[16]~19_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(16),
	datab => \InputORB[16]~19_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(16));

-- Location: LCCOMB_X6_Y33_N12
\ALU_Registers[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~80_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[16]~input_o\) # ((InputORB(16))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \CRAA32|Result\(16),
	datad => InputORB(16),
	combout => \ALU_Registers[16]~80_combout\);

-- Location: LCCOMB_X6_Y33_N16
\InputANDB[16]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[16]~34_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[48]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[48]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[48]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[16]~34_combout\);

-- Location: LCCOMB_X6_Y33_N26
\InputANDB[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[16]~35_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[16]~34_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \IR_ALU[12]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[16]~34_combout\,
	combout => \InputANDB[16]~35_combout\);

-- Location: LCCOMB_X6_Y33_N8
\InputANDB[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(16) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[16]~35_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[16]~35_combout\,
	datac => InputANDB(16),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(16));

-- Location: LCCOMB_X7_Y33_N24
\ALU_Registers[16]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~81_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[16]~input_o\ & ((InputANDB(16))))) # (!\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[16]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[16]~80_combout\,
	datad => InputANDB(16),
	combout => \ALU_Registers[16]~81_combout\);

-- Location: LCCOMB_X7_Y33_N10
\ALU_Registers[16]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~82_combout\ = (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[16]~79_combout\) # ((!\Control_ALU[17]~input_o\ & \ALU_Registers[16]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[16]~79_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[16]~81_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[16]~82_combout\);

-- Location: LCCOMB_X6_Y32_N12
\Mul|Add32D|Carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry~1_combout\ = (!\Mul|Add32C|Result[14]~10_combout\ & (\Registers_ALU[47]~input_o\ & \Mul|Add32C|Result[15]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[14]~10_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datad => \Mul|Add32C|Result[15]~11_combout\,
	combout => \Mul|Add32D|Carry~1_combout\);

-- Location: LCCOMB_X12_Y32_N12
\Mul|Add26A|Carry[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[10]~6_combout\ = (\Mul|Add26A|Carry[9]~5_combout\ & ((\Mul|FPP4|BPP7|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP5|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[9]~5_combout\ & 
-- (\Mul|FPP4|BPP7|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP5|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[9]~5_combout\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Mul|FPP5|BPP5|PartialProduct~0_combout\,
	datad => \Mul|FPP4|BPP7|PartialProduct~combout\,
	combout => \Mul|Add26A|Carry[10]~6_combout\);

-- Location: LCCOMB_X12_Y32_N20
\Mul|FPP4|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N2
\Mul|FPP4|BPP8|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP8|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP8|PartialProduct~0_combout\) # ((\Registers_ALU[7]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[41]~input_o\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Mul|BD4|Select_2M~0_combout\,
	datad => \Mul|FPP4|BPP8|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP8|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y32_N18
\Mul|FPP5|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & ((\Mul|BD5|Select_M~combout\) # ((\Registers_ALU[5]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Registers_ALU[6]~input_o\ & (((\Registers_ALU[5]~input_o\ & 
-- !\Mul|BD5|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Mul|BD5|Select_M~combout\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD5|Select_2M~0_combout\,
	combout => \Mul|FPP5|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N6
\Mul|Add26A|Result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(10) = \Mul|Add26A|Carry[10]~6_combout\ $ (\Mul|FPP4|BPP8|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP6|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[10]~6_combout\,
	datab => \Mul|FPP4|BPP8|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(10));

-- Location: LCCOMB_X9_Y32_N0
\Mul|FPP7|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP2|PartialProduct~0_combout\ = (\Mul|BD7|Select_2M~0_combout\ & (((\Registers_ALU[2]~input_o\ & \Mul|BD7|Select_M~combout\)))) # (!\Mul|BD7|Select_2M~0_combout\ & ((\Registers_ALU[1]~input_o\) # ((\Registers_ALU[2]~input_o\ & 
-- \Mul|BD7|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_2M~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|BD7|Select_M~combout\,
	combout => \Mul|FPP7|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N6
\Mul|FPP6|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N8
\Mul|FPP6|BPP4|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP4|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP4|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[4]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP4|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP4|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y32_N4
\Mul|Add22|Carry~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~6_combout\ = \Mul|FPP7|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP4|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP7|BPP2|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP4|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~6_combout\);

-- Location: LCCOMB_X13_Y32_N2
\Mul|Add22|Carry[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[6]~5_combout\ = (\Mul|FPP6|BPP3|PartialProduct~combout\ & ((\Mul|Add22|Carry[5]~2_combout\) # (\Mul|FPP7|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP3|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[5]~2_combout\ & (\Mul|FPP7|BPP1|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP1|PartialProduct~0_combout\,
	datab => \Mul|FPP6|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|Add22|Carry[5]~2_combout\,
	combout => \Mul|Add22|Carry[6]~5_combout\);

-- Location: LCCOMB_X11_Y32_N6
\Mul|Add26B|Carry~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~11_combout\ = \Mul|Add26A|Result\(10) $ (\Mul|Add22|Carry~6_combout\ $ (\Mul|Add22|Carry[6]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(10),
	datac => \Mul|Add22|Carry~6_combout\,
	datad => \Mul|Add22|Carry[6]~5_combout\,
	combout => \Mul|Add26B|Carry~11_combout\);

-- Location: LCCOMB_X13_Y32_N30
\Mul|Add26B|Carry[10]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[10]~12_combout\ = (\Mul|Add26B|Carry[9]~10_combout\ & ((\Mul|Add26A|Result\(9)) # (\Mul|Add22|Carry~3_combout\ $ (\Mul|Add22|Carry[5]~2_combout\)))) # (!\Mul|Add26B|Carry[9]~10_combout\ & (\Mul|Add26A|Result\(9) & 
-- (\Mul|Add22|Carry~3_combout\ $ (\Mul|Add22|Carry[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[9]~10_combout\,
	datab => \Mul|Add26A|Result\(9),
	datac => \Mul|Add22|Carry~3_combout\,
	datad => \Mul|Add22|Carry[5]~2_combout\,
	combout => \Mul|Add26B|Carry[10]~12_combout\);

-- Location: LCCOMB_X9_Y34_N24
\Mul|FPP2|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N14
\Mul|FPP2|BPP12|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP12|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP12|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Registers_ALU[11]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP12|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP12|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y34_N4
\Mul|FPP3|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & (((\Registers_ALU[10]~input_o\ & \Mul|BD3|Select_M~combout\)) # (!\Mul|BD3|Select_2M~0_combout\))) # (!\Registers_ALU[9]~input_o\ & (((\Registers_ALU[10]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Mul|BD3|Select_2M~0_combout\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y34_N10
\Mul|Add30|Carry~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~21_combout\ = \Mul|FPP2|BPP12|PartialProduct~combout\ $ (\Mul|FPP3|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP12|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP10|PartialProduct~0_combout\,
	datac => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~21_combout\);

-- Location: LCCOMB_X12_Y30_N4
\Mul|Add30|Carry[14]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[14]~22_combout\ = (\Mul|Add30|Carry[13]~20_combout\ & ((\Mul|FPP2|BPP11|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP9|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[13]~20_combout\ & 
-- (\Mul|FPP2|BPP11|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP9|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[13]~20_combout\,
	datab => \Mul|FPP2|BPP11|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[14]~22_combout\);

-- Location: LCCOMB_X12_Y30_N26
\Mul|Add32B|Carry[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[16]~13_combout\ = (\Mul|Add32B|Carry[15]~12_combout\ & ((\Mul|Add32A|Result[15]~13_combout\) # (\Mul|Add30|Carry~19_combout\ $ (\Mul|Add30|Carry[13]~20_combout\)))) # (!\Mul|Add32B|Carry[15]~12_combout\ & 
-- (\Mul|Add32A|Result[15]~13_combout\ & (\Mul|Add30|Carry~19_combout\ $ (\Mul|Add30|Carry[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry~19_combout\,
	datab => \Mul|Add32B|Carry[15]~12_combout\,
	datac => \Mul|Add32A|Result[15]~13_combout\,
	datad => \Mul|Add30|Carry[13]~20_combout\,
	combout => \Mul|Add32B|Carry[16]~13_combout\);

-- Location: LCCOMB_X11_Y34_N28
\Mul|FPP0|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[16]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[15]~input_o\,
	datad => \Registers_ALU[32]~input_o\,
	combout => \Mul|FPP0|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N26
\Mul|Add32A|Carry[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[16]~14_combout\ = (\Mul|FPP0|BPP15|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[15]~13_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP13|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP15|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[15]~13_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP13|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP1|BPP13|PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP15|PartialProduct~0_combout\,
	datad => \Mul|Add32A|Carry[15]~13_combout\,
	combout => \Mul|Add32A|Carry[16]~14_combout\);

-- Location: LCCOMB_X11_Y34_N18
\Mul|FPP1|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[13]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[14]~input_o\ & (\Registers_ALU[13]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[13]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N24
\Mul|Add32A|Result[16]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[16]~14_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP16|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[16]~14_combout\ $ (\Mul|FPP1|BPP14|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP16|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[16]~14_combout\,
	datad => \Mul|FPP1|BPP14|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[16]~14_combout\);

-- Location: LCCOMB_X10_Y34_N8
\Mul|Add32B|Result[16]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[16]~8_combout\ = \Mul|Add30|Carry~21_combout\ $ (\Mul|Add30|Carry[14]~22_combout\ $ (\Mul|Add32B|Carry[16]~13_combout\ $ (\Mul|Add32A|Result[16]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry~21_combout\,
	datab => \Mul|Add30|Carry[14]~22_combout\,
	datac => \Mul|Add32B|Carry[16]~13_combout\,
	datad => \Mul|Add32A|Result[16]~14_combout\,
	combout => \Mul|Add32B|Result[16]~8_combout\);

-- Location: LCCOMB_X13_Y32_N4
\Mul|Add32C|Carry[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[16]~12_combout\ = (\Mul|Add32B|Result[15]~7_combout\ & ((\Mul|Add32C|Carry[15]~11_combout\) # (\Mul|Add26B|Carry~9_combout\ $ (\Mul|Add26B|Carry[9]~10_combout\)))) # (!\Mul|Add32B|Result[15]~7_combout\ & 
-- (\Mul|Add32C|Carry[15]~11_combout\ & (\Mul|Add26B|Carry~9_combout\ $ (\Mul|Add26B|Carry[9]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[15]~7_combout\,
	datab => \Mul|Add26B|Carry~9_combout\,
	datac => \Mul|Add32C|Carry[15]~11_combout\,
	datad => \Mul|Add26B|Carry[9]~10_combout\,
	combout => \Mul|Add32C|Carry[16]~12_combout\);

-- Location: LCCOMB_X11_Y32_N24
\Mul|Add32C|Result[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[16]~12_combout\ = \Mul|Add26B|Carry~11_combout\ $ (\Mul|Add26B|Carry[10]~12_combout\ $ (\Mul|Add32B|Result[16]~8_combout\ $ (\Mul|Add32C|Carry[16]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~11_combout\,
	datab => \Mul|Add26B|Carry[10]~12_combout\,
	datac => \Mul|Add32B|Result[16]~8_combout\,
	datad => \Mul|Add32C|Carry[16]~12_combout\,
	combout => \Mul|Add32C|Result[16]~12_combout\);

-- Location: LCCOMB_X5_Y30_N0
\Mul|Add32D|Result[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[16]~26_combout\ = \Mul|Add32C|Result[16]~12_combout\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|Add32C|Result[16]~12_combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|Add32D|Result[16]~26_combout\);

-- Location: LCCOMB_X7_Y33_N12
\ALU_Registers[16]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]~83_combout\ = (\ALU_Registers[16]~82_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32D|Carry~1_combout\ $ (\Mul|Add32D|Result[16]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[16]~82_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32D|Carry~1_combout\,
	datad => \Mul|Add32D|Result[16]~26_combout\,
	combout => \ALU_Registers[16]~83_combout\);

-- Location: LCCOMB_X7_Y33_N18
\ALU_Registers[16]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[16]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[16]~83_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[16]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[16]~83_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[16]$latch~combout\,
	combout => \ALU_Registers[16]$latch~combout\);

-- Location: LCCOMB_X8_Y34_N30
\LS|D[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[17]~16_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(17)))) # (!\LSReplace~0_combout\ & (\LS|D16~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D16~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(17),
	combout => \LS|D[17]~16_combout\);

-- Location: FF_X8_Y34_N31
\LS|D17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[17]~16_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D17~q\);

-- Location: LCCOMB_X8_Y34_N10
\ALU_Registers[17]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~84_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D17~q\) # ((\ASR|D17~q\) # (\LSR|D17~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D17~q\,
	datab => \ASR|D17~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LSR|D17~q\,
	combout => \ALU_Registers[17]~84_combout\);

-- Location: LCCOMB_X5_Y30_N18
\Mul|BD8|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD8|Select_M~combout\ = \Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|BD8|Select_M~combout\);

-- Location: LCCOMB_X5_Y30_N12
\Mul|Add32D|Carry[17]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[17]~2_combout\ = (\Mul|Add32C|Result[16]~12_combout\ & ((\Mul|Add32D|Carry~1_combout\) # ((\Mul|BD8|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|Add32C|Result[16]~12_combout\ & (\Mul|BD8|Select_M~combout\ & 
-- (\Registers_ALU[0]~input_o\ & \Mul|Add32D|Carry~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_M~combout\,
	datab => \Mul|Add32C|Result[16]~12_combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|Add32D|Carry~1_combout\,
	combout => \Mul|Add32D|Carry[17]~2_combout\);

-- Location: LCCOMB_X11_Y32_N2
\Mul|Add32C|Carry[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[17]~14_combout\ = (\Mul|Add32B|Result[16]~8_combout\ & ((\Mul|Add32C|Carry[16]~12_combout\) # (\Mul|Add26B|Carry~11_combout\ $ (\Mul|Add26B|Carry[10]~12_combout\)))) # (!\Mul|Add32B|Result[16]~8_combout\ & 
-- (\Mul|Add32C|Carry[16]~12_combout\ & (\Mul|Add26B|Carry~11_combout\ $ (\Mul|Add26B|Carry[10]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~11_combout\,
	datab => \Mul|Add26B|Carry[10]~12_combout\,
	datac => \Mul|Add32B|Result[16]~8_combout\,
	datad => \Mul|Add32C|Carry[16]~12_combout\,
	combout => \Mul|Add32C|Carry[17]~14_combout\);

-- Location: IOIBUF_X0_Y26_N15
\Registers_ALU[49]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(49),
	o => \Registers_ALU[49]~input_o\);

-- Location: LCCOMB_X11_Y26_N20
\Mul|BD8|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD8|Select_2M~0_combout\ = (\Registers_ALU[49]~input_o\ & ((\Registers_ALU[47]~input_o\) # (\Registers_ALU[48]~input_o\))) # (!\Registers_ALU[49]~input_o\ & ((!\Registers_ALU[48]~input_o\) # (!\Registers_ALU[47]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|BD8|Select_2M~0_combout\);

-- Location: LCCOMB_X11_Y28_N22
\Mul|FPP8|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y28_N4
\Mul|FPP8|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP1|PartialProduct~1_combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP1|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Mul|FPP8|BPP1|PartialProduct~0_combout\,
	datad => \Registers_ALU[0]~input_o\,
	combout => \Mul|FPP8|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X11_Y28_N16
\Mul|Add18A|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry~0_combout\ = (\Registers_ALU[49]~input_o\ & ((\Registers_ALU[48]~input_o\ $ (!\Registers_ALU[47]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[48]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[49]~input_o\,
	combout => \Mul|Add18A|Carry~0_combout\);

-- Location: LCCOMB_X11_Y28_N6
\Mul|Add18A|Result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(3) = \Mul|FPP8|BPP1|PartialProduct~1_combout\ $ (\Mul|Add18A|Carry~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP8|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add18A|Carry~0_combout\,
	combout => \Mul|Add18A|Result\(3));

-- Location: LCCOMB_X11_Y32_N30
\Mul|Add26B|Carry[11]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[11]~14_combout\ = (\Mul|Add26A|Result\(10) & ((\Mul|Add26B|Carry[10]~12_combout\) # (\Mul|Add22|Carry~6_combout\ $ (\Mul|Add22|Carry[6]~5_combout\)))) # (!\Mul|Add26A|Result\(10) & (\Mul|Add26B|Carry[10]~12_combout\ & 
-- (\Mul|Add22|Carry~6_combout\ $ (\Mul|Add22|Carry[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(10),
	datab => \Mul|Add26B|Carry[10]~12_combout\,
	datac => \Mul|Add22|Carry~6_combout\,
	datad => \Mul|Add22|Carry[6]~5_combout\,
	combout => \Mul|Add26B|Carry[11]~14_combout\);

-- Location: LCCOMB_X10_Y34_N22
\Mul|Add32B|Carry[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[17]~14_combout\ = (\Mul|Add32B|Carry[16]~13_combout\ & ((\Mul|Add32A|Result[16]~14_combout\) # (\Mul|Add30|Carry~21_combout\ $ (\Mul|Add30|Carry[14]~22_combout\)))) # (!\Mul|Add32B|Carry[16]~13_combout\ & 
-- (\Mul|Add32A|Result[16]~14_combout\ & (\Mul|Add30|Carry~21_combout\ $ (\Mul|Add30|Carry[14]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry~21_combout\,
	datab => \Mul|Add30|Carry[14]~22_combout\,
	datac => \Mul|Add32B|Carry[16]~13_combout\,
	datad => \Mul|Add32A|Result[16]~14_combout\,
	combout => \Mul|Add32B|Carry[17]~14_combout\);

-- Location: LCCOMB_X9_Y34_N16
\Mul|FPP2|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[13]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP2|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N10
\Mul|FPP2|BPP13|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP13|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP13|PartialProduct~0_combout\) # ((\Registers_ALU[12]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[37]~input_o\,
	datab => \Mul|FPP2|BPP13|PartialProduct~0_combout\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP13|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y34_N2
\Mul|FPP3|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP11|PartialProduct~0_combout\ = (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[11]~input_o\) # ((\Registers_ALU[10]~input_o\ & !\Mul|BD3|Select_2M~0_combout\)))) # (!\Mul|BD3|Select_M~combout\ & (\Registers_ALU[10]~input_o\ & 
-- (!\Mul|BD3|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Mul|BD3|Select_2M~0_combout\,
	datad => \Registers_ALU[11]~input_o\,
	combout => \Mul|FPP3|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y34_N0
\Mul|Add30|Carry~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~23_combout\ = \Mul|FPP2|BPP13|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP11|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP13|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP11|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~23_combout\);

-- Location: LCCOMB_X11_Y34_N2
\Mul|Add32A|Carry[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[17]~15_combout\ = (\Mul|FPP0|BPP16|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[16]~14_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP14|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP16|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[16]~14_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP14|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP16|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[16]~14_combout\,
	datad => \Mul|FPP1|BPP14|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[17]~15_combout\);

-- Location: LCCOMB_X11_Y34_N4
\Mul|FPP0|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[17]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[16]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP0|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N10
\Mul|FPP1|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & (((\Registers_ALU[15]~input_o\ & \Mul|BD1|Select_M~combout\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[14]~input_o\ & (\Registers_ALU[15]~input_o\ & 
-- ((\Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[15]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N20
\Mul|Add32A|Result[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[17]~15_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[17]~15_combout\ $ (\Mul|FPP0|BPP17|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP15|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|Add32A|Carry[17]~15_combout\,
	datac => \Mul|FPP0|BPP17|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP15|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[17]~15_combout\);

-- Location: LCCOMB_X10_Y34_N20
\Mul|Add30|Carry[15]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[15]~24_combout\ = (\Mul|Add30|Carry[14]~22_combout\ & ((\Mul|FPP2|BPP12|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP10|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[14]~22_combout\ & 
-- (\Mul|FPP2|BPP12|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP10|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Mul|FPP3|BPP10|PartialProduct~0_combout\,
	datac => \Mul|Add30|Carry[14]~22_combout\,
	datad => \Mul|FPP2|BPP12|PartialProduct~combout\,
	combout => \Mul|Add30|Carry[15]~24_combout\);

-- Location: LCCOMB_X10_Y34_N18
\Mul|Add32B|Result[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[17]~9_combout\ = \Mul|Add32B|Carry[17]~14_combout\ $ (\Mul|Add30|Carry~23_combout\ $ (\Mul|Add32A|Result[17]~15_combout\ $ (\Mul|Add30|Carry[15]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[17]~14_combout\,
	datab => \Mul|Add30|Carry~23_combout\,
	datac => \Mul|Add32A|Result[17]~15_combout\,
	datad => \Mul|Add30|Carry[15]~24_combout\,
	combout => \Mul|Add32B|Result[17]~9_combout\);

-- Location: LCCOMB_X9_Y32_N6
\Mul|FPP7|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP3|PartialProduct~0_combout\ = (\Mul|BD7|Select_2M~0_combout\ & (\Mul|BD7|Select_M~combout\ & ((\Registers_ALU[3]~input_o\)))) # (!\Mul|BD7|Select_2M~0_combout\ & ((\Registers_ALU[2]~input_o\) # ((\Mul|BD7|Select_M~combout\ & 
-- \Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_2M~0_combout\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Registers_ALU[3]~input_o\,
	combout => \Mul|FPP7|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N10
\Mul|FPP6|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N16
\Mul|FPP6|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP5|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP5|PartialProduct~0_combout\) # ((\Registers_ALU[5]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP5|PartialProduct~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y32_N22
\Mul|Add22|Carry~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~8_combout\ = \Mul|FPP7|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP5|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP7|BPP3|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP5|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~8_combout\);

-- Location: LCCOMB_X10_Y31_N24
\Mul|FPP4|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[9]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N0
\Mul|FPP4|BPP9|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP9|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP9|PartialProduct~0_combout\) # ((\Registers_ALU[8]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|FPP4|BPP9|PartialProduct~0_combout\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP9|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y32_N8
\Mul|FPP5|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP7|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[7]~input_o\ & ((\Mul|BD5|Select_M~combout\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[6]~input_o\) # ((\Registers_ALU[7]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y32_N26
\Mul|Add26A|Carry[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[11]~7_combout\ = (\Mul|Add26A|Carry[10]~6_combout\ & ((\Mul|FPP4|BPP8|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP6|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[10]~6_combout\ & 
-- (\Mul|FPP4|BPP8|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP6|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[10]~6_combout\,
	datab => \Mul|FPP4|BPP8|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[11]~7_combout\);

-- Location: LCCOMB_X11_Y32_N0
\Mul|Add26A|Result[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(11) = \Mul|FPP4|BPP9|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP7|PartialProduct~0_combout\ $ (\Mul|Add26A|Carry[11]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP9|PartialProduct~combout\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Mul|FPP5|BPP7|PartialProduct~0_combout\,
	datad => \Mul|Add26A|Carry[11]~7_combout\,
	combout => \Mul|Add26A|Result\(11));

-- Location: LCCOMB_X11_Y32_N14
\Mul|Add22|Carry[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[7]~7_combout\ = (\Mul|Add22|Carry[6]~5_combout\ & ((\Mul|FPP6|BPP4|PartialProduct~combout\) # (\Mul|FPP7|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|Add22|Carry[6]~5_combout\ & 
-- (\Mul|FPP6|BPP4|PartialProduct~combout\ & (\Mul|FPP7|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[6]~5_combout\,
	datab => \Mul|FPP7|BPP2|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP4|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[7]~7_combout\);

-- Location: LCCOMB_X11_Y32_N28
\Mul|Add26B|Carry~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~13_combout\ = \Mul|Add22|Carry~8_combout\ $ (\Mul|Add26A|Result\(11) $ (\Mul|Add22|Carry[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~8_combout\,
	datab => \Mul|Add26A|Result\(11),
	datac => \Mul|Add22|Carry[7]~7_combout\,
	combout => \Mul|Add26B|Carry~13_combout\);

-- Location: LCCOMB_X11_Y32_N16
\Mul|Add32C|Carry~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~13_combout\ = \Mul|Add26B|Carry[11]~14_combout\ $ (\Mul|Add32B|Result[17]~9_combout\ $ (\Mul|Add26B|Carry~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[11]~14_combout\,
	datac => \Mul|Add32B|Result[17]~9_combout\,
	datad => \Mul|Add26B|Carry~13_combout\,
	combout => \Mul|Add32C|Carry~13_combout\);

-- Location: LCCOMB_X11_Y32_N12
\Mul|Add32D|Result[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(17) = \Mul|Add32D|Carry[17]~2_combout\ $ (\Mul|Add32C|Carry[17]~14_combout\ $ (\Mul|Add18A|Result\(3) $ (\Mul|Add32C|Carry~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[17]~2_combout\,
	datab => \Mul|Add32C|Carry[17]~14_combout\,
	datac => \Mul|Add18A|Result\(3),
	datad => \Mul|Add32C|Carry~13_combout\,
	combout => \Mul|Add32D|Result\(17));

-- Location: IOIBUF_X79_Y0_N1
\PC_ALU[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(17),
	o => \PC_ALU[17]~input_o\);

-- Location: LCCOMB_X7_Y29_N16
\AdderInputA[17]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[17]~11_combout\ = (AddrASelector(1) & (\Registers_ALU[17]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[17]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[17]~input_o\,
	datac => AddrASelector(1),
	datad => \PC_ALU[17]~input_o\,
	combout => \AdderInputA[17]~11_combout\);

-- Location: LCCOMB_X7_Y29_N6
\AdderInputA[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(17) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[17]~11_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[17]~11_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	datad => AdderInputA(17),
	combout => AdderInputA(17));

-- Location: LCCOMB_X7_Y26_N24
\AdderInputB[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~33_combout\ = (\AddrASelector[1]~7_combout\ & (((\AdderInputB[14]~127_combout\)))) # (!\AddrASelector[1]~7_combout\ & ((\AdderInputB[14]~127_combout\ & (!\Registers_ALU[49]~input_o\)) # (!\AdderInputB[14]~127_combout\ & 
-- ((\IR_ALU[22]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \IR_ALU[22]~input_o\,
	datac => \AddrASelector[1]~7_combout\,
	datad => \AdderInputB[14]~127_combout\,
	combout => \AdderInputB[17]~33_combout\);

-- Location: LCCOMB_X7_Y26_N18
\AdderInputB[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~34_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[17]~33_combout\ & (\IR_ALU[11]~input_o\)) # (!\AdderInputB[17]~33_combout\ & ((\IR_ALU[10]~input_o\))))) # (!\AdderInputB[14]~32_combout\ & (((\AdderInputB[17]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[11]~input_o\,
	datab => \IR_ALU[10]~input_o\,
	datac => \AdderInputB[14]~32_combout\,
	datad => \AdderInputB[17]~33_combout\,
	combout => \AdderInputB[17]~34_combout\);

-- Location: LCCOMB_X6_Y22_N10
\AdderInputB[17]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~35_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & (\AdderInputB[17]~34_combout\)) # (!\AdderInputB[11]~14_combout\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AdderInputB[17]~34_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[17]~35_combout\);

-- Location: LCCOMB_X6_Y22_N4
\AdderInputB[17]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[17]~36_combout\ = (\AdderInputB[17]~35_combout\) # ((!\IR_ALU[24]~input_o\ & \Control_ALU[14]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[17]~35_combout\,
	combout => \AdderInputB[17]~36_combout\);

-- Location: LCCOMB_X6_Y22_N8
\AdderInputB[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(17) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[17]~36_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(17),
	datac => \AdderInputB[17]~36_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(17));

-- Location: LCCOMB_X7_Y23_N0
\CRAA32|Carry[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[17]~30_combout\ = (AdderInputB(16) & ((\CRAA32|Carry[16]~6_combout\) # ((AdderInputA(16)) # (\CRAA32|Carry[16]~29_combout\)))) # (!AdderInputB(16) & (AdderInputA(16) & ((\CRAA32|Carry[16]~6_combout\) # (\CRAA32|Carry[16]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(16),
	datab => \CRAA32|Carry[16]~6_combout\,
	datac => AdderInputA(16),
	datad => \CRAA32|Carry[16]~29_combout\,
	combout => \CRAA32|Carry[17]~30_combout\);

-- Location: LCCOMB_X6_Y22_N18
\CRAA32|Result[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[17]~9_combout\ = AdderInputA(17) $ (AdderInputB(17) $ (\CRAA32|Carry[17]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(17),
	datac => AdderInputB(17),
	datad => \CRAA32|Carry[17]~30_combout\,
	combout => \CRAA32|Result[17]~9_combout\);

-- Location: LCCOMB_X1_Y32_N26
\InputORB[17]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[17]~20_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[49]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[17]~20_combout\);

-- Location: LCCOMB_X2_Y32_N6
\InputORB[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(17) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[17]~20_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[0]~2clkctrl_outclk\,
	datac => \InputORB[17]~20_combout\,
	datad => InputORB(17),
	combout => InputORB(17));

-- Location: LCCOMB_X2_Y32_N12
\ALU_Registers[17]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~85_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[17]~input_o\) # (InputORB(17))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[17]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \CRAA32|Result[17]~9_combout\,
	datac => \Registers_ALU[17]~input_o\,
	datad => InputORB(17),
	combout => \ALU_Registers[17]~85_combout\);

-- Location: LCCOMB_X1_Y32_N22
\InputANDB[17]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[17]~36_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[49]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[49]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \IR_ALU[24]~input_o\,
	combout => \InputANDB[17]~36_combout\);

-- Location: LCCOMB_X1_Y32_N24
\InputANDB[17]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[17]~37_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[17]~36_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \InputANDB[17]~36_combout\,
	combout => \InputANDB[17]~37_combout\);

-- Location: LCCOMB_X2_Y32_N0
\InputANDB[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(17) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[17]~37_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(17),
	datac => \InputANDB[17]~37_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(17));

-- Location: LCCOMB_X2_Y32_N2
\ALU_CSR[17]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[17]~9_combout\ = (\Registers_ALU[17]~input_o\ & InputANDB(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[17]~input_o\,
	datad => InputANDB(17),
	combout => \ALU_CSR[17]~9_combout\);

-- Location: LCCOMB_X2_Y32_N26
\ALU_Registers[17]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~86_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[17]~9_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[17]~85_combout\,
	datad => \ALU_CSR[17]~9_combout\,
	combout => \ALU_Registers[17]~86_combout\);

-- Location: LCCOMB_X4_Y32_N8
\ALU_Registers[17]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]~87_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(17))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[17]~84_combout\) # ((\ALU_Registers[17]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[17]~84_combout\,
	datab => \Mul|Add32D|Result\(17),
	datac => \ALU_Registers[17]~86_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[17]~87_combout\);

-- Location: LCCOMB_X4_Y32_N20
\ALU_Registers[17]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[17]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[17]~87_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[17]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[17]~87_combout\,
	datab => \ALU_Registers[17]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[17]$latch~combout\);

-- Location: LCCOMB_X11_Y28_N20
\Mul|FPP8|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y28_N14
\Mul|FPP8|BPP2|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP2|PartialProduct~1_combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP2|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Mul|FPP8|BPP2|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP2|PartialProduct~1_combout\);

-- Location: LCCOMB_X11_Y28_N8
\Mul|Add18A|Result[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result[4]~0_combout\ = \Mul|FPP8|BPP2|PartialProduct~1_combout\ $ (((!\Mul|Add18A|Carry~0_combout\) # (!\Mul|FPP8|BPP1|PartialProduct~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP8|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP8|BPP2|PartialProduct~1_combout\,
	datad => \Mul|Add18A|Carry~0_combout\,
	combout => \Mul|Add18A|Result[4]~0_combout\);

-- Location: IOIBUF_X0_Y52_N15
\Registers_ALU[50]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(50),
	o => \Registers_ALU[50]~input_o\);

-- Location: LCCOMB_X10_Y28_N4
\Mul|Add18B|Carry~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~15_combout\ = \Mul|Add18A|Result[4]~0_combout\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[49]~input_o\ $ (\Registers_ALU[50]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Mul|Add18A|Result[4]~0_combout\,
	datad => \Registers_ALU[50]~input_o\,
	combout => \Mul|Add18B|Carry~15_combout\);

-- Location: LCCOMB_X14_Y32_N14
\Mul|FPP6|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y32_N18
\Mul|FPP6|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP6|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP6|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD6|Select_M~combout\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Mul|FPP6|BPP6|PartialProduct~0_combout\,
	datad => \Registers_ALU[6]~input_o\,
	combout => \Mul|FPP6|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y32_N12
\Mul|FPP7|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & ((\Mul|BD7|Select_M~combout\) # ((\Registers_ALU[3]~input_o\ & !\Mul|BD7|Select_2M~0_combout\)))) # (!\Registers_ALU[4]~input_o\ & (((\Registers_ALU[3]~input_o\ & 
-- !\Mul|BD7|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD7|Select_2M~0_combout\,
	combout => \Mul|FPP7|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y32_N24
\Mul|Add22|Carry~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~10_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP6|PartialProduct~combout\ $ (\Mul|FPP7|BPP4|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|FPP6|BPP6|PartialProduct~combout\,
	datad => \Mul|FPP7|BPP4|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~10_combout\);

-- Location: LCCOMB_X11_Y32_N10
\Mul|Add22|Carry[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[8]~9_combout\ = (\Mul|Add22|Carry[7]~7_combout\ & ((\Mul|FPP6|BPP5|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP3|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[7]~7_combout\ & 
-- (\Mul|FPP6|BPP5|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP3|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|Add22|Carry[7]~7_combout\,
	datac => \Mul|FPP7|BPP3|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP5|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[8]~9_combout\);

-- Location: LCCOMB_X11_Y32_N20
\Mul|Add26A|Carry[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[12]~8_combout\ = (\Mul|FPP4|BPP9|PartialProduct~combout\ & ((\Mul|Add26A|Carry[11]~7_combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP7|PartialProduct~0_combout\)))) # (!\Mul|FPP4|BPP9|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[11]~7_combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP7|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP9|PartialProduct~combout\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Mul|FPP5|BPP7|PartialProduct~0_combout\,
	datad => \Mul|Add26A|Carry[11]~7_combout\,
	combout => \Mul|Add26A|Carry[12]~8_combout\);

-- Location: LCCOMB_X8_Y31_N4
\Mul|FPP4|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N20
\Mul|FPP4|BPP10|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP10|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP10|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[9]~input_o\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|FPP4|BPP10|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP10|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y31_N18
\Mul|FPP5|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & ((\Mul|BD5|Select_M~combout\) # ((!\Mul|BD5|Select_2M~0_combout\ & \Registers_ALU[7]~input_o\)))) # (!\Registers_ALU[8]~input_o\ & (!\Mul|BD5|Select_2M~0_combout\ & 
-- (\Registers_ALU[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|BD5|Select_2M~0_combout\,
	datac => \Registers_ALU[7]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N14
\Mul|Add26A|Result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(12) = \Mul|Add26A|Carry[12]~8_combout\ $ (\Mul|FPP4|BPP10|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP8|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[12]~8_combout\,
	datab => \Mul|FPP4|BPP10|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(12));

-- Location: LCCOMB_X10_Y32_N12
\Mul|Add26B|Carry~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~15_combout\ = \Mul|Add22|Carry~10_combout\ $ (\Mul|Add22|Carry[8]~9_combout\ $ (\Mul|Add26A|Result\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add22|Carry~10_combout\,
	datac => \Mul|Add22|Carry[8]~9_combout\,
	datad => \Mul|Add26A|Result\(12),
	combout => \Mul|Add26B|Carry~15_combout\);

-- Location: LCCOMB_X10_Y34_N12
\Mul|Add32B|Carry[18]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[18]~15_combout\ = (\Mul|Add32B|Carry[17]~14_combout\ & ((\Mul|Add32A|Result[17]~15_combout\) # (\Mul|Add30|Carry~23_combout\ $ (\Mul|Add30|Carry[15]~24_combout\)))) # (!\Mul|Add32B|Carry[17]~14_combout\ & 
-- (\Mul|Add32A|Result[17]~15_combout\ & (\Mul|Add30|Carry~23_combout\ $ (\Mul|Add30|Carry[15]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[17]~14_combout\,
	datab => \Mul|Add30|Carry~23_combout\,
	datac => \Mul|Add32A|Result[17]~15_combout\,
	datad => \Mul|Add30|Carry[15]~24_combout\,
	combout => \Mul|Add32B|Carry[18]~15_combout\);

-- Location: LCCOMB_X11_Y34_N0
\Mul|FPP0|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[18]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[17]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[17]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP0|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N22
\Mul|Add32A|Carry[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[18]~16_combout\ = (\Mul|Add32A|Carry[17]~15_combout\ & ((\Mul|FPP0|BPP17|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP15|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[17]~15_combout\ & 
-- (\Mul|FPP0|BPP17|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP15|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|Add32A|Carry[17]~15_combout\,
	datac => \Mul|FPP0|BPP17|PartialProduct~0_combout\,
	datad => \Mul|FPP1|BPP15|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[18]~16_combout\);

-- Location: LCCOMB_X11_Y34_N6
\Mul|FPP1|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[16]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[15]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[16]~input_o\ & (\Registers_ALU[15]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => \Registers_ALU[15]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N8
\Mul|Add32A|Result[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[18]~16_combout\ = \Registers_ALU[35]~input_o\ $ (\Mul|FPP0|BPP18|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[18]~16_combout\ $ (\Mul|FPP1|BPP16|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP18|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[18]~16_combout\,
	datad => \Mul|FPP1|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[18]~16_combout\);

-- Location: LCCOMB_X9_Y34_N20
\Mul|FPP2|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[14]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y34_N6
\Mul|FPP2|BPP14|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP14|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP14|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Mul|FPP2|BPP14|PartialProduct~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP2|BPP14|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y34_N28
\Mul|FPP3|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP12|PartialProduct~0_combout\ = (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[12]~input_o\) # ((!\Mul|BD3|Select_2M~0_combout\ & \Registers_ALU[11]~input_o\)))) # (!\Mul|BD3|Select_M~combout\ & (((!\Mul|BD3|Select_2M~0_combout\ & 
-- \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Registers_ALU[12]~input_o\,
	datac => \Mul|BD3|Select_2M~0_combout\,
	datad => \Registers_ALU[11]~input_o\,
	combout => \Mul|FPP3|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y34_N14
\Mul|Add30|Carry~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~25_combout\ = \Mul|FPP2|BPP14|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP12|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP14|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP12|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~25_combout\);

-- Location: LCCOMB_X10_Y34_N6
\Mul|Add30|Carry[16]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[16]~26_combout\ = (\Mul|FPP2|BPP13|PartialProduct~combout\ & ((\Mul|Add30|Carry[15]~24_combout\) # (\Mul|FPP3|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP13|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[15]~24_combout\ & (\Mul|FPP3|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP13|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|Add30|Carry[15]~24_combout\,
	combout => \Mul|Add30|Carry[16]~26_combout\);

-- Location: LCCOMB_X10_Y34_N16
\Mul|Add32B|Result[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[18]~10_combout\ = \Mul|Add32B|Carry[18]~15_combout\ $ (\Mul|Add32A|Result[18]~16_combout\ $ (\Mul|Add30|Carry~25_combout\ $ (\Mul|Add30|Carry[16]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[18]~15_combout\,
	datab => \Mul|Add32A|Result[18]~16_combout\,
	datac => \Mul|Add30|Carry~25_combout\,
	datad => \Mul|Add30|Carry[16]~26_combout\,
	combout => \Mul|Add32B|Result[18]~10_combout\);

-- Location: LCCOMB_X11_Y32_N26
\Mul|Add26B|Carry[12]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[12]~16_combout\ = (\Mul|Add26B|Carry[11]~14_combout\ & ((\Mul|Add26A|Result\(11)) # (\Mul|Add22|Carry~8_combout\ $ (\Mul|Add22|Carry[7]~7_combout\)))) # (!\Mul|Add26B|Carry[11]~14_combout\ & (\Mul|Add26A|Result\(11) & 
-- (\Mul|Add22|Carry~8_combout\ $ (\Mul|Add22|Carry[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~8_combout\,
	datab => \Mul|Add22|Carry[7]~7_combout\,
	datac => \Mul|Add26B|Carry[11]~14_combout\,
	datad => \Mul|Add26A|Result\(11),
	combout => \Mul|Add26B|Carry[12]~16_combout\);

-- Location: LCCOMB_X10_Y32_N18
\Mul|Add32C|Carry~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~15_combout\ = \Mul|Add26B|Carry~15_combout\ $ (\Mul|Add32B|Result[18]~10_combout\ $ (\Mul|Add26B|Carry[12]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~15_combout\,
	datac => \Mul|Add32B|Result[18]~10_combout\,
	datad => \Mul|Add26B|Carry[12]~16_combout\,
	combout => \Mul|Add32C|Carry~15_combout\);

-- Location: LCCOMB_X11_Y32_N8
\Mul|Add32D|Carry[18]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[18]~3_combout\ = (\Mul|Add32D|Carry[17]~2_combout\ & ((\Mul|Add18A|Result\(3)) # (\Mul|Add32C|Carry[17]~14_combout\ $ (\Mul|Add32C|Carry~13_combout\)))) # (!\Mul|Add32D|Carry[17]~2_combout\ & (\Mul|Add18A|Result\(3) & 
-- (\Mul|Add32C|Carry[17]~14_combout\ $ (\Mul|Add32C|Carry~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[17]~2_combout\,
	datab => \Mul|Add32C|Carry[17]~14_combout\,
	datac => \Mul|Add18A|Result\(3),
	datad => \Mul|Add32C|Carry~13_combout\,
	combout => \Mul|Add32D|Carry[18]~3_combout\);

-- Location: LCCOMB_X11_Y32_N18
\Mul|Add32C|Carry[18]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[18]~16_combout\ = (\Mul|Add32C|Carry[17]~14_combout\ & ((\Mul|Add32B|Result[17]~9_combout\) # (\Mul|Add26B|Carry[11]~14_combout\ $ (\Mul|Add26B|Carry~13_combout\)))) # (!\Mul|Add32C|Carry[17]~14_combout\ & 
-- (\Mul|Add32B|Result[17]~9_combout\ & (\Mul|Add26B|Carry[11]~14_combout\ $ (\Mul|Add26B|Carry~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[11]~14_combout\,
	datab => \Mul|Add32C|Carry[17]~14_combout\,
	datac => \Mul|Add32B|Result[17]~9_combout\,
	datad => \Mul|Add26B|Carry~13_combout\,
	combout => \Mul|Add32C|Carry[18]~16_combout\);

-- Location: LCCOMB_X10_Y32_N20
\Mul|Add32D|Result[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(18) = \Mul|Add18B|Carry~15_combout\ $ (\Mul|Add32C|Carry~15_combout\ $ (\Mul|Add32D|Carry[18]~3_combout\ $ (\Mul|Add32C|Carry[18]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry~15_combout\,
	datab => \Mul|Add32C|Carry~15_combout\,
	datac => \Mul|Add32D|Carry[18]~3_combout\,
	datad => \Mul|Add32C|Carry[18]~16_combout\,
	combout => \Mul|Add32D|Result\(18));

-- Location: IOIBUF_X74_Y0_N1
\PC_ALU[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(18),
	o => \PC_ALU[18]~input_o\);

-- Location: LCCOMB_X6_Y26_N8
\AdderInputA[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[18]~29_combout\ = (AddrASelector(1) & (\Registers_ALU[18]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[18]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datab => AddrASelector(1),
	datac => \PC_ALU[18]~input_o\,
	combout => \AdderInputA[18]~29_combout\);

-- Location: LCCOMB_X6_Y26_N30
\AdderInputA[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(18) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[18]~29_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[18]~29_combout\,
	datac => AdderInputA(18),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(18));

-- Location: LCCOMB_X6_Y22_N16
\CRAA32|Carry[18]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[18]~5_combout\ = (AdderInputB(17) & AdderInputA(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputB(17),
	datad => AdderInputA(17),
	combout => \CRAA32|Carry[18]~5_combout\);

-- Location: LCCOMB_X7_Y26_N20
\AdderInputB[18]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~117_combout\ = (\AddrASelector[1]~7_combout\ & (((\AdderInputB[14]~127_combout\)))) # (!\AddrASelector[1]~7_combout\ & ((\AdderInputB[14]~127_combout\ & ((!\Registers_ALU[50]~input_o\))) # (!\AdderInputB[14]~127_combout\ & 
-- (\IR_ALU[23]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[23]~input_o\,
	datab => \Registers_ALU[50]~input_o\,
	datac => \AddrASelector[1]~7_combout\,
	datad => \AdderInputB[14]~127_combout\,
	combout => \AdderInputB[18]~117_combout\);

-- Location: LCCOMB_X7_Y26_N26
\AdderInputB[18]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~118_combout\ = (\AdderInputB[14]~32_combout\ & ((\AdderInputB[18]~117_combout\ & ((\IR_ALU[12]~input_o\))) # (!\AdderInputB[18]~117_combout\ & (\IR_ALU[11]~input_o\)))) # (!\AdderInputB[14]~32_combout\ & (\AdderInputB[18]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[14]~32_combout\,
	datab => \AdderInputB[18]~117_combout\,
	datac => \IR_ALU[11]~input_o\,
	datad => \IR_ALU[12]~input_o\,
	combout => \AdderInputB[18]~118_combout\);

-- Location: LCCOMB_X6_Y22_N14
\AdderInputB[18]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~119_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[11]~14_combout\ & (\AdderInputB[18]~118_combout\)) # (!\AdderInputB[11]~14_combout\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \AdderInputB[18]~118_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[18]~119_combout\);

-- Location: LCCOMB_X6_Y22_N28
\AdderInputB[18]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[18]~120_combout\ = (\AdderInputB[18]~119_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[18]~119_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[18]~120_combout\);

-- Location: LCCOMB_X6_Y22_N22
\AdderInputB[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(18) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[18]~120_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(18),
	datac => \AdderInputB[18]~120_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(18));

-- Location: LCCOMB_X7_Y23_N22
\CRAA32|Carry[18]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[18]~31_combout\ = (\CRAA32|Carry[17]~30_combout\ & ((AdderInputB(17)) # (AdderInputA(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(17),
	datac => AdderInputA(17),
	datad => \CRAA32|Carry[17]~30_combout\,
	combout => \CRAA32|Carry[18]~31_combout\);

-- Location: LCCOMB_X6_Y22_N0
\CRAA32|Result[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(18) = AdderInputA(18) $ (AdderInputB(18) $ (((\CRAA32|Carry[18]~5_combout\) # (\CRAA32|Carry[18]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(18),
	datab => \CRAA32|Carry[18]~5_combout\,
	datac => AdderInputB(18),
	datad => \CRAA32|Carry[18]~31_combout\,
	combout => \CRAA32|Result\(18));

-- Location: LCCOMB_X5_Y35_N0
\InputORB[18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[18]~21_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[50]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[50]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[18]~21_combout\);

-- Location: LCCOMB_X5_Y35_N30
\InputORB[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(18) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[18]~21_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(18),
	datac => \InputORB[18]~21_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(18));

-- Location: LCCOMB_X5_Y35_N8
\ALU_Registers[18]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~89_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[18]~input_o\) # (InputORB(18))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(18),
	datab => \Registers_ALU[18]~input_o\,
	datac => InputORB(18),
	datad => \ALU_Registers[22]~1_combout\,
	combout => \ALU_Registers[18]~89_combout\);

-- Location: LCCOMB_X5_Y31_N20
\InputANDB[18]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[18]~38_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[50]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[50]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Control_ALU[26]~input_o\,
	datad => \Registers_ALU[50]~input_o\,
	combout => \InputANDB[18]~38_combout\);

-- Location: LCCOMB_X4_Y31_N2
\InputANDB[18]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[18]~39_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[18]~38_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \InputANDB[18]~38_combout\,
	combout => \InputANDB[18]~39_combout\);

-- Location: LCCOMB_X5_Y35_N24
\InputANDB[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(18) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[18]~39_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[18]~39_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(18),
	combout => InputANDB(18));

-- Location: LCCOMB_X5_Y35_N2
\ALU_CSR[18]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[18]~10_combout\ = (\Registers_ALU[18]~input_o\ & InputANDB(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[18]~input_o\,
	datad => InputANDB(18),
	combout => \ALU_CSR[18]~10_combout\);

-- Location: LCCOMB_X5_Y35_N22
\ALU_Registers[18]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~90_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[18]~10_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[18]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[18]~89_combout\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_CSR[18]~10_combout\,
	combout => \ALU_Registers[18]~90_combout\);

-- Location: LCCOMB_X5_Y35_N16
\LS|D[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[18]~17_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(18)))) # (!\LSReplace~0_combout\ & (\LS|D17~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSReplace~0_combout\,
	datac => \LS|D17~q\,
	datad => LSRDataIn(18),
	combout => \LS|D[18]~17_combout\);

-- Location: FF_X5_Y35_N17
\LS|D18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[18]~17_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D18~q\);

-- Location: LCCOMB_X5_Y35_N4
\ALU_Registers[18]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~88_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D18~q\) # ((\ASR|D18~q\) # (\LSR|D18~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D18~q\,
	datac => \ASR|D18~q\,
	datad => \LSR|D18~q\,
	combout => \ALU_Registers[18]~88_combout\);

-- Location: LCCOMB_X5_Y35_N12
\ALU_Registers[18]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]~91_combout\ = (\Control_ALU[31]~input_o\ & (!\Mul|Add32D|Result\(18))) # (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[18]~90_combout\) # (\ALU_Registers[18]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Result\(18),
	datab => \ALU_Registers[18]~90_combout\,
	datac => \ALU_Registers[18]~88_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[18]~91_combout\);

-- Location: LCCOMB_X5_Y35_N18
\ALU_Registers[18]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[18]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[18]~91_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[18]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[18]~91_combout\,
	datac => \ALU_Registers[18]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[18]$latch~combout\);

-- Location: IOIBUF_X16_Y73_N8
\PC_ALU[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(19),
	o => \PC_ALU[19]~input_o\);

-- Location: LCCOMB_X8_Y27_N0
\AdderInputA[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[19]~10_combout\ = (AddrASelector(1) & (\Registers_ALU[19]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[19]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \Registers_ALU[19]~input_o\,
	datad => \PC_ALU[19]~input_o\,
	combout => \AdderInputA[19]~10_combout\);

-- Location: LCCOMB_X7_Y27_N10
\AdderInputA[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(19) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[19]~10_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(19),
	datab => \AdderInputA[19]~10_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(19));

-- Location: IOIBUF_X20_Y0_N1
\Registers_ALU[51]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(51),
	o => \Registers_ALU[51]~input_o\);

-- Location: LCCOMB_X3_Y24_N8
\AdderInputB[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~16_combout\ = (!\Control_ALU[6]~input_o\ & (!\Control_ALU[5]~input_o\ & (!\Control_ALU[4]~input_o\ & !\Control_ALU[7]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[6]~input_o\,
	datab => \Control_ALU[5]~input_o\,
	datac => \Control_ALU[4]~input_o\,
	datad => \Control_ALU[7]~input_o\,
	combout => \AdderInputB[31]~16_combout\);

-- Location: LCCOMB_X4_Y24_N10
\AdderInputB[28]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~23_combout\ = (((\AddrBSelector[4]~1_combout\ & !\AdderInputB[31]~16_combout\)) # (!\AdderInputB[11]~14_combout\)) # (!\AddrASelector[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[4]~1_combout\,
	datab => \AdderInputB[31]~16_combout\,
	datac => \AddrASelector[1]~4_combout\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[28]~23_combout\);

-- Location: LCCOMB_X4_Y24_N24
\AdderInputB[28]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~22_combout\ = (\Control_ALU[14]~input_o\) # ((!\AddrBSelector[4]~1_combout\ & (\AdderInputB[11]~14_combout\ & \AddrASelector[1]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[4]~1_combout\,
	datab => \AdderInputB[11]~14_combout\,
	datac => \Control_ALU[14]~input_o\,
	datad => \AddrASelector[1]~6_combout\,
	combout => \AdderInputB[28]~22_combout\);

-- Location: LCCOMB_X4_Y24_N4
\AdderInputB[29]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[29]~24_combout\ = (\IR_ALU[24]~input_o\ & ((\AdderInputB[28]~23_combout\ & (!\AdderInputB[28]~22_combout\ & \AddrASelector[1]~6_combout\)) # (!\AdderInputB[28]~23_combout\ & (\AdderInputB[28]~22_combout\)))) # (!\IR_ALU[24]~input_o\ & 
-- (((\AdderInputB[28]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \AdderInputB[28]~23_combout\,
	datac => \AdderInputB[28]~22_combout\,
	datad => \AddrASelector[1]~6_combout\,
	combout => \AdderInputB[29]~24_combout\);

-- Location: LCCOMB_X4_Y24_N20
\AdderInputB[28]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~126_combout\ = (!\AdderInputB[28]~23_combout\ & ((\AdderInputB[28]~22_combout\) # ((!\Control_ALU[3]~input_o\ & !\Control_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[3]~input_o\,
	datab => \AdderInputB[28]~23_combout\,
	datac => \AdderInputB[28]~22_combout\,
	datad => \Control_ALU[2]~input_o\,
	combout => \AdderInputB[28]~126_combout\);

-- Location: LCCOMB_X6_Y24_N6
\AdderInputB[19]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[19]~31_combout\ = (\AdderInputB[29]~24_combout\ & (((!\AdderInputB[28]~126_combout\) # (!\Registers_ALU[51]~input_o\)))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[12]~input_o\ & ((\AdderInputB[28]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \AdderInputB[28]~126_combout\,
	combout => \AdderInputB[19]~31_combout\);

-- Location: LCCOMB_X6_Y24_N8
\AdderInputB[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(19) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[19]~31_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(19),
	datac => \AdderInputB[19]~31_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(19));

-- Location: LCCOMB_X7_Y23_N16
\CRAA32|Carry[19]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[19]~32_combout\ = (AdderInputB(18) & ((\CRAA32|Carry[18]~5_combout\) # ((\CRAA32|Carry[18]~31_combout\) # (AdderInputA(18))))) # (!AdderInputB(18) & (AdderInputA(18) & ((\CRAA32|Carry[18]~5_combout\) # (\CRAA32|Carry[18]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(18),
	datab => \CRAA32|Carry[18]~5_combout\,
	datac => \CRAA32|Carry[18]~31_combout\,
	datad => AdderInputA(18),
	combout => \CRAA32|Carry[19]~32_combout\);

-- Location: LCCOMB_X6_Y24_N14
\CRAA32|Result[19]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[19]~10_combout\ = AdderInputA(19) $ (AdderInputB(19) $ (\CRAA32|Carry[19]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(19),
	datac => AdderInputB(19),
	datad => \CRAA32|Carry[19]~32_combout\,
	combout => \CRAA32|Result[19]~10_combout\);

-- Location: LCCOMB_X8_Y35_N20
\InputORB[19]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[19]~22_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[51]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \InputORB[19]~22_combout\);

-- Location: LCCOMB_X8_Y35_N22
\InputORB[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(19) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[19]~22_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[19]~22_combout\,
	datac => InputORB(19),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(19));

-- Location: LCCOMB_X8_Y35_N4
\ALU_Registers[19]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~93_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[19]~input_o\) # (InputORB(19))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[19]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[19]~10_combout\,
	datab => \Registers_ALU[19]~input_o\,
	datac => \ALU_Registers[22]~1_combout\,
	datad => InputORB(19),
	combout => \ALU_Registers[19]~93_combout\);

-- Location: LCCOMB_X8_Y35_N28
\InputANDB[19]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[19]~40_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[51]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[51]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Control_ALU[26]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \InputANDB[19]~40_combout\);

-- Location: LCCOMB_X8_Y35_N30
\InputANDB[19]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[19]~41_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[19]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[19]~40_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[19]~41_combout\);

-- Location: LCCOMB_X8_Y35_N0
\InputANDB[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(19) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[19]~41_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[19]~41_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(19),
	combout => InputANDB(19));

-- Location: LCCOMB_X8_Y35_N6
\ALU_CSR[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[19]~11_combout\ = (\Registers_ALU[19]~input_o\ & InputANDB(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[19]~input_o\,
	datad => InputANDB(19),
	combout => \ALU_CSR[19]~11_combout\);

-- Location: LCCOMB_X8_Y35_N18
\ALU_Registers[19]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~94_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[19]~11_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[19]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \ALU_Registers[19]~93_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_CSR[19]~11_combout\,
	combout => \ALU_Registers[19]~94_combout\);

-- Location: LCCOMB_X6_Y35_N26
\LS|D[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[19]~18_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(19)))) # (!\LSReplace~0_combout\ & (\LS|D18~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D18~q\,
	datad => LSRDataIn(19),
	combout => \LS|D[19]~18_combout\);

-- Location: FF_X7_Y35_N21
\LS|D19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LS|D[19]~18_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D19~q\);

-- Location: LCCOMB_X8_Y35_N24
\ALU_Registers[19]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~92_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D19~q\) # ((\LSR|D19~q\) # (\LS|D19~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D19~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LSR|D19~q\,
	datad => \LS|D19~q\,
	combout => \ALU_Registers[19]~92_combout\);

-- Location: LCCOMB_X10_Y32_N22
\Mul|Add32C|Carry[19]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[19]~18_combout\ = (\Mul|Add32C|Carry[18]~16_combout\ & ((\Mul|Add32B|Result[18]~10_combout\) # (\Mul|Add26B|Carry~15_combout\ $ (\Mul|Add26B|Carry[12]~16_combout\)))) # (!\Mul|Add32C|Carry[18]~16_combout\ & 
-- (\Mul|Add32B|Result[18]~10_combout\ & (\Mul|Add26B|Carry~15_combout\ $ (\Mul|Add26B|Carry[12]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~15_combout\,
	datab => \Mul|Add32C|Carry[18]~16_combout\,
	datac => \Mul|Add32B|Result[18]~10_combout\,
	datad => \Mul|Add26B|Carry[12]~16_combout\,
	combout => \Mul|Add32C|Carry[19]~18_combout\);

-- Location: LCCOMB_X10_Y32_N0
\Mul|Add32D|Carry[19]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[19]~4_combout\ = (\Mul|Add18B|Carry~15_combout\ & (\Mul|Add32D|Carry[18]~3_combout\ & (\Mul|Add32C|Carry~15_combout\ $ (\Mul|Add32C|Carry[18]~16_combout\)))) # (!\Mul|Add18B|Carry~15_combout\ & ((\Mul|Add32D|Carry[18]~3_combout\) # 
-- (\Mul|Add32C|Carry~15_combout\ $ (\Mul|Add32C|Carry[18]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry~15_combout\,
	datab => \Mul|Add32C|Carry~15_combout\,
	datac => \Mul|Add32D|Carry[18]~3_combout\,
	datad => \Mul|Add32C|Carry[18]~16_combout\,
	combout => \Mul|Add32D|Carry[19]~4_combout\);

-- Location: LCCOMB_X10_Y32_N4
\Mul|Add26B|Carry[13]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[13]~18_combout\ = (\Mul|Add26A|Result\(12) & ((\Mul|Add26B|Carry[12]~16_combout\) # (\Mul|Add22|Carry~10_combout\ $ (\Mul|Add22|Carry[8]~9_combout\)))) # (!\Mul|Add26A|Result\(12) & (\Mul|Add26B|Carry[12]~16_combout\ & 
-- (\Mul|Add22|Carry~10_combout\ $ (\Mul|Add22|Carry[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(12),
	datab => \Mul|Add22|Carry~10_combout\,
	datac => \Mul|Add22|Carry[8]~9_combout\,
	datad => \Mul|Add26B|Carry[12]~16_combout\,
	combout => \Mul|Add26B|Carry[13]~18_combout\);

-- Location: LCCOMB_X7_Y29_N22
\Mul|FPP0|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[19]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[18]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[18]~input_o\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP0|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N28
\Mul|FPP1|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[16]~input_o\ & (((\Registers_ALU[17]~input_o\ & \Mul|BD1|Select_M~combout\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[16]~input_o\ & (\Registers_ALU[17]~input_o\ & 
-- ((\Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => \Registers_ALU[17]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y34_N30
\Mul|Add32A|Carry[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[19]~17_combout\ = (\Mul|FPP0|BPP18|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[18]~16_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP16|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP18|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[18]~16_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP16|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Mul|FPP0|BPP18|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[18]~16_combout\,
	datad => \Mul|FPP1|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[19]~17_combout\);

-- Location: LCCOMB_X7_Y29_N24
\Mul|Add32A|Result[19]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[19]~17_combout\ = \Mul|FPP0|BPP19|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP17|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[19]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP19|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP17|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[19]~17_combout\,
	combout => \Mul|Add32A|Result[19]~17_combout\);

-- Location: LCCOMB_X10_Y34_N24
\Mul|Add30|Carry[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[17]~28_combout\ = (\Mul|Add30|Carry[16]~26_combout\ & ((\Mul|FPP2|BPP14|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP12|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[16]~26_combout\ & 
-- (\Mul|FPP2|BPP14|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP12|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[16]~26_combout\,
	datab => \Mul|FPP2|BPP14|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP12|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[17]~28_combout\);

-- Location: LCCOMB_X10_Y34_N30
\Mul|Add32B|Carry[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[19]~16_combout\ = (\Mul|Add32B|Carry[18]~15_combout\ & ((\Mul|Add32A|Result[18]~16_combout\) # (\Mul|Add30|Carry~25_combout\ $ (\Mul|Add30|Carry[16]~26_combout\)))) # (!\Mul|Add32B|Carry[18]~15_combout\ & 
-- (\Mul|Add32A|Result[18]~16_combout\ & (\Mul|Add30|Carry~25_combout\ $ (\Mul|Add30|Carry[16]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[18]~15_combout\,
	datab => \Mul|Add32A|Result[18]~16_combout\,
	datac => \Mul|Add30|Carry~25_combout\,
	datad => \Mul|Add30|Carry[16]~26_combout\,
	combout => \Mul|Add32B|Carry[19]~16_combout\);

-- Location: LCCOMB_X10_Y33_N2
\Mul|FPP2|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[15]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP2|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y33_N12
\Mul|FPP2|BPP15|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP15|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP15|PartialProduct~0_combout\) # ((\Registers_ALU[14]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Mul|BD2|Select_2M~0_combout\,
	datad => \Mul|FPP2|BPP15|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP15|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y33_N28
\Mul|FPP3|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP13|PartialProduct~0_combout\ = (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[13]~input_o\) # ((!\Mul|BD3|Select_2M~0_combout\ & \Registers_ALU[12]~input_o\)))) # (!\Mul|BD3|Select_M~combout\ & (!\Mul|BD3|Select_2M~0_combout\ & 
-- (\Registers_ALU[12]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_M~combout\,
	datab => \Mul|BD3|Select_2M~0_combout\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP3|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y33_N18
\Mul|Add30|Carry~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~27_combout\ = \Mul|FPP2|BPP15|PartialProduct~combout\ $ (\Mul|FPP3|BPP13|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP15|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP13|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~27_combout\);

-- Location: LCCOMB_X10_Y33_N8
\Mul|Add32B|Result[19]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[19]~11_combout\ = \Mul|Add32A|Result[19]~17_combout\ $ (\Mul|Add30|Carry[17]~28_combout\ $ (\Mul|Add32B|Carry[19]~16_combout\ $ (\Mul|Add30|Carry~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[19]~17_combout\,
	datab => \Mul|Add30|Carry[17]~28_combout\,
	datac => \Mul|Add32B|Carry[19]~16_combout\,
	datad => \Mul|Add30|Carry~27_combout\,
	combout => \Mul|Add32B|Result[19]~11_combout\);

-- Location: LCCOMB_X9_Y32_N14
\Mul|Add22|Carry[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[9]~11_combout\ = (\Mul|FPP6|BPP6|PartialProduct~combout\ & ((\Mul|Add22|Carry[8]~9_combout\) # (\Mul|FPP7|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP6|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[8]~9_combout\ & (\Mul|FPP7|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP4|PartialProduct~0_combout\,
	datab => \Mul|FPP6|BPP6|PartialProduct~combout\,
	datac => \Mul|Add22|Carry[8]~9_combout\,
	datad => \Registers_ALU[47]~input_o\,
	combout => \Mul|Add22|Carry[9]~11_combout\);

-- Location: LCCOMB_X13_Y33_N30
\Mul|FPP6|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y32_N22
\Mul|FPP6|BPP7|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP7|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP7|PartialProduct~0_combout\) # ((\Registers_ALU[7]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Mul|FPP6|BPP7|PartialProduct~0_combout\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP7|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y32_N20
\Mul|FPP7|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (((\Mul|BD7|Select_M~combout\ & \Registers_ALU[5]~input_o\)) # (!\Mul|BD7|Select_2M~0_combout\))) # (!\Registers_ALU[4]~input_o\ & (\Mul|BD7|Select_M~combout\ & 
-- (\Registers_ALU[5]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD7|Select_2M~0_combout\,
	combout => \Mul|FPP7|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y32_N28
\Mul|Add22|Carry~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~12_combout\ = \Mul|FPP6|BPP7|PartialProduct~combout\ $ (\Mul|FPP7|BPP5|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP7|PartialProduct~combout\,
	datab => \Mul|FPP7|BPP5|PartialProduct~0_combout\,
	datad => \Registers_ALU[47]~input_o\,
	combout => \Mul|Add22|Carry~12_combout\);

-- Location: LCCOMB_X10_Y31_N30
\Mul|Add26A|Carry[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[13]~9_combout\ = (\Mul|Add26A|Carry[12]~8_combout\ & ((\Mul|FPP4|BPP10|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP8|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[12]~8_combout\ & 
-- (\Mul|FPP4|BPP10|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP8|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[12]~8_combout\,
	datab => \Mul|FPP4|BPP10|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[13]~9_combout\);

-- Location: LCCOMB_X10_Y31_N2
\Mul|FPP4|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[11]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[11]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N16
\Mul|FPP4|BPP11|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP11|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP11|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|FPP4|BPP11|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP11|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y31_N28
\Mul|FPP5|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (((\Registers_ALU[9]~input_o\ & \Mul|BD5|Select_M~combout\)) # (!\Mul|BD5|Select_2M~0_combout\))) # (!\Registers_ALU[8]~input_o\ & (((\Registers_ALU[9]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|BD5|Select_2M~0_combout\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Mul|BD5|Select_M~combout\,
	combout => \Mul|FPP5|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N0
\Mul|Add26A|Result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(13) = \Mul|Add26A|Carry[13]~9_combout\ $ (\Mul|FPP4|BPP11|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP9|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[13]~9_combout\,
	datab => \Mul|FPP4|BPP11|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(13));

-- Location: LCCOMB_X10_Y32_N10
\Mul|Add26B|Carry~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~17_combout\ = \Mul|Add22|Carry[9]~11_combout\ $ (\Mul|Add22|Carry~12_combout\ $ (\Mul|Add26A|Result\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[9]~11_combout\,
	datab => \Mul|Add22|Carry~12_combout\,
	datad => \Mul|Add26A|Result\(13),
	combout => \Mul|Add26B|Carry~17_combout\);

-- Location: LCCOMB_X10_Y32_N26
\Mul|Add32C|Carry~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~17_combout\ = \Mul|Add26B|Carry[13]~18_combout\ $ (\Mul|Add32B|Result[19]~11_combout\ $ (\Mul|Add26B|Carry~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add26B|Carry[13]~18_combout\,
	datac => \Mul|Add32B|Result[19]~11_combout\,
	datad => \Mul|Add26B|Carry~17_combout\,
	combout => \Mul|Add32C|Carry~17_combout\);

-- Location: LCCOMB_X11_Y28_N18
\Mul|FPP8|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y28_N12
\Mul|FPP8|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP3|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP3|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|FPP8|BPP3|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y28_N26
\Mul|FPP9|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP0|PartialProduct~combout\ = \Registers_ALU[51]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[50]~input_o\ $ (\Registers_ALU[49]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[50]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[51]~input_o\,
	datad => \Registers_ALU[49]~input_o\,
	combout => \Mul|FPP9|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y28_N0
\Mul|Add18A|Carry[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[5]~1_combout\ = (\Mul|FPP9|BPP0|PartialProduct~combout\ & ((\Mul|FPP8|BPP2|PartialProduct~1_combout\) # ((\Mul|FPP8|BPP1|PartialProduct~1_combout\ & \Mul|Add18A|Carry~0_combout\)))) # (!\Mul|FPP9|BPP0|PartialProduct~combout\ & 
-- (\Mul|FPP8|BPP1|PartialProduct~1_combout\ & (\Mul|FPP8|BPP2|PartialProduct~1_combout\ & \Mul|Add18A|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP0|PartialProduct~combout\,
	datab => \Mul|FPP8|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP8|BPP2|PartialProduct~1_combout\,
	datad => \Mul|Add18A|Carry~0_combout\,
	combout => \Mul|Add18A|Carry[5]~1_combout\);

-- Location: LCCOMB_X11_Y28_N10
\Mul|BD9|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD9|Select_M~combout\ = \Registers_ALU[49]~input_o\ $ (\Registers_ALU[50]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[50]~input_o\,
	combout => \Mul|BD9|Select_M~combout\);

-- Location: LCCOMB_X12_Y26_N12
\Mul|BD9|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD9|Select_2M~0_combout\ = (\Registers_ALU[49]~input_o\ & ((\Registers_ALU[51]~input_o\) # (!\Registers_ALU[50]~input_o\))) # (!\Registers_ALU[49]~input_o\ & ((\Registers_ALU[50]~input_o\) # (!\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101111011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Registers_ALU[50]~input_o\,
	combout => \Mul|BD9|Select_2M~0_combout\);

-- Location: LCCOMB_X11_Y28_N24
\Mul|FPP9|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP1|PartialProduct~0_combout\ = (\Mul|BD9|Select_M~combout\ & ((\Registers_ALU[1]~input_o\) # ((!\Mul|BD9|Select_2M~0_combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|BD9|Select_M~combout\ & (((!\Mul|BD9|Select_2M~0_combout\ & 
-- \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_M~combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Mul|BD9|Select_2M~0_combout\,
	datad => \Registers_ALU[0]~input_o\,
	combout => \Mul|FPP9|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y28_N30
\Mul|Add18A|Result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(5) = \Mul|FPP8|BPP3|PartialProduct~combout\ $ (\Mul|Add18A|Carry[5]~1_combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP1|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP3|PartialProduct~combout\,
	datab => \Mul|Add18A|Carry[5]~1_combout\,
	datac => \Registers_ALU[51]~input_o\,
	datad => \Mul|FPP9|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(5));

-- Location: LCCOMB_X10_Y28_N12
\Mul|Add18B|Result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(5) = \Mul|Add18A|Result\(5) $ (((\Registers_ALU[51]~input_o\ & (\Mul|FPP9|BPP0|PartialProduct~combout\ $ (!\Mul|Add18A|Result[4]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(5),
	datab => \Mul|FPP9|BPP0|PartialProduct~combout\,
	datac => \Mul|Add18A|Result[4]~0_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18B|Result\(5));

-- Location: LCCOMB_X10_Y32_N24
\Mul|Add32D|Result[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(19) = \Mul|Add32C|Carry[19]~18_combout\ $ (\Mul|Add32D|Carry[19]~4_combout\ $ (\Mul|Add32C|Carry~17_combout\ $ (\Mul|Add18B|Result\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[19]~18_combout\,
	datab => \Mul|Add32D|Carry[19]~4_combout\,
	datac => \Mul|Add32C|Carry~17_combout\,
	datad => \Mul|Add18B|Result\(5),
	combout => \Mul|Add32D|Result\(19));

-- Location: LCCOMB_X8_Y35_N16
\ALU_Registers[19]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]~95_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(19))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[19]~94_combout\) # ((\ALU_Registers[19]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[19]~94_combout\,
	datac => \ALU_Registers[19]~92_combout\,
	datad => \Mul|Add32D|Result\(19),
	combout => \ALU_Registers[19]~95_combout\);

-- Location: LCCOMB_X8_Y35_N14
\ALU_Registers[19]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[19]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[19]~95_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[19]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[19]~95_combout\,
	datac => \ALU_Registers[19]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[19]$latch~combout\);

-- Location: IOIBUF_X0_Y13_N1
\Registers_ALU[52]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(52),
	o => \Registers_ALU[52]~input_o\);

-- Location: LCCOMB_X3_Y30_N26
\InputANDB[20]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[20]~42_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[52]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[52]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[20]~42_combout\);

-- Location: LCCOMB_X3_Y30_N12
\InputANDB[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[20]~43_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[20]~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[30]~input_o\,
	datab => \IR_ALU[12]~input_o\,
	datac => \InputANDB[20]~42_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[20]~43_combout\);

-- Location: LCCOMB_X5_Y32_N18
\InputANDB[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(20) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[20]~43_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[20]~43_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(20),
	combout => InputANDB(20));

-- Location: LCCOMB_X5_Y32_N6
\ALU_CSR[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[20]~12_combout\ = (\Registers_ALU[20]~input_o\ & InputANDB(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[20]~input_o\,
	datad => InputANDB(20),
	combout => \ALU_CSR[20]~12_combout\);

-- Location: IOIBUF_X45_Y73_N1
\PC_ALU[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(20),
	o => \PC_ALU[20]~input_o\);

-- Location: LCCOMB_X8_Y27_N24
\AdderInputA[20]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[20]~30_combout\ = (AddrASelector(1) & (\Registers_ALU[20]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \Registers_ALU[20]~input_o\,
	datad => \PC_ALU[20]~input_o\,
	combout => \AdderInputA[20]~30_combout\);

-- Location: LCCOMB_X9_Y27_N22
\AdderInputA[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(20) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[20]~30_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[20]~30_combout\,
	datac => AdderInputA(20),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(20));

-- Location: LCCOMB_X6_Y24_N28
\CRAA32|Carry[20]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[20]~4_combout\ = (AdderInputA(19) & AdderInputB(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(19),
	datac => AdderInputB(19),
	combout => \CRAA32|Carry[20]~4_combout\);

-- Location: LCCOMB_X7_Y23_N2
\CRAA32|Carry[20]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[20]~33_combout\ = (\CRAA32|Carry[19]~32_combout\ & ((AdderInputA(19)) # (AdderInputB(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(19),
	datab => AdderInputB(19),
	datad => \CRAA32|Carry[19]~32_combout\,
	combout => \CRAA32|Carry[20]~33_combout\);

-- Location: LCCOMB_X6_Y24_N22
\AdderInputB[20]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[20]~121_combout\ = (\AdderInputB[29]~24_combout\ & (((!\AdderInputB[28]~126_combout\)) # (!\Registers_ALU[52]~input_o\))) # (!\AdderInputB[29]~24_combout\ & (((\IR_ALU[13]~input_o\ & \AdderInputB[28]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[52]~input_o\,
	datab => \IR_ALU[13]~input_o\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \AdderInputB[28]~126_combout\,
	combout => \AdderInputB[20]~121_combout\);

-- Location: LCCOMB_X6_Y24_N26
\AdderInputB[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(20) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[20]~121_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[20]~121_combout\,
	datac => AdderInputB(20),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(20));

-- Location: LCCOMB_X6_Y24_N4
\CRAA32|Result[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(20) = AdderInputA(20) $ (AdderInputB(20) $ (((\CRAA32|Carry[20]~4_combout\) # (\CRAA32|Carry[20]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(20),
	datab => \CRAA32|Carry[20]~4_combout\,
	datac => \CRAA32|Carry[20]~33_combout\,
	datad => AdderInputB(20),
	combout => \CRAA32|Result\(20));

-- Location: LCCOMB_X5_Y32_N30
\InputORB[20]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[20]~23_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[52]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[0]~0_combout\,
	datab => \IR_ALU[24]~input_o\,
	datad => \Registers_ALU[52]~input_o\,
	combout => \InputORB[20]~23_combout\);

-- Location: LCCOMB_X5_Y32_N10
\InputORB[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(20) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[20]~23_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(20),
	datab => \InputORB[20]~23_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(20));

-- Location: LCCOMB_X5_Y32_N16
\ALU_Registers[20]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~97_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[20]~input_o\) # (InputORB(20))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(20),
	datab => \ALU_Registers[22]~1_combout\,
	datac => \Registers_ALU[20]~input_o\,
	datad => InputORB(20),
	combout => \ALU_Registers[20]~97_combout\);

-- Location: LCCOMB_X5_Y32_N14
\ALU_Registers[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~98_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & (\ALU_CSR[20]~12_combout\)) # (!\ALU_Registers[22]~4_combout\ & ((\ALU_Registers[20]~97_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[20]~12_combout\,
	datab => \ALU_Registers[20]~97_combout\,
	datac => \Control_ALU[17]~input_o\,
	datad => \ALU_Registers[22]~4_combout\,
	combout => \ALU_Registers[20]~98_combout\);

-- Location: LCCOMB_X10_Y32_N6
\Mul|Add32C|Carry[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[20]~20_combout\ = (\Mul|Add32C|Carry[19]~18_combout\ & ((\Mul|Add32B|Result[19]~11_combout\) # (\Mul|Add26B|Carry[13]~18_combout\ $ (\Mul|Add26B|Carry~17_combout\)))) # (!\Mul|Add32C|Carry[19]~18_combout\ & 
-- (\Mul|Add32B|Result[19]~11_combout\ & (\Mul|Add26B|Carry[13]~18_combout\ $ (\Mul|Add26B|Carry~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[19]~18_combout\,
	datab => \Mul|Add26B|Carry[13]~18_combout\,
	datac => \Mul|Add32B|Result[19]~11_combout\,
	datad => \Mul|Add26B|Carry~17_combout\,
	combout => \Mul|Add32C|Carry[20]~20_combout\);

-- Location: LCCOMB_X10_Y28_N10
\Mul|Add18B|Carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~2_combout\ = (\Mul|Add18A|Result\(5) & (\Registers_ALU[51]~input_o\ & (\Mul|FPP9|BPP0|PartialProduct~combout\ $ (!\Mul|Add18A|Result[4]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(5),
	datab => \Mul|FPP9|BPP0|PartialProduct~combout\,
	datac => \Mul|Add18A|Result[4]~0_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18B|Carry~2_combout\);

-- Location: LCCOMB_X11_Y27_N24
\Mul|BD10|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD10|Select_M~combout\ = \Registers_ALU[51]~input_o\ $ (\Registers_ALU[52]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[51]~input_o\,
	datad => \Registers_ALU[52]~input_o\,
	combout => \Mul|BD10|Select_M~combout\);

-- Location: LCCOMB_X11_Y28_N2
\Mul|Add18A|Carry[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[6]~2_combout\ = (\Mul|FPP8|BPP3|PartialProduct~combout\ & ((\Mul|Add18A|Carry[5]~1_combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP1|PartialProduct~0_combout\)))) # (!\Mul|FPP8|BPP3|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[5]~1_combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP3|PartialProduct~combout\,
	datab => \Mul|Add18A|Carry[5]~1_combout\,
	datac => \Registers_ALU[51]~input_o\,
	datad => \Mul|FPP9|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[6]~2_combout\);

-- Location: LCCOMB_X11_Y28_N28
\Mul|FPP9|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & ((\Mul|BD9|Select_M~combout\) # ((!\Mul|BD9|Select_2M~0_combout\ & \Registers_ALU[1]~input_o\)))) # (!\Registers_ALU[2]~input_o\ & (!\Mul|BD9|Select_2M~0_combout\ & 
-- (\Registers_ALU[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Mul|BD9|Select_2M~0_combout\,
	datac => \Registers_ALU[1]~input_o\,
	datad => \Mul|BD9|Select_M~combout\,
	combout => \Mul|FPP9|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N18
\Mul|FPP8|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N28
\Mul|FPP8|BPP4|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP4|PartialProduct~1_combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP4|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|FPP8|BPP4|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP4|PartialProduct~1_combout\);

-- Location: LCCOMB_X10_Y28_N28
\Mul|Add18A|Result[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result[6]~1_combout\ = \Mul|Add18A|Carry[6]~2_combout\ $ (\Mul|FPP9|BPP2|PartialProduct~0_combout\ $ (\Mul|FPP8|BPP4|PartialProduct~1_combout\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[6]~2_combout\,
	datab => \Mul|FPP9|BPP2|PartialProduct~0_combout\,
	datac => \Mul|FPP8|BPP4|PartialProduct~1_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Result[6]~1_combout\);

-- Location: LCCOMB_X10_Y28_N6
\Mul|Add18B|Result[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result[6]~0_combout\ = \Mul|Add18B|Carry~2_combout\ $ (\Mul|Add18A|Result[6]~1_combout\ $ (((\Mul|BD10|Select_M~combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry~2_combout\,
	datab => \Mul|BD10|Select_M~combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|Add18A|Result[6]~1_combout\,
	combout => \Mul|Add18B|Result[6]~0_combout\);

-- Location: LCCOMB_X10_Y33_N10
\Mul|Add32B|Carry[20]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[20]~17_combout\ = (\Mul|Add32A|Result[19]~17_combout\ & ((\Mul|Add32B|Carry[19]~16_combout\) # (\Mul|Add30|Carry[17]~28_combout\ $ (\Mul|Add30|Carry~27_combout\)))) # (!\Mul|Add32A|Result[19]~17_combout\ & 
-- (\Mul|Add32B|Carry[19]~16_combout\ & (\Mul|Add30|Carry[17]~28_combout\ $ (\Mul|Add30|Carry~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[19]~17_combout\,
	datab => \Mul|Add30|Carry[17]~28_combout\,
	datac => \Mul|Add32B|Carry[19]~16_combout\,
	datad => \Mul|Add30|Carry~27_combout\,
	combout => \Mul|Add32B|Carry[20]~17_combout\);

-- Location: LCCOMB_X10_Y33_N16
\Mul|Add30|Carry[18]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[18]~30_combout\ = (\Mul|Add30|Carry[17]~28_combout\ & ((\Mul|FPP2|BPP15|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP13|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[17]~28_combout\ & 
-- (\Mul|FPP2|BPP15|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP13|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Mul|FPP3|BPP13|PartialProduct~0_combout\,
	datac => \Mul|Add30|Carry[17]~28_combout\,
	datad => \Mul|FPP2|BPP15|PartialProduct~combout\,
	combout => \Mul|Add30|Carry[18]~30_combout\);

-- Location: LCCOMB_X7_Y29_N26
\Mul|Add32A|Carry[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[20]~18_combout\ = (\Mul|FPP0|BPP19|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[19]~17_combout\) # (\Mul|FPP1|BPP17|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP19|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[19]~17_combout\ & (\Mul|FPP1|BPP17|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP19|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP17|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[19]~17_combout\,
	combout => \Mul|Add32A|Carry[20]~18_combout\);

-- Location: LCCOMB_X7_Y29_N30
\Mul|FPP1|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[17]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[18]~input_o\ & (\Registers_ALU[17]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datab => \Registers_ALU[17]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N12
\Mul|FPP0|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP20|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[20]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[20]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP0|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N4
\Mul|Add32A|Result[20]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[20]~18_combout\ = \Mul|Add32A|Carry[20]~18_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP18|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP20|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[20]~18_combout\,
	datab => \Registers_ALU[35]~input_o\,
	datac => \Mul|FPP1|BPP18|PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[20]~18_combout\);

-- Location: LCCOMB_X10_Y33_N24
\Mul|FPP2|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[16]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	combout => \Mul|FPP2|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y33_N26
\Mul|FPP2|BPP16|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP16|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP16|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Mul|FPP2|BPP16|PartialProduct~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP2|BPP16|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y33_N14
\Mul|FPP3|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & ((\Mul|BD3|Select_M~combout\) # ((\Registers_ALU[13]~input_o\ & !\Mul|BD3|Select_2M~0_combout\)))) # (!\Registers_ALU[14]~input_o\ & (\Registers_ALU[13]~input_o\ & 
-- (!\Mul|BD3|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => \Registers_ALU[13]~input_o\,
	datac => \Mul|BD3|Select_2M~0_combout\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y33_N20
\Mul|Add30|Carry~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~29_combout\ = \Mul|FPP2|BPP16|PartialProduct~combout\ $ (\Mul|FPP3|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP16|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP14|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~29_combout\);

-- Location: LCCOMB_X10_Y33_N30
\Mul|Add32B|Result[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[20]~12_combout\ = \Mul|Add32B|Carry[20]~17_combout\ $ (\Mul|Add30|Carry[18]~30_combout\ $ (\Mul|Add32A|Result[20]~18_combout\ $ (\Mul|Add30|Carry~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[20]~17_combout\,
	datab => \Mul|Add30|Carry[18]~30_combout\,
	datac => \Mul|Add32A|Result[20]~18_combout\,
	datad => \Mul|Add30|Carry~29_combout\,
	combout => \Mul|Add32B|Result[20]~12_combout\);

-- Location: LCCOMB_X10_Y32_N30
\Mul|Add26B|Carry[14]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[14]~20_combout\ = (\Mul|Add26B|Carry[13]~18_combout\ & ((\Mul|Add26A|Result\(13)) # (\Mul|Add22|Carry[9]~11_combout\ $ (\Mul|Add22|Carry~12_combout\)))) # (!\Mul|Add26B|Carry[13]~18_combout\ & (\Mul|Add26A|Result\(13) & 
-- (\Mul|Add22|Carry[9]~11_combout\ $ (\Mul|Add22|Carry~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[9]~11_combout\,
	datab => \Mul|Add22|Carry~12_combout\,
	datac => \Mul|Add26B|Carry[13]~18_combout\,
	datad => \Mul|Add26A|Result\(13),
	combout => \Mul|Add26B|Carry[14]~20_combout\);

-- Location: LCCOMB_X9_Y32_N4
\Mul|FPP7|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP6|PartialProduct~0_combout\ = (\Mul|BD7|Select_2M~0_combout\ & (\Registers_ALU[6]~input_o\ & ((\Mul|BD7|Select_M~combout\)))) # (!\Mul|BD7|Select_2M~0_combout\ & ((\Registers_ALU[5]~input_o\) # ((\Registers_ALU[6]~input_o\ & 
-- \Mul|BD7|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_2M~0_combout\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD7|Select_M~combout\,
	combout => \Mul|FPP7|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N20
\Mul|FPP6|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N30
\Mul|FPP6|BPP8|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP8|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP8|PartialProduct~0_combout\) # ((\Registers_ALU[8]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Mul|FPP6|BPP8|PartialProduct~0_combout\,
	combout => \Mul|FPP6|BPP8|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y31_N28
\Mul|Add22|Carry~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~14_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP6|PartialProduct~0_combout\ $ (\Mul|FPP6|BPP8|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP7|BPP6|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP8|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~14_combout\);

-- Location: LCCOMB_X9_Y32_N30
\Mul|Add22|Carry[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[10]~13_combout\ = (\Mul|FPP6|BPP7|PartialProduct~combout\ & ((\Mul|Add22|Carry[9]~11_combout\) # (\Mul|FPP7|BPP5|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP7|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[9]~11_combout\ & (\Mul|FPP7|BPP5|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP7|PartialProduct~combout\,
	datab => \Mul|FPP7|BPP5|PartialProduct~0_combout\,
	datac => \Mul|Add22|Carry[9]~11_combout\,
	datad => \Registers_ALU[47]~input_o\,
	combout => \Mul|Add22|Carry[10]~13_combout\);

-- Location: LCCOMB_X10_Y31_N22
\Mul|FPP5|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP10|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[10]~input_o\) # ((\Registers_ALU[9]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Mul|BD5|Select_M~combout\ & (((\Registers_ALU[9]~input_o\ & 
-- !\Mul|BD5|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Mul|BD5|Select_2M~0_combout\,
	combout => \Mul|FPP5|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N8
\Mul|Add26A|Carry[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[14]~10_combout\ = (\Mul|Add26A|Carry[13]~9_combout\ & ((\Mul|FPP4|BPP11|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP9|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[13]~9_combout\ & 
-- (\Mul|FPP4|BPP11|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP9|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[13]~9_combout\,
	datab => \Mul|FPP4|BPP11|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[14]~10_combout\);

-- Location: LCCOMB_X11_Y33_N10
\Mul|FPP4|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[40]~input_o\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	combout => \Mul|FPP4|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y33_N4
\Mul|FPP4|BPP12|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP12|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP12|PartialProduct~0_combout\) # ((\Registers_ALU[11]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[11]~input_o\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Mul|BD4|Select_2M~0_combout\,
	datad => \Mul|FPP4|BPP12|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP12|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y31_N26
\Mul|Add26A|Result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(14) = \Mul|FPP5|BPP10|PartialProduct~0_combout\ $ (\Mul|Add26A|Carry[14]~10_combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP4|BPP12|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP10|PartialProduct~0_combout\,
	datab => \Mul|Add26A|Carry[14]~10_combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP4|BPP12|PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(14));

-- Location: LCCOMB_X9_Y31_N2
\Mul|Add26B|Carry~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~19_combout\ = \Mul|Add22|Carry~14_combout\ $ (\Mul|Add22|Carry[10]~13_combout\ $ (\Mul|Add26A|Result\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add22|Carry~14_combout\,
	datac => \Mul|Add22|Carry[10]~13_combout\,
	datad => \Mul|Add26A|Result\(14),
	combout => \Mul|Add26B|Carry~19_combout\);

-- Location: LCCOMB_X9_Y31_N24
\Mul|Add32C|Carry~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~19_combout\ = \Mul|Add32B|Result[20]~12_combout\ $ (\Mul|Add26B|Carry[14]~20_combout\ $ (\Mul|Add26B|Carry~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[20]~12_combout\,
	datac => \Mul|Add26B|Carry[14]~20_combout\,
	datad => \Mul|Add26B|Carry~19_combout\,
	combout => \Mul|Add32C|Carry~19_combout\);

-- Location: LCCOMB_X10_Y32_N8
\Mul|Add32D|Carry[20]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[20]~5_combout\ = (\Mul|Add32D|Carry[19]~4_combout\ & ((\Mul|Add18B|Result\(5)) # (\Mul|Add32C|Carry[19]~18_combout\ $ (\Mul|Add32C|Carry~17_combout\)))) # (!\Mul|Add32D|Carry[19]~4_combout\ & (\Mul|Add18B|Result\(5) & 
-- (\Mul|Add32C|Carry[19]~18_combout\ $ (\Mul|Add32C|Carry~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[19]~18_combout\,
	datab => \Mul|Add32D|Carry[19]~4_combout\,
	datac => \Mul|Add32C|Carry~17_combout\,
	datad => \Mul|Add18B|Result\(5),
	combout => \Mul|Add32D|Carry[20]~5_combout\);

-- Location: LCCOMB_X5_Y32_N26
\Mul|Add32D|Result[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(20) = \Mul|Add32C|Carry[20]~20_combout\ $ (\Mul|Add18B|Result[6]~0_combout\ $ (\Mul|Add32C|Carry~19_combout\ $ (\Mul|Add32D|Carry[20]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[20]~20_combout\,
	datab => \Mul|Add18B|Result[6]~0_combout\,
	datac => \Mul|Add32C|Carry~19_combout\,
	datad => \Mul|Add32D|Carry[20]~5_combout\,
	combout => \Mul|Add32D|Result\(20));

-- Location: LCCOMB_X6_Y32_N18
\LS|D[20]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[20]~19_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(20))) # (!\LSReplace~0_combout\ & ((\LS|D19~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => LSRDataIn(20),
	datab => \LSReplace~0_combout\,
	datad => \LS|D19~q\,
	combout => \LS|D[20]~19_combout\);

-- Location: FF_X6_Y32_N19
\LS|D20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[20]~19_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D20~q\);

-- Location: LCCOMB_X5_Y32_N28
\ALU_Registers[20]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~96_combout\ = (\Control_ALU[17]~input_o\ & ((\LSR|D20~q\) # ((\ASR|D20~q\) # (\LS|D20~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSR|D20~q\,
	datab => \ASR|D20~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LS|D20~q\,
	combout => \ALU_Registers[20]~96_combout\);

-- Location: LCCOMB_X5_Y32_N20
\ALU_Registers[20]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]~99_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(20))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[20]~98_combout\) # ((\ALU_Registers[20]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[20]~98_combout\,
	datac => \Mul|Add32D|Result\(20),
	datad => \ALU_Registers[20]~96_combout\,
	combout => \ALU_Registers[20]~99_combout\);

-- Location: LCCOMB_X5_Y32_N4
\ALU_Registers[20]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[20]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[20]~99_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[20]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[20]~99_combout\,
	datac => \ALU_Registers[20]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[20]$latch~combout\);

-- Location: LCCOMB_X5_Y35_N6
\LS|D[21]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[21]~20_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(21)))) # (!\LSReplace~0_combout\ & (\LS|D20~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSReplace~0_combout\,
	datab => \LS|D20~q\,
	datad => LSRDataIn(21),
	combout => \LS|D[21]~20_combout\);

-- Location: FF_X5_Y35_N7
\LS|D21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[21]~20_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D21~q\);

-- Location: LCCOMB_X5_Y35_N28
\ALU_Registers[21]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~100_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D21~q\) # ((\ASR|D21~q\) # (\LSR|D21~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D21~q\,
	datac => \ASR|D21~q\,
	datad => \LSR|D21~q\,
	combout => \ALU_Registers[21]~100_combout\);

-- Location: LCCOMB_X9_Y31_N12
\Mul|Add32C|Carry[21]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[21]~22_combout\ = (\Mul|Add32B|Result[20]~12_combout\ & ((\Mul|Add32C|Carry[20]~20_combout\) # (\Mul|Add26B|Carry[14]~20_combout\ $ (\Mul|Add26B|Carry~19_combout\)))) # (!\Mul|Add32B|Result[20]~12_combout\ & 
-- (\Mul|Add32C|Carry[20]~20_combout\ & (\Mul|Add26B|Carry[14]~20_combout\ $ (\Mul|Add26B|Carry~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[20]~12_combout\,
	datab => \Mul|Add32C|Carry[20]~20_combout\,
	datac => \Mul|Add26B|Carry[14]~20_combout\,
	datad => \Mul|Add26B|Carry~19_combout\,
	combout => \Mul|Add32C|Carry[21]~22_combout\);

-- Location: LCCOMB_X10_Y28_N30
\Mul|Add18B|Carry[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[7]~3_combout\ = (\Mul|Add18B|Carry~2_combout\ & ((\Mul|Add18A|Result[6]~1_combout\) # ((\Mul|BD10|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|Add18B|Carry~2_combout\ & (\Mul|BD10|Select_M~combout\ & 
-- (\Registers_ALU[0]~input_o\ & \Mul|Add18A|Result[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry~2_combout\,
	datab => \Mul|BD10|Select_M~combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|Add18A|Result[6]~1_combout\,
	combout => \Mul|Add18B|Carry[7]~3_combout\);

-- Location: IOIBUF_X25_Y73_N22
\Registers_ALU[53]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(53),
	o => \Registers_ALU[53]~input_o\);

-- Location: LCCOMB_X13_Y25_N12
\Mul|BD10|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD10|Select_2M~0_combout\ = (\Registers_ALU[53]~input_o\ & ((\Registers_ALU[52]~input_o\) # (\Registers_ALU[51]~input_o\))) # (!\Registers_ALU[53]~input_o\ & ((!\Registers_ALU[51]~input_o\) # (!\Registers_ALU[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|BD10|Select_2M~0_combout\);

-- Location: LCCOMB_X7_Y31_N8
\Mul|FPP10|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & (\Registers_ALU[51]~input_o\ $ (\Registers_ALU[52]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[51]~input_o\,
	datad => \Registers_ALU[52]~input_o\,
	combout => \Mul|FPP10|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y27_N20
\Mul|FPP10|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP1|PartialProduct~1_combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP1|PartialProduct~0_combout\) # ((!\Mul|BD10|Select_2M~0_combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD10|Select_2M~0_combout\,
	datab => \Registers_ALU[53]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|FPP10|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP10|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X13_Y26_N20
\Mul|FPP9|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & ((\Mul|BD9|Select_M~combout\) # ((\Registers_ALU[2]~input_o\ & !\Mul|BD9|Select_2M~0_combout\)))) # (!\Registers_ALU[3]~input_o\ & (((\Registers_ALU[2]~input_o\ & 
-- !\Mul|BD9|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datab => \Mul|BD9|Select_M~combout\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N14
\Mul|FPP8|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N24
\Mul|FPP8|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP5|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP5|PartialProduct~0_combout\) # ((\Registers_ALU[4]~input_o\ & !\Mul|BD8|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Registers_ALU[4]~input_o\,
	datac => \Mul|FPP8|BPP5|PartialProduct~0_combout\,
	datad => \Mul|BD8|Select_2M~0_combout\,
	combout => \Mul|FPP8|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y28_N16
\Mul|Add18A|Carry[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[7]~3_combout\ = (\Mul|Add18A|Carry[6]~2_combout\ & ((\Mul|FPP8|BPP4|PartialProduct~1_combout\) # (\Mul|FPP9|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\)))) # (!\Mul|Add18A|Carry[6]~2_combout\ & 
-- (\Mul|FPP8|BPP4|PartialProduct~1_combout\ & (\Mul|FPP9|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[6]~2_combout\,
	datab => \Mul|FPP9|BPP2|PartialProduct~0_combout\,
	datac => \Mul|FPP8|BPP4|PartialProduct~1_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Carry[7]~3_combout\);

-- Location: LCCOMB_X12_Y26_N26
\Mul|Add18A|Result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(7) = \Mul|FPP9|BPP3|PartialProduct~0_combout\ $ (\Mul|FPP8|BPP5|PartialProduct~combout\ $ (\Mul|Add18A|Carry[7]~3_combout\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP3|PartialProduct~0_combout\,
	datab => \Mul|FPP8|BPP5|PartialProduct~combout\,
	datac => \Mul|Add18A|Carry[7]~3_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Result\(7));

-- Location: LCCOMB_X11_Y27_N18
\Mul|Add14|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~0_combout\ = (\Registers_ALU[53]~input_o\ & ((\Registers_ALU[52]~input_o\ $ (!\Registers_ALU[51]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[52]~input_o\,
	datab => \Registers_ALU[53]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add14|Carry~0_combout\);

-- Location: LCCOMB_X11_Y27_N22
\Mul|Add18B|Result[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result[7]~1_combout\ = \Mul|Add18B|Carry[7]~3_combout\ $ (\Mul|FPP10|BPP1|PartialProduct~1_combout\ $ (\Mul|Add18A|Result\(7) $ (\Mul|Add14|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[7]~3_combout\,
	datab => \Mul|FPP10|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add18A|Result\(7),
	datad => \Mul|Add14|Carry~0_combout\,
	combout => \Mul|Add18B|Result[7]~1_combout\);

-- Location: LCCOMB_X5_Y32_N22
\Mul|Add32D|Carry[21]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[21]~6_combout\ = (\Mul|Add18B|Result[6]~0_combout\ & ((\Mul|Add32D|Carry[20]~5_combout\) # (\Mul|Add32C|Carry[20]~20_combout\ $ (\Mul|Add32C|Carry~19_combout\)))) # (!\Mul|Add18B|Result[6]~0_combout\ & (\Mul|Add32D|Carry[20]~5_combout\ & 
-- (\Mul|Add32C|Carry[20]~20_combout\ $ (\Mul|Add32C|Carry~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[20]~20_combout\,
	datab => \Mul|Add18B|Result[6]~0_combout\,
	datac => \Mul|Add32C|Carry~19_combout\,
	datad => \Mul|Add32D|Carry[20]~5_combout\,
	combout => \Mul|Add32D|Carry[21]~6_combout\);

-- Location: LCCOMB_X9_Y31_N4
\Mul|Add26B|Carry[15]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[15]~22_combout\ = (\Mul|Add26B|Carry[14]~20_combout\ & ((\Mul|Add26A|Result\(14)) # (\Mul|Add22|Carry[10]~13_combout\ $ (\Mul|Add22|Carry~14_combout\)))) # (!\Mul|Add26B|Carry[14]~20_combout\ & (\Mul|Add26A|Result\(14) & 
-- (\Mul|Add22|Carry[10]~13_combout\ $ (\Mul|Add22|Carry~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[10]~13_combout\,
	datab => \Mul|Add22|Carry~14_combout\,
	datac => \Mul|Add26B|Carry[14]~20_combout\,
	datad => \Mul|Add26A|Result\(14),
	combout => \Mul|Add26B|Carry[15]~22_combout\);

-- Location: LCCOMB_X9_Y31_N18
\Mul|Add22|Carry[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[11]~15_combout\ = (\Mul|Add22|Carry[10]~13_combout\ & ((\Mul|FPP6|BPP8|PartialProduct~combout\) # (\Mul|FPP7|BPP6|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|Add22|Carry[10]~13_combout\ & 
-- (\Mul|FPP6|BPP8|PartialProduct~combout\ & (\Mul|FPP7|BPP6|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP6|PartialProduct~0_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|Add22|Carry[10]~13_combout\,
	datad => \Mul|FPP6|BPP8|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[11]~15_combout\);

-- Location: LCCOMB_X10_Y31_N6
\Mul|Add26A|Carry[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[15]~11_combout\ = (\Mul|Add26A|Carry[14]~10_combout\ & ((\Mul|FPP4|BPP12|PartialProduct~combout\) # (\Mul|FPP5|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|Add26A|Carry[14]~10_combout\ & 
-- (\Mul|FPP4|BPP12|PartialProduct~combout\ & (\Mul|FPP5|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP10|PartialProduct~0_combout\,
	datab => \Mul|Add26A|Carry[14]~10_combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP4|BPP12|PartialProduct~combout\,
	combout => \Mul|Add26A|Carry[15]~11_combout\);

-- Location: LCCOMB_X10_Y31_N4
\Mul|FPP5|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP11|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[11]~input_o\) # ((\Registers_ALU[10]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Mul|BD5|Select_M~combout\ & (\Registers_ALU[10]~input_o\ & 
-- ((!\Mul|BD5|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Mul|BD5|Select_2M~0_combout\,
	combout => \Mul|FPP5|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N14
\Mul|FPP4|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[13]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP4|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N24
\Mul|FPP4|BPP13|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP13|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP13|PartialProduct~0_combout\) # ((\Registers_ALU[12]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[41]~input_o\,
	datab => \Mul|FPP4|BPP13|PartialProduct~0_combout\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP13|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y31_N12
\Mul|Add26A|Result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(15) = \Mul|Add26A|Carry[15]~11_combout\ $ (\Mul|FPP5|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP4|BPP13|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[15]~11_combout\,
	datab => \Mul|FPP5|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP4|BPP13|PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(15));

-- Location: LCCOMB_X14_Y32_N12
\Mul|FPP6|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[44]~input_o\ & !\Registers_ALU[43]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|FPP6|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y32_N26
\Mul|FPP6|BPP9|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP9|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP9|PartialProduct~0_combout\) # ((\Registers_ALU[9]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP9|PartialProduct~0_combout\,
	datab => \Registers_ALU[9]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP9|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y32_N2
\Mul|FPP7|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP7|PartialProduct~0_combout\ = (\Mul|BD7|Select_2M~0_combout\ & (((\Registers_ALU[7]~input_o\ & \Mul|BD7|Select_M~combout\)))) # (!\Mul|BD7|Select_2M~0_combout\ & ((\Registers_ALU[6]~input_o\) # ((\Registers_ALU[7]~input_o\ & 
-- \Mul|BD7|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_2M~0_combout\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[7]~input_o\,
	datad => \Mul|BD7|Select_M~combout\,
	combout => \Mul|FPP7|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y31_N20
\Mul|Add22|Carry~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~16_combout\ = \Mul|FPP6|BPP9|PartialProduct~combout\ $ (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP7|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP9|PartialProduct~combout\,
	datab => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP7|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~16_combout\);

-- Location: LCCOMB_X9_Y31_N14
\Mul|Add26B|Carry~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~21_combout\ = \Mul|Add22|Carry[11]~15_combout\ $ (\Mul|Add26A|Result\(15) $ (\Mul|Add22|Carry~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add22|Carry[11]~15_combout\,
	datac => \Mul|Add26A|Result\(15),
	datad => \Mul|Add22|Carry~16_combout\,
	combout => \Mul|Add26B|Carry~21_combout\);

-- Location: LCCOMB_X6_Y29_N8
\Mul|FPP0|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP21|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[21]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[20]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP0|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N0
\Mul|Add32A|Carry[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[21]~19_combout\ = (\Mul|Add32A|Carry[20]~18_combout\ & ((\Mul|FPP0|BPP20|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP18|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[20]~18_combout\ & 
-- (\Mul|FPP0|BPP20|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP18|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[20]~18_combout\,
	datab => \Registers_ALU[35]~input_o\,
	datac => \Mul|FPP1|BPP18|PartialProduct~0_combout\,
	datad => \Mul|FPP0|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[21]~19_combout\);

-- Location: LCCOMB_X7_Y29_N18
\Mul|FPP1|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & (((\Mul|BD1|Select_M~combout\ & \Registers_ALU[19]~input_o\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[18]~input_o\ & (\Mul|BD1|Select_M~combout\ & 
-- ((\Registers_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datab => \Mul|BD1|Select_M~combout\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP1|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N10
\Mul|Add32A|Result[21]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[21]~19_combout\ = \Mul|FPP0|BPP21|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[21]~19_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP19|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP21|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[21]~19_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP19|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[21]~19_combout\);

-- Location: LCCOMB_X10_Y33_N4
\Mul|Add32B|Carry[21]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[21]~18_combout\ = (\Mul|Add32B|Carry[20]~17_combout\ & ((\Mul|Add32A|Result[20]~18_combout\) # (\Mul|Add30|Carry[18]~30_combout\ $ (\Mul|Add30|Carry~29_combout\)))) # (!\Mul|Add32B|Carry[20]~17_combout\ & 
-- (\Mul|Add32A|Result[20]~18_combout\ & (\Mul|Add30|Carry[18]~30_combout\ $ (\Mul|Add30|Carry~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[20]~17_combout\,
	datab => \Mul|Add30|Carry[18]~30_combout\,
	datac => \Mul|Add32A|Result[20]~18_combout\,
	datad => \Mul|Add30|Carry~29_combout\,
	combout => \Mul|Add32B|Carry[21]~18_combout\);

-- Location: LCCOMB_X10_Y33_N22
\Mul|Add30|Carry[19]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[19]~32_combout\ = (\Mul|FPP2|BPP16|PartialProduct~combout\ & ((\Mul|Add30|Carry[18]~30_combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP14|PartialProduct~0_combout\)))) # (!\Mul|FPP2|BPP16|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[18]~30_combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP14|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Mul|FPP3|BPP14|PartialProduct~0_combout\,
	datac => \Mul|FPP2|BPP16|PartialProduct~combout\,
	datad => \Mul|Add30|Carry[18]~30_combout\,
	combout => \Mul|Add30|Carry[19]~32_combout\);

-- Location: LCCOMB_X8_Y29_N6
\Mul|FPP2|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[17]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP2|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y29_N16
\Mul|FPP2|BPP17|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP17|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP17|PartialProduct~0_combout\) # ((\Registers_ALU[16]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP17|PartialProduct~0_combout\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Registers_ALU[16]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP17|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y29_N28
\Mul|FPP3|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP15|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & (\Registers_ALU[15]~input_o\))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[14]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[15]~input_o\,
	datad => \Registers_ALU[14]~input_o\,
	combout => \Mul|FPP3|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y29_N2
\Mul|Add30|Carry~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~31_combout\ = \Mul|FPP2|BPP17|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP15|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP17|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP15|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~31_combout\);

-- Location: LCCOMB_X8_Y29_N24
\Mul|Add32B|Result[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[21]~13_combout\ = \Mul|Add32A|Result[21]~19_combout\ $ (\Mul|Add32B|Carry[21]~18_combout\ $ (\Mul|Add30|Carry[19]~32_combout\ $ (\Mul|Add30|Carry~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[21]~19_combout\,
	datab => \Mul|Add32B|Carry[21]~18_combout\,
	datac => \Mul|Add30|Carry[19]~32_combout\,
	datad => \Mul|Add30|Carry~31_combout\,
	combout => \Mul|Add32B|Result[21]~13_combout\);

-- Location: LCCOMB_X9_Y31_N22
\Mul|Add32C|Carry~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry~21_combout\ = \Mul|Add26B|Carry[15]~22_combout\ $ (\Mul|Add26B|Carry~21_combout\ $ (\Mul|Add32B|Result[21]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add26B|Carry[15]~22_combout\,
	datac => \Mul|Add26B|Carry~21_combout\,
	datad => \Mul|Add32B|Result[21]~13_combout\,
	combout => \Mul|Add32C|Carry~21_combout\);

-- Location: LCCOMB_X5_Y31_N8
\Mul|Add32D|Result[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(21) = \Mul|Add32C|Carry[21]~22_combout\ $ (\Mul|Add18B|Result[7]~1_combout\ $ (\Mul|Add32D|Carry[21]~6_combout\ $ (\Mul|Add32C|Carry~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[21]~22_combout\,
	datab => \Mul|Add18B|Result[7]~1_combout\,
	datac => \Mul|Add32D|Carry[21]~6_combout\,
	datad => \Mul|Add32C|Carry~21_combout\,
	combout => \Mul|Add32D|Result\(21));

-- Location: LCCOMB_X10_Y24_N30
\AdderInputB[21]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[21]~30_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & ((!\Registers_ALU[53]~input_o\))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[14]~input_o\)))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[14]~input_o\,
	datab => \AdderInputB[28]~126_combout\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \AdderInputB[29]~24_combout\,
	combout => \AdderInputB[21]~30_combout\);

-- Location: LCCOMB_X10_Y24_N14
\AdderInputB[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(21) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[21]~30_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[21]~30_combout\,
	datac => AdderInputB(21),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(21));

-- Location: IOIBUF_X40_Y73_N1
\PC_ALU[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(21),
	o => \PC_ALU[21]~input_o\);

-- Location: LCCOMB_X6_Y27_N24
\AdderInputA[21]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[21]~9_combout\ = (AddrASelector(1) & (\Registers_ALU[21]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[21]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[21]~input_o\,
	datac => \PC_ALU[21]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[21]~9_combout\);

-- Location: LCCOMB_X6_Y27_N4
\AdderInputA[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(21) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[21]~9_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[21]~9_combout\,
	datac => AdderInputA(21),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(21));

-- Location: LCCOMB_X7_Y23_N12
\CRAA32|Carry[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[21]~34_combout\ = (AdderInputB(20) & ((AdderInputA(20)) # ((\CRAA32|Carry[20]~4_combout\) # (\CRAA32|Carry[20]~33_combout\)))) # (!AdderInputB(20) & (AdderInputA(20) & ((\CRAA32|Carry[20]~4_combout\) # (\CRAA32|Carry[20]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(20),
	datab => AdderInputA(20),
	datac => \CRAA32|Carry[20]~4_combout\,
	datad => \CRAA32|Carry[20]~33_combout\,
	combout => \CRAA32|Carry[21]~34_combout\);

-- Location: LCCOMB_X6_Y27_N14
\CRAA32|Result[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[21]~11_combout\ = AdderInputB(21) $ (AdderInputA(21) $ (\CRAA32|Carry[21]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(21),
	datac => AdderInputA(21),
	datad => \CRAA32|Carry[21]~34_combout\,
	combout => \CRAA32|Result[21]~11_combout\);

-- Location: LCCOMB_X5_Y31_N4
\InputORB[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[21]~24_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[53]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[53]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[21]~24_combout\);

-- Location: LCCOMB_X5_Y31_N22
\InputORB[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(21) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[21]~24_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(21),
	datac => \InputORB[21]~24_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(21));

-- Location: LCCOMB_X5_Y31_N24
\ALU_Registers[21]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~101_combout\ = (\ALU_Registers[22]~1_combout\ & (((InputORB(21)) # (\Registers_ALU[21]~input_o\)))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[21]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \CRAA32|Result[21]~11_combout\,
	datac => InputORB(21),
	datad => \Registers_ALU[21]~input_o\,
	combout => \ALU_Registers[21]~101_combout\);

-- Location: LCCOMB_X5_Y33_N22
\InputANDB[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[21]~44_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[53]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[53]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[21]~44_combout\);

-- Location: LCCOMB_X4_Y31_N4
\InputANDB[21]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[21]~45_combout\ = (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[31]~input_o\ & (\InputANDB[21]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[21]~44_combout\,
	datab => \IR_ALU[12]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[21]~45_combout\);

-- Location: LCCOMB_X4_Y31_N14
\InputANDB[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(21) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[21]~45_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[21]~45_combout\,
	datac => InputANDB(21),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(21));

-- Location: LCCOMB_X5_Y31_N2
\ALU_CSR[21]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[21]~13_combout\ = (\Registers_ALU[21]~input_o\ & InputANDB(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[21]~input_o\,
	datad => InputANDB(21),
	combout => \ALU_CSR[21]~13_combout\);

-- Location: LCCOMB_X5_Y31_N26
\ALU_Registers[21]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~102_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[21]~13_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[21]~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[21]~101_combout\,
	datad => \ALU_CSR[21]~13_combout\,
	combout => \ALU_Registers[21]~102_combout\);

-- Location: LCCOMB_X5_Y31_N0
\ALU_Registers[21]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]~103_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(21))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[21]~100_combout\) # ((\ALU_Registers[21]~102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[21]~100_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32D|Result\(21),
	datad => \ALU_Registers[21]~102_combout\,
	combout => \ALU_Registers[21]~103_combout\);

-- Location: LCCOMB_X5_Y31_N30
\ALU_Registers[21]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[21]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[21]~103_combout\))) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[21]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[21]$latch~combout\,
	datab => \ALU_Registers[21]~103_combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[21]$latch~combout\);

-- Location: IOIBUF_X35_Y73_N22
\PC_ALU[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(22),
	o => \PC_ALU[22]~input_o\);

-- Location: LCCOMB_X6_Y27_N8
\AdderInputA[22]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[22]~31_combout\ = (AddrASelector(1) & ((\Registers_ALU[22]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[22]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_ALU[22]~input_o\,
	datac => \Registers_ALU[22]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[22]~31_combout\);

-- Location: LCCOMB_X6_Y27_N18
\AdderInputA[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(22) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[22]~31_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[22]~31_combout\,
	datab => AdderInputA(22),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(22));

-- Location: LCCOMB_X6_Y27_N20
\CRAA32|Carry[22]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[22]~3_combout\ = (AdderInputB(21) & AdderInputA(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(21),
	datac => AdderInputA(21),
	combout => \CRAA32|Carry[22]~3_combout\);

-- Location: LCCOMB_X7_Y23_N6
\CRAA32|Carry[22]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[22]~35_combout\ = (\CRAA32|Carry[21]~34_combout\ & ((AdderInputA(21)) # (AdderInputB(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(21),
	datab => AdderInputB(21),
	datad => \CRAA32|Carry[21]~34_combout\,
	combout => \CRAA32|Carry[22]~35_combout\);

-- Location: IOIBUF_X27_Y0_N22
\Registers_ALU[54]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(54),
	o => \Registers_ALU[54]~input_o\);

-- Location: LCCOMB_X9_Y24_N24
\AdderInputB[22]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[22]~122_combout\ = (\AdderInputB[29]~24_combout\ & (((!\Registers_ALU[54]~input_o\) # (!\AdderInputB[28]~126_combout\)))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[15]~input_o\ & (\AdderInputB[28]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[15]~input_o\,
	datab => \AdderInputB[29]~24_combout\,
	datac => \AdderInputB[28]~126_combout\,
	datad => \Registers_ALU[54]~input_o\,
	combout => \AdderInputB[22]~122_combout\);

-- Location: LCCOMB_X10_Y24_N8
\AdderInputB[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(22) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[22]~122_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[22]~122_combout\,
	datac => AdderInputB(22),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(22));

-- Location: LCCOMB_X6_Y27_N0
\CRAA32|Result[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(22) = AdderInputA(22) $ (AdderInputB(22) $ (((\CRAA32|Carry[22]~3_combout\) # (\CRAA32|Carry[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(22),
	datab => \CRAA32|Carry[22]~3_combout\,
	datac => \CRAA32|Carry[22]~35_combout\,
	datad => AdderInputB(22),
	combout => \CRAA32|Result\(22));

-- Location: LCCOMB_X6_Y31_N30
\InputORB[22]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[22]~25_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[54]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[54]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[22]~25_combout\);

-- Location: LCCOMB_X6_Y31_N10
\InputORB[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(22) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[22]~25_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(22),
	datab => \InputORB[22]~25_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(22));

-- Location: LCCOMB_X6_Y31_N28
\ALU_Registers[22]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~105_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[22]~input_o\) # ((InputORB(22))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[22]~input_o\,
	datab => \CRAA32|Result\(22),
	datac => \ALU_Registers[22]~1_combout\,
	datad => InputORB(22),
	combout => \ALU_Registers[22]~105_combout\);

-- Location: LCCOMB_X1_Y31_N26
\InputANDB[22]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[22]~46_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[54]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[54]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[54]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[22]~46_combout\);

-- Location: LCCOMB_X1_Y31_N16
\InputANDB[22]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[22]~47_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[22]~46_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \InputANDB[22]~46_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[22]~47_combout\);

-- Location: LCCOMB_X7_Y31_N4
\InputANDB[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(22) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[22]~47_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[22]~47_combout\,
	datac => InputANDB(22),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(22));

-- Location: LCCOMB_X6_Y31_N2
\ALU_CSR[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[22]~14_combout\ = (\Registers_ALU[22]~input_o\ & InputANDB(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[22]~input_o\,
	datad => InputANDB(22),
	combout => \ALU_CSR[22]~14_combout\);

-- Location: LCCOMB_X6_Y31_N26
\ALU_Registers[22]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~106_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[22]~14_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[22]~105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[22]~105_combout\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[22]~14_combout\,
	combout => \ALU_Registers[22]~106_combout\);

-- Location: LCCOMB_X6_Y34_N16
\LS|D[22]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[22]~21_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(22)))) # (!\LSReplace~0_combout\ & (\LS|D21~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D21~q\,
	datac => LSRDataIn(22),
	datad => \LSReplace~0_combout\,
	combout => \LS|D[22]~21_combout\);

-- Location: FF_X6_Y34_N17
\LS|D22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[22]~21_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D22~q\);

-- Location: LCCOMB_X6_Y31_N4
\ALU_Registers[22]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~104_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D22~q\) # ((\LSR|D22~q\) # (\LS|D22~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D22~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LSR|D22~q\,
	datad => \LS|D22~q\,
	combout => \ALU_Registers[22]~104_combout\);

-- Location: IOIBUF_X0_Y27_N15
\Registers_ALU[55]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(55),
	o => \Registers_ALU[55]~input_o\);

-- Location: LCCOMB_X5_Y31_N14
\Mul|Add32D|Carry[22]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[22]~7_combout\ = (\Mul|Add18B|Result[7]~1_combout\ & ((\Mul|Add32D|Carry[21]~6_combout\) # (\Mul|Add32C|Carry[21]~22_combout\ $ (\Mul|Add32C|Carry~21_combout\)))) # (!\Mul|Add18B|Result[7]~1_combout\ & (\Mul|Add32D|Carry[21]~6_combout\ & 
-- (\Mul|Add32C|Carry[21]~22_combout\ $ (\Mul|Add32C|Carry~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[21]~22_combout\,
	datab => \Mul|Add18B|Result[7]~1_combout\,
	datac => \Mul|Add32D|Carry[21]~6_combout\,
	datad => \Mul|Add32C|Carry~21_combout\,
	combout => \Mul|Add32D|Carry[22]~7_combout\);

-- Location: LCCOMB_X11_Y27_N8
\Mul|BD11|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD11|Select_M~combout\ = \Registers_ALU[53]~input_o\ $ (\Registers_ALU[54]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[54]~input_o\,
	combout => \Mul|BD11|Select_M~combout\);

-- Location: LCCOMB_X13_Y25_N30
\Mul|FPP10|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y27_N10
\Mul|FPP10|BPP2|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP2|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP2|PartialProduct~0_combout\) # ((!\Mul|BD10|Select_2M~0_combout\ & \Registers_ALU[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD10|Select_2M~0_combout\,
	datab => \Mul|FPP10|BPP2|PartialProduct~0_combout\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[1]~input_o\,
	combout => \Mul|FPP10|BPP2|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y27_N12
\Mul|Add14|Carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~2_combout\ = \Registers_ALU[55]~input_o\ $ (\Mul|FPP10|BPP2|PartialProduct~combout\ $ (((\Mul|BD11|Select_M~combout\ & \Registers_ALU[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|BD11|Select_M~combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|FPP10|BPP2|PartialProduct~combout\,
	combout => \Mul|Add14|Carry~2_combout\);

-- Location: LCCOMB_X11_Y27_N4
\Mul|Add18B|Carry[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[8]~4_combout\ = (\Mul|Add18B|Carry[7]~3_combout\ & ((\Mul|Add18A|Result\(7)) # (\Mul|FPP10|BPP1|PartialProduct~1_combout\ $ (\Mul|Add14|Carry~0_combout\)))) # (!\Mul|Add18B|Carry[7]~3_combout\ & (\Mul|Add18A|Result\(7) & 
-- (\Mul|FPP10|BPP1|PartialProduct~1_combout\ $ (\Mul|Add14|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[7]~3_combout\,
	datab => \Mul|FPP10|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add18A|Result\(7),
	datad => \Mul|Add14|Carry~0_combout\,
	combout => \Mul|Add18B|Carry[8]~4_combout\);

-- Location: LCCOMB_X11_Y27_N26
\Mul|Add14|Carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~1_combout\ = (!\Mul|Add14|Carry~0_combout\) # (!\Mul|FPP10|BPP1|PartialProduct~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add14|Carry~0_combout\,
	combout => \Mul|Add14|Carry~1_combout\);

-- Location: LCCOMB_X11_Y26_N30
\Mul|FPP8|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N0
\Mul|FPP8|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP6|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP6|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[5]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Mul|FPP8|BPP6|PartialProduct~0_combout\,
	datad => \Registers_ALU[5]~input_o\,
	combout => \Mul|FPP8|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y26_N20
\Mul|FPP9|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & ((\Mul|BD9|Select_M~combout\) # ((\Registers_ALU[3]~input_o\ & !\Mul|BD9|Select_2M~0_combout\)))) # (!\Registers_ALU[4]~input_o\ & (\Registers_ALU[3]~input_o\ & 
-- ((!\Mul|BD9|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[3]~input_o\,
	datac => \Mul|BD9|Select_M~combout\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N22
\Mul|Add18A|Carry[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[8]~4_combout\ = (\Mul|FPP8|BPP5|PartialProduct~combout\ & ((\Mul|Add18A|Carry[7]~3_combout\) # (\Mul|FPP9|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\)))) # (!\Mul|FPP8|BPP5|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[7]~3_combout\ & (\Mul|FPP9|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP3|PartialProduct~0_combout\,
	datab => \Mul|FPP8|BPP5|PartialProduct~combout\,
	datac => \Mul|Add18A|Carry[7]~3_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Carry[8]~4_combout\);

-- Location: LCCOMB_X12_Y26_N0
\Mul|Add18A|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(8) = \Mul|FPP8|BPP6|PartialProduct~combout\ $ (\Mul|FPP9|BPP4|PartialProduct~0_combout\ $ (\Mul|Add18A|Carry[8]~4_combout\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP6|PartialProduct~combout\,
	datab => \Mul|FPP9|BPP4|PartialProduct~0_combout\,
	datac => \Mul|Add18A|Carry[8]~4_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Result\(8));

-- Location: LCCOMB_X11_Y27_N30
\Mul|Add18B|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(8) = \Mul|Add14|Carry~2_combout\ $ (\Mul|Add18B|Carry[8]~4_combout\ $ (\Mul|Add14|Carry~1_combout\ $ (\Mul|Add18A|Result\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry~2_combout\,
	datab => \Mul|Add18B|Carry[8]~4_combout\,
	datac => \Mul|Add14|Carry~1_combout\,
	datad => \Mul|Add18A|Result\(8),
	combout => \Mul|Add18B|Result\(8));

-- Location: LCCOMB_X9_Y31_N10
\Mul|Add32C|Carry[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[22]~23_combout\ = (\Mul|Add32C|Carry[21]~22_combout\ & ((\Mul|Add32B|Result[21]~13_combout\) # (\Mul|Add26B|Carry[15]~22_combout\ $ (\Mul|Add26B|Carry~21_combout\)))) # (!\Mul|Add32C|Carry[21]~22_combout\ & 
-- (\Mul|Add32B|Result[21]~13_combout\ & (\Mul|Add26B|Carry[15]~22_combout\ $ (\Mul|Add26B|Carry~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[21]~22_combout\,
	datab => \Mul|Add26B|Carry[15]~22_combout\,
	datac => \Mul|Add26B|Carry~21_combout\,
	datad => \Mul|Add32B|Result[21]~13_combout\,
	combout => \Mul|Add32C|Carry[22]~23_combout\);

-- Location: LCCOMB_X8_Y29_N10
\Mul|Add32B|Carry[22]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[22]~19_combout\ = (\Mul|Add32A|Result[21]~19_combout\ & ((\Mul|Add32B|Carry[21]~18_combout\) # (\Mul|Add30|Carry[19]~32_combout\ $ (\Mul|Add30|Carry~31_combout\)))) # (!\Mul|Add32A|Result[21]~19_combout\ & 
-- (\Mul|Add32B|Carry[21]~18_combout\ & (\Mul|Add30|Carry[19]~32_combout\ $ (\Mul|Add30|Carry~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[21]~19_combout\,
	datab => \Mul|Add32B|Carry[21]~18_combout\,
	datac => \Mul|Add30|Carry[19]~32_combout\,
	datad => \Mul|Add30|Carry~31_combout\,
	combout => \Mul|Add32B|Carry[22]~19_combout\);

-- Location: LCCOMB_X8_Y29_N20
\Mul|Add30|Carry[20]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[20]~34_combout\ = (\Mul|Add30|Carry[19]~32_combout\ & ((\Mul|FPP2|BPP17|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP15|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[19]~32_combout\ & 
-- (\Mul|FPP2|BPP17|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP15|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[19]~32_combout\,
	datab => \Mul|FPP2|BPP17|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP15|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[20]~34_combout\);

-- Location: LCCOMB_X8_Y29_N12
\Mul|FPP2|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[18]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y29_N30
\Mul|FPP2|BPP18|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP18|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP18|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP18|PartialProduct~0_combout\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP2|BPP18|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y29_N18
\Mul|FPP3|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP16|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[16]~input_o\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[15]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[15]~input_o\,
	datad => \Registers_ALU[16]~input_o\,
	combout => \Mul|FPP3|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y29_N8
\Mul|Add30|Carry~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~33_combout\ = \Mul|FPP2|BPP18|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP16|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP18|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~33_combout\);

-- Location: LCCOMB_X6_Y29_N14
\Mul|FPP0|BPP22|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP22|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ ((\Registers_ALU[22]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & ((!\Registers_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[22]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP0|BPP22|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N14
\Mul|Add32A|Carry[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[22]~20_combout\ = (\Mul|FPP0|BPP21|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[21]~19_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP19|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP21|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[21]~19_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP19|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP21|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[21]~19_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP19|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[22]~20_combout\);

-- Location: LCCOMB_X7_Y29_N20
\Mul|FPP1|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP20|PartialProduct~0_combout\ = (\Registers_ALU[20]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[19]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[20]~input_o\ & (\Registers_ALU[19]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[20]~input_o\,
	datab => \Registers_ALU[19]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N8
\Mul|Add32A|Result[22]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[22]~20_combout\ = \Mul|FPP0|BPP22|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[22]~20_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP20|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP22|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[22]~20_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[22]~20_combout\);

-- Location: LCCOMB_X8_Y29_N26
\Mul|Add32B|Result[22]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[22]~14_combout\ = \Mul|Add32B|Carry[22]~19_combout\ $ (\Mul|Add30|Carry[20]~34_combout\ $ (\Mul|Add30|Carry~33_combout\ $ (\Mul|Add32A|Result[22]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[22]~19_combout\,
	datab => \Mul|Add30|Carry[20]~34_combout\,
	datac => \Mul|Add30|Carry~33_combout\,
	datad => \Mul|Add32A|Result[22]~20_combout\,
	combout => \Mul|Add32B|Result[22]~14_combout\);

-- Location: LCCOMB_X8_Y31_N0
\Mul|FPP6|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y31_N30
\Mul|FPP6|BPP10|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP10|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP10|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD6|Select_M~combout\,
	datab => \Mul|FPP6|BPP10|PartialProduct~0_combout\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP10|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y31_N14
\Mul|FPP7|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & ((\Mul|BD7|Select_M~combout\) # ((!\Mul|BD7|Select_2M~0_combout\ & \Registers_ALU[7]~input_o\)))) # (!\Registers_ALU[8]~input_o\ & (((!\Mul|BD7|Select_2M~0_combout\ & 
-- \Registers_ALU[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP7|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y31_N24
\Mul|Add22|Carry~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~18_combout\ = \Mul|FPP6|BPP10|PartialProduct~combout\ $ (\Mul|FPP7|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP10|PartialProduct~combout\,
	datab => \Mul|FPP7|BPP8|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	combout => \Mul|Add22|Carry~18_combout\);

-- Location: LCCOMB_X11_Y30_N30
\Mul|FPP4|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[14]~input_o\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|FPP4|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y30_N12
\Mul|FPP4|BPP14|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP14|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP14|PartialProduct~0_combout\) # ((\Registers_ALU[13]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[13]~input_o\,
	datab => \Mul|BD4|Select_2M~0_combout\,
	datac => \Mul|FPP4|BPP14|PartialProduct~0_combout\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|FPP4|BPP14|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y29_N0
\Mul|FPP5|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP12|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[12]~input_o\) # ((!\Mul|BD5|Select_2M~0_combout\ & \Registers_ALU[11]~input_o\)))) # (!\Mul|BD5|Select_M~combout\ & (((!\Mul|BD5|Select_2M~0_combout\ & 
-- \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[12]~input_o\,
	datac => \Mul|BD5|Select_2M~0_combout\,
	datad => \Registers_ALU[11]~input_o\,
	combout => \Mul|FPP5|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y31_N10
\Mul|Add26A|Carry[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[16]~12_combout\ = (\Mul|Add26A|Carry[15]~11_combout\ & ((\Mul|FPP4|BPP13|PartialProduct~combout\) # (\Mul|FPP5|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|Add26A|Carry[15]~11_combout\ & 
-- (\Mul|FPP4|BPP13|PartialProduct~combout\ & (\Mul|FPP5|BPP11|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[15]~11_combout\,
	datab => \Mul|FPP5|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP4|BPP13|PartialProduct~combout\,
	combout => \Mul|Add26A|Carry[16]~12_combout\);

-- Location: LCCOMB_X11_Y29_N2
\Mul|Add26A|Result[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(16) = \Mul|FPP4|BPP14|PartialProduct~combout\ $ (\Mul|FPP5|BPP12|PartialProduct~0_combout\ $ (\Mul|Add26A|Carry[16]~12_combout\ $ (\Registers_ALU[43]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP14|PartialProduct~combout\,
	datab => \Mul|FPP5|BPP12|PartialProduct~0_combout\,
	datac => \Mul|Add26A|Carry[16]~12_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Result\(16));

-- Location: LCCOMB_X9_Y31_N6
\Mul|Add22|Carry[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[12]~17_combout\ = (\Mul|FPP6|BPP9|PartialProduct~combout\ & ((\Mul|Add22|Carry[11]~15_combout\) # (\Mul|FPP7|BPP7|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP9|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[11]~15_combout\ & (\Mul|FPP7|BPP7|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP9|PartialProduct~combout\,
	datab => \Mul|FPP7|BPP7|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|Add22|Carry[11]~15_combout\,
	combout => \Mul|Add22|Carry[12]~17_combout\);

-- Location: LCCOMB_X9_Y31_N8
\Mul|Add26B|Carry~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~23_combout\ = \Mul|Add22|Carry~18_combout\ $ (\Mul|Add26A|Result\(16) $ (\Mul|Add22|Carry[12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add22|Carry~18_combout\,
	datac => \Mul|Add26A|Result\(16),
	datad => \Mul|Add22|Carry[12]~17_combout\,
	combout => \Mul|Add26B|Carry~23_combout\);

-- Location: LCCOMB_X9_Y31_N16
\Mul|Add26B|Carry[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[16]~24_combout\ = (\Mul|Add26B|Carry[15]~22_combout\ & ((\Mul|Add26A|Result\(15)) # (\Mul|Add22|Carry~16_combout\ $ (\Mul|Add22|Carry[11]~15_combout\)))) # (!\Mul|Add26B|Carry[15]~22_combout\ & (\Mul|Add26A|Result\(15) & 
-- (\Mul|Add22|Carry~16_combout\ $ (\Mul|Add22|Carry[11]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~16_combout\,
	datab => \Mul|Add26B|Carry[15]~22_combout\,
	datac => \Mul|Add26A|Result\(15),
	datad => \Mul|Add22|Carry[11]~15_combout\,
	combout => \Mul|Add26B|Carry[16]~24_combout\);

-- Location: LCCOMB_X9_Y31_N30
\Mul|Add32C|Result[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[22]~13_combout\ = \Mul|Add32C|Carry[22]~23_combout\ $ (\Mul|Add32B|Result[22]~14_combout\ $ (\Mul|Add26B|Carry~23_combout\ $ (\Mul|Add26B|Carry[16]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[22]~23_combout\,
	datab => \Mul|Add32B|Result[22]~14_combout\,
	datac => \Mul|Add26B|Carry~23_combout\,
	datad => \Mul|Add26B|Carry[16]~24_combout\,
	combout => \Mul|Add32C|Result[22]~13_combout\);

-- Location: LCCOMB_X4_Y31_N0
\Mul|Add32D|Result[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(22) = \Registers_ALU[55]~input_o\ $ (\Mul|Add32D|Carry[22]~7_combout\ $ (\Mul|Add18B|Result\(8) $ (\Mul|Add32C|Result[22]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|Add32D|Carry[22]~7_combout\,
	datac => \Mul|Add18B|Result\(8),
	datad => \Mul|Add32C|Result[22]~13_combout\,
	combout => \Mul|Add32D|Result\(22));

-- Location: LCCOMB_X6_Y31_N0
\ALU_Registers[22]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]~107_combout\ = (\Control_ALU[31]~input_o\ & (((!\Mul|Add32D|Result\(22))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[22]~106_combout\) # ((\ALU_Registers[22]~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[22]~106_combout\,
	datac => \ALU_Registers[22]~104_combout\,
	datad => \Mul|Add32D|Result\(22),
	combout => \ALU_Registers[22]~107_combout\);

-- Location: LCCOMB_X6_Y31_N22
\ALU_Registers[22]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[22]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[22]~107_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[22]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[22]~107_combout\,
	datac => \ALU_Registers[22]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[22]$latch~combout\);

-- Location: LCCOMB_X9_Y24_N20
\AdderInputB[23]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[23]~29_combout\ = (\AdderInputB[29]~24_combout\ & (((!\Registers_ALU[55]~input_o\) # (!\AdderInputB[28]~126_combout\)))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[16]~input_o\ & (\AdderInputB[28]~126_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[16]~input_o\,
	datab => \AdderInputB[29]~24_combout\,
	datac => \AdderInputB[28]~126_combout\,
	datad => \Registers_ALU[55]~input_o\,
	combout => \AdderInputB[23]~29_combout\);

-- Location: LCCOMB_X9_Y24_N8
\AdderInputB[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(23) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[23]~29_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputB[23]~29_combout\,
	datac => AdderInputB(23),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(23));

-- Location: IOIBUF_X52_Y0_N1
\PC_ALU[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(23),
	o => \PC_ALU[23]~input_o\);

-- Location: LCCOMB_X7_Y24_N2
\AdderInputA[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[23]~8_combout\ = (AddrASelector(1) & ((\Registers_ALU[23]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[23]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \PC_ALU[23]~input_o\,
	datad => \Registers_ALU[23]~input_o\,
	combout => \AdderInputA[23]~8_combout\);

-- Location: LCCOMB_X7_Y24_N28
\AdderInputA[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(23) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[23]~8_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(23),
	datac => \AdderInputA[23]~8_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(23));

-- Location: LCCOMB_X7_Y23_N28
\CRAA32|Carry[23]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[23]~36_combout\ = (AdderInputA(22) & ((\CRAA32|Carry[22]~3_combout\) # ((AdderInputB(22)) # (\CRAA32|Carry[22]~35_combout\)))) # (!AdderInputA(22) & (AdderInputB(22) & ((\CRAA32|Carry[22]~3_combout\) # (\CRAA32|Carry[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(22),
	datab => \CRAA32|Carry[22]~3_combout\,
	datac => AdderInputB(22),
	datad => \CRAA32|Carry[22]~35_combout\,
	combout => \CRAA32|Carry[23]~36_combout\);

-- Location: LCCOMB_X7_Y24_N16
\CRAA32|Result[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[23]~12_combout\ = AdderInputB(23) $ (AdderInputA(23) $ (\CRAA32|Carry[23]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(23),
	datab => AdderInputA(23),
	datac => \CRAA32|Carry[23]~36_combout\,
	combout => \CRAA32|Result[23]~12_combout\);

-- Location: LCCOMB_X8_Y32_N22
\InputORB[23]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[23]~26_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[55]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[55]~input_o\,
	datac => \InputORB[0]~0_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \InputORB[23]~26_combout\);

-- Location: LCCOMB_X8_Y32_N18
\InputORB[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(23) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[23]~26_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputORB(23),
	datac => \InputORB[23]~26_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(23));

-- Location: LCCOMB_X7_Y32_N22
\ALU_Registers[23]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~109_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[23]~input_o\) # ((InputORB(23))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[23]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[23]~input_o\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \CRAA32|Result[23]~12_combout\,
	datad => InputORB(23),
	combout => \ALU_Registers[23]~109_combout\);

-- Location: LCCOMB_X8_Y32_N26
\InputANDB[23]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[23]~48_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[55]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[55]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[55]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[23]~48_combout\);

-- Location: LCCOMB_X8_Y32_N4
\InputANDB[23]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[23]~49_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[23]~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \InputANDB[23]~48_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[23]~49_combout\);

-- Location: LCCOMB_X7_Y32_N14
\InputANDB[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(23) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[23]~49_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[23]~49_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(23),
	combout => InputANDB(23));

-- Location: LCCOMB_X7_Y32_N20
\ALU_CSR[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[23]~15_combout\ = (\Registers_ALU[23]~input_o\ & InputANDB(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[23]~input_o\,
	datac => InputANDB(23),
	combout => \ALU_CSR[23]~15_combout\);

-- Location: LCCOMB_X7_Y32_N16
\ALU_Registers[23]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~110_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[23]~15_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[23]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[23]~109_combout\,
	datad => \ALU_CSR[23]~15_combout\,
	combout => \ALU_Registers[23]~110_combout\);

-- Location: LCCOMB_X8_Y29_N14
\Mul|Add30|Carry[21]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[21]~36_combout\ = (\Mul|FPP2|BPP18|PartialProduct~combout\ & ((\Mul|Add30|Carry[20]~34_combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP16|PartialProduct~0_combout\)))) # (!\Mul|FPP2|BPP18|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[20]~34_combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP16|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP18|PartialProduct~combout\,
	datab => \Mul|Add30|Carry[20]~34_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[21]~36_combout\);

-- Location: LCCOMB_X6_Y29_N6
\Mul|FPP0|BPP23|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP23|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[23]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[22]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[23]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[22]~input_o\,
	combout => \Mul|FPP0|BPP23|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N20
\Mul|FPP1|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP21|PartialProduct~0_combout\ = (\Mul|BD1|Select_M~combout\ & ((\Registers_ALU[21]~input_o\) # ((!\Mul|BD1|Select_2M~0_combout\ & \Registers_ALU[20]~input_o\)))) # (!\Mul|BD1|Select_M~combout\ & (!\Mul|BD1|Select_2M~0_combout\ & 
-- (\Registers_ALU[20]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_M~combout\,
	datab => \Mul|BD1|Select_2M~0_combout\,
	datac => \Registers_ALU[20]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP1|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y29_N2
\Mul|Add32A|Carry[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[23]~21_combout\ = (\Mul|FPP0|BPP22|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[22]~20_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP20|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP22|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[22]~20_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP20|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP22|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[22]~20_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[23]~21_combout\);

-- Location: LCCOMB_X6_Y29_N24
\Mul|Add32A|Result[23]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[23]~21_combout\ = \Mul|FPP0|BPP23|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP21|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[23]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP23|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP21|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[23]~21_combout\,
	combout => \Mul|Add32A|Result[23]~21_combout\);

-- Location: LCCOMB_X8_Y29_N4
\Mul|Add32B|Carry[23]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[23]~20_combout\ = (\Mul|Add32B|Carry[22]~19_combout\ & ((\Mul|Add32A|Result[22]~20_combout\) # (\Mul|Add30|Carry[20]~34_combout\ $ (\Mul|Add30|Carry~33_combout\)))) # (!\Mul|Add32B|Carry[22]~19_combout\ & 
-- (\Mul|Add32A|Result[22]~20_combout\ & (\Mul|Add30|Carry[20]~34_combout\ $ (\Mul|Add30|Carry~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[22]~19_combout\,
	datab => \Mul|Add30|Carry[20]~34_combout\,
	datac => \Mul|Add30|Carry~33_combout\,
	datad => \Mul|Add32A|Result[22]~20_combout\,
	combout => \Mul|Add32B|Carry[23]~20_combout\);

-- Location: LCCOMB_X9_Y29_N30
\Mul|FPP2|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[19]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP2|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y29_N16
\Mul|FPP2|BPP19|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP19|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP19|PartialProduct~0_combout\) # ((\Registers_ALU[18]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datab => \Registers_ALU[37]~input_o\,
	datac => \Mul|FPP2|BPP19|PartialProduct~0_combout\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP19|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y29_N28
\Mul|FPP3|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[17]~input_o\ & ((\Mul|BD3|Select_M~combout\) # ((!\Mul|BD3|Select_2M~0_combout\ & \Registers_ALU[16]~input_o\)))) # (!\Registers_ALU[17]~input_o\ & (((!\Mul|BD3|Select_2M~0_combout\ & 
-- \Registers_ALU[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[17]~input_o\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Mul|BD3|Select_2M~0_combout\,
	datad => \Registers_ALU[16]~input_o\,
	combout => \Mul|FPP3|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y29_N18
\Mul|Add30|Carry~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~35_combout\ = \Registers_ALU[39]~input_o\ $ (\Mul|FPP2|BPP19|PartialProduct~combout\ $ (\Mul|FPP3|BPP17|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Mul|FPP2|BPP19|PartialProduct~combout\,
	datad => \Mul|FPP3|BPP17|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~35_combout\);

-- Location: LCCOMB_X9_Y29_N12
\Mul|Add32B|Result[23]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[23]~15_combout\ = \Mul|Add30|Carry[21]~36_combout\ $ (\Mul|Add32A|Result[23]~21_combout\ $ (\Mul|Add32B|Carry[23]~20_combout\ $ (\Mul|Add30|Carry~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[21]~36_combout\,
	datab => \Mul|Add32A|Result[23]~21_combout\,
	datac => \Mul|Add32B|Carry[23]~20_combout\,
	datad => \Mul|Add30|Carry~35_combout\,
	combout => \Mul|Add32B|Result[23]~15_combout\);

-- Location: LCCOMB_X8_Y31_N16
\Mul|FPP7|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (((\Mul|BD7|Select_M~combout\ & \Registers_ALU[9]~input_o\)) # (!\Mul|BD7|Select_2M~0_combout\))) # (!\Registers_ALU[8]~input_o\ & (\Mul|BD7|Select_M~combout\ & 
-- ((\Registers_ALU[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[8]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP7|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y31_N2
\Mul|FPP6|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datab => \Registers_ALU[43]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y31_N28
\Mul|FPP6|BPP11|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP11|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP11|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD6|Select_M~combout\,
	datab => \Mul|FPP6|BPP11|PartialProduct~0_combout\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP11|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y31_N26
\Mul|Add22|Carry~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~20_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP9|PartialProduct~0_combout\ $ (\Mul|FPP6|BPP11|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|FPP7|BPP9|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP11|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~20_combout\);

-- Location: LCCOMB_X11_Y29_N26
\Mul|Add26A|Carry[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[17]~13_combout\ = (\Mul|FPP4|BPP14|PartialProduct~combout\ & ((\Mul|Add26A|Carry[16]~12_combout\) # (\Mul|FPP5|BPP12|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|FPP4|BPP14|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[16]~12_combout\ & (\Mul|FPP5|BPP12|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP14|PartialProduct~combout\,
	datab => \Mul|FPP5|BPP12|PartialProduct~0_combout\,
	datac => \Mul|Add26A|Carry[16]~12_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Carry[17]~13_combout\);

-- Location: LCCOMB_X11_Y29_N10
\Mul|FPP4|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[15]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP4|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y29_N20
\Mul|FPP4|BPP15|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP15|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP15|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP15|PartialProduct~0_combout\,
	datab => \Registers_ALU[41]~input_o\,
	datac => \Mul|BD4|Select_2M~0_combout\,
	datad => \Registers_ALU[14]~input_o\,
	combout => \Mul|FPP4|BPP15|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y29_N16
\Mul|FPP5|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP13|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[13]~input_o\) # ((\Registers_ALU[12]~input_o\ & !\Mul|BD5|Select_2M~0_combout\)))) # (!\Mul|BD5|Select_M~combout\ & (\Registers_ALU[12]~input_o\ & 
-- (!\Mul|BD5|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Registers_ALU[12]~input_o\,
	datac => \Mul|BD5|Select_2M~0_combout\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP5|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y29_N4
\Mul|Add26A|Result[17]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(17) = \Mul|Add26A|Carry[17]~13_combout\ $ (\Mul|FPP4|BPP15|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP13|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[17]~13_combout\,
	datab => \Mul|FPP4|BPP15|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP13|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(17));

-- Location: LCCOMB_X8_Y31_N22
\Mul|Add22|Carry[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[13]~19_combout\ = (\Mul|FPP6|BPP10|PartialProduct~combout\ & ((\Mul|Add22|Carry[12]~17_combout\) # (\Mul|FPP7|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP10|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[12]~17_combout\ & (\Mul|FPP7|BPP8|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP10|PartialProduct~combout\,
	datab => \Mul|FPP7|BPP8|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|Add22|Carry[12]~17_combout\,
	combout => \Mul|Add22|Carry[13]~19_combout\);

-- Location: LCCOMB_X8_Y31_N20
\Mul|Add26B|Carry~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~25_combout\ = \Mul|Add22|Carry~20_combout\ $ (\Mul|Add26A|Result\(17) $ (\Mul|Add22|Carry[13]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~20_combout\,
	datab => \Mul|Add26A|Result\(17),
	datac => \Mul|Add22|Carry[13]~19_combout\,
	combout => \Mul|Add26B|Carry~25_combout\);

-- Location: LCCOMB_X9_Y31_N0
\Mul|Add32C|Carry[23]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[23]~24_combout\ = (\Mul|Add32C|Carry[22]~23_combout\ & ((\Mul|Add32B|Result[22]~14_combout\) # (\Mul|Add26B|Carry~23_combout\ $ (\Mul|Add26B|Carry[16]~24_combout\)))) # (!\Mul|Add32C|Carry[22]~23_combout\ & 
-- (\Mul|Add32B|Result[22]~14_combout\ & (\Mul|Add26B|Carry~23_combout\ $ (\Mul|Add26B|Carry[16]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[22]~23_combout\,
	datab => \Mul|Add32B|Result[22]~14_combout\,
	datac => \Mul|Add26B|Carry~23_combout\,
	datad => \Mul|Add26B|Carry[16]~24_combout\,
	combout => \Mul|Add32C|Carry[23]~24_combout\);

-- Location: LCCOMB_X9_Y31_N26
\Mul|Add26B|Carry[17]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[17]~26_combout\ = (\Mul|Add26A|Result\(16) & ((\Mul|Add26B|Carry[16]~24_combout\) # (\Mul|Add22|Carry[12]~17_combout\ $ (\Mul|Add22|Carry~18_combout\)))) # (!\Mul|Add26A|Result\(16) & (\Mul|Add26B|Carry[16]~24_combout\ & 
-- (\Mul|Add22|Carry[12]~17_combout\ $ (\Mul|Add22|Carry~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[12]~17_combout\,
	datab => \Mul|Add22|Carry~18_combout\,
	datac => \Mul|Add26A|Result\(16),
	datad => \Mul|Add26B|Carry[16]~24_combout\,
	combout => \Mul|Add26B|Carry[17]~26_combout\);

-- Location: LCCOMB_X8_Y31_N6
\Mul|Add32C|Result[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[23]~14_combout\ = \Mul|Add32B|Result[23]~15_combout\ $ (\Mul|Add26B|Carry~25_combout\ $ (\Mul|Add32C|Carry[23]~24_combout\ $ (\Mul|Add26B|Carry[17]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[23]~15_combout\,
	datab => \Mul|Add26B|Carry~25_combout\,
	datac => \Mul|Add32C|Carry[23]~24_combout\,
	datad => \Mul|Add26B|Carry[17]~26_combout\,
	combout => \Mul|Add32C|Result[23]~14_combout\);

-- Location: LCCOMB_X11_Y26_N26
\Mul|FPP8|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (\Registers_ALU[48]~input_o\ $ (\Registers_ALU[47]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[48]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP8|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N12
\Mul|FPP8|BPP7|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP7|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP7|PartialProduct~0_combout\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD8|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Mul|FPP8|BPP7|PartialProduct~0_combout\,
	datad => \Registers_ALU[49]~input_o\,
	combout => \Mul|FPP8|BPP7|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y26_N8
\Mul|Add18A|Carry[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[9]~5_combout\ = (\Mul|FPP8|BPP6|PartialProduct~combout\ & ((\Mul|Add18A|Carry[8]~4_combout\) # (\Mul|FPP9|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\)))) # (!\Mul|FPP8|BPP6|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[8]~4_combout\ & (\Mul|FPP9|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP6|PartialProduct~combout\,
	datab => \Mul|FPP9|BPP4|PartialProduct~0_combout\,
	datac => \Mul|Add18A|Carry[8]~4_combout\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|Add18A|Carry[9]~5_combout\);

-- Location: LCCOMB_X12_Y26_N18
\Mul|FPP9|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (((\Registers_ALU[5]~input_o\ & \Mul|BD9|Select_M~combout\)) # (!\Mul|BD9|Select_2M~0_combout\))) # (!\Registers_ALU[4]~input_o\ & (\Registers_ALU[5]~input_o\ & 
-- (\Mul|BD9|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Mul|BD9|Select_M~combout\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N14
\Mul|Add18A|Result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(9) = \Mul|FPP8|BPP7|PartialProduct~combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|Add18A|Carry[9]~5_combout\ $ (\Mul|FPP9|BPP5|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP7|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|Add18A|Carry[9]~5_combout\,
	datad => \Mul|FPP9|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(9));

-- Location: LCCOMB_X11_Y27_N28
\Mul|Add18B|Carry[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[9]~5_combout\ = (\Mul|Add18B|Carry[8]~4_combout\ & ((\Mul|Add18A|Result\(8)) # (\Mul|Add14|Carry~2_combout\ $ (!\Mul|Add14|Carry~1_combout\)))) # (!\Mul|Add18B|Carry[8]~4_combout\ & (\Mul|Add18A|Result\(8) & (\Mul|Add14|Carry~2_combout\ 
-- $ (!\Mul|Add14|Carry~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry~2_combout\,
	datab => \Mul|Add18B|Carry[8]~4_combout\,
	datac => \Mul|Add14|Carry~1_combout\,
	datad => \Mul|Add18A|Result\(8),
	combout => \Mul|Add18B|Carry[9]~5_combout\);

-- Location: LCCOMB_X11_Y27_N14
\Mul|FPP11|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP0|PartialProduct~combout\ = \Registers_ALU[55]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[53]~input_o\ $ (\Registers_ALU[54]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Registers_ALU[55]~input_o\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[54]~input_o\,
	combout => \Mul|FPP11|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y27_N16
\Mul|Add14|Carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[5]~3_combout\ = (\Mul|FPP10|BPP2|PartialProduct~combout\ & ((\Mul|FPP11|BPP0|PartialProduct~combout\) # ((\Mul|FPP10|BPP1|PartialProduct~1_combout\ & \Mul|Add14|Carry~0_combout\)))) # (!\Mul|FPP10|BPP2|PartialProduct~combout\ & 
-- (\Mul|FPP10|BPP1|PartialProduct~1_combout\ & (\Mul|FPP11|BPP0|PartialProduct~combout\ & \Mul|Add14|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP10|BPP2|PartialProduct~combout\,
	datab => \Mul|FPP10|BPP1|PartialProduct~1_combout\,
	datac => \Mul|FPP11|BPP0|PartialProduct~combout\,
	datad => \Mul|Add14|Carry~0_combout\,
	combout => \Mul|Add14|Carry[5]~3_combout\);

-- Location: LCCOMB_X13_Y25_N28
\Mul|FPP10|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N2
\Mul|FPP10|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP3|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP3|PartialProduct~0_combout\) # ((!\Mul|BD10|Select_2M~0_combout\ & \Registers_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD10|Select_2M~0_combout\,
	datab => \Mul|FPP10|BPP3|PartialProduct~0_combout\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[2]~input_o\,
	combout => \Mul|FPP10|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y27_N6
\Mul|BD11|Select_2M~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD11|Select_2M~0_combout\ = (\Registers_ALU[55]~input_o\ & ((\Registers_ALU[53]~input_o\) # (\Registers_ALU[54]~input_o\))) # (!\Registers_ALU[55]~input_o\ & ((!\Registers_ALU[54]~input_o\) # (!\Registers_ALU[53]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[55]~input_o\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[54]~input_o\,
	combout => \Mul|BD11|Select_2M~0_combout\);

-- Location: LCCOMB_X13_Y27_N20
\Mul|FPP11|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & ((\Mul|BD11|Select_M~combout\) # ((!\Mul|BD11|Select_2M~0_combout\ & \Registers_ALU[0]~input_o\)))) # (!\Registers_ALU[1]~input_o\ & (!\Mul|BD11|Select_2M~0_combout\ & 
-- (\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Mul|BD11|Select_2M~0_combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y26_N10
\Mul|Add14|Carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~4_combout\ = \Mul|FPP10|BPP3|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP1|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~4_combout\);

-- Location: LCCOMB_X13_Y26_N0
\Mul|Add18B|Result[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(9) = \Mul|Add18A|Result\(9) $ (\Mul|Add18B|Carry[9]~5_combout\ $ (\Mul|Add14|Carry[5]~3_combout\ $ (\Mul|Add14|Carry~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(9),
	datab => \Mul|Add18B|Carry[9]~5_combout\,
	datac => \Mul|Add14|Carry[5]~3_combout\,
	datad => \Mul|Add14|Carry~4_combout\,
	combout => \Mul|Add18B|Result\(9));

-- Location: LCCOMB_X4_Y31_N30
\Mul|Add32D|Carry[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[23]~8_combout\ = (\Mul|Add32D|Carry[22]~7_combout\ & ((\Mul|Add32C|Result[22]~13_combout\) # (\Registers_ALU[55]~input_o\ $ (!\Mul|Add18B|Result\(8))))) # (!\Mul|Add32D|Carry[22]~7_combout\ & (\Mul|Add32C|Result[22]~13_combout\ & 
-- (\Registers_ALU[55]~input_o\ $ (!\Mul|Add18B|Result\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|Add32D|Carry[22]~7_combout\,
	datac => \Mul|Add18B|Result\(8),
	datad => \Mul|Add32C|Result[22]~13_combout\,
	combout => \Mul|Add32D|Carry[23]~8_combout\);

-- Location: LCCOMB_X6_Y31_N6
\Mul|Add18C|Carry~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~6_combout\ = (\Registers_ALU[55]~input_o\ & !\Mul|Add18B|Result\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[55]~input_o\,
	datad => \Mul|Add18B|Result\(8),
	combout => \Mul|Add18C|Carry~6_combout\);

-- Location: LCCOMB_X6_Y31_N24
\Mul|Add32D|Result[23]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[23]~3_combout\ = \Mul|Add32C|Result[23]~14_combout\ $ (\Mul|Add18B|Result\(9) $ (\Mul|Add32D|Carry[23]~8_combout\ $ (\Mul|Add18C|Carry~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[23]~14_combout\,
	datab => \Mul|Add18B|Result\(9),
	datac => \Mul|Add32D|Carry[23]~8_combout\,
	datad => \Mul|Add18C|Carry~6_combout\,
	combout => \Mul|Add32D|Result[23]~3_combout\);

-- Location: LCCOMB_X6_Y34_N24
\LS|D[23]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[23]~22_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(23)))) # (!\LSReplace~0_combout\ & (\LS|D22~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D22~q\,
	datac => LSRDataIn(23),
	datad => \LSReplace~0_combout\,
	combout => \LS|D[23]~22_combout\);

-- Location: FF_X6_Y34_N25
\LS|D23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[23]~22_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D23~q\);

-- Location: LCCOMB_X6_Y34_N20
\ALU_Registers[23]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~108_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D23~q\) # ((\ASR|D23~q\) # (\LSR|D23~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D23~q\,
	datac => \ASR|D23~q\,
	datad => \LSR|D23~q\,
	combout => \ALU_Registers[23]~108_combout\);

-- Location: LCCOMB_X7_Y32_N6
\ALU_Registers[23]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]~111_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result[23]~3_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[23]~110_combout\) # ((\ALU_Registers[23]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[23]~110_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Mul|Add32D|Result[23]~3_combout\,
	datad => \ALU_Registers[23]~108_combout\,
	combout => \ALU_Registers[23]~111_combout\);

-- Location: LCCOMB_X7_Y32_N24
\ALU_Registers[23]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[23]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[23]~111_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[23]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[23]~111_combout\,
	datac => \ALU_Registers[23]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[23]$latch~combout\);

-- Location: LCCOMB_X6_Y31_N18
\Mul|Add32D|Carry[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[24]~9_combout\ = (\Mul|Add32C|Result[23]~14_combout\ & ((\Mul|Add32D|Carry[23]~8_combout\) # (\Mul|Add18B|Result\(9) $ (\Mul|Add18C|Carry~6_combout\)))) # (!\Mul|Add32C|Result[23]~14_combout\ & (\Mul|Add32D|Carry[23]~8_combout\ & 
-- (\Mul|Add18B|Result\(9) $ (\Mul|Add18C|Carry~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[23]~14_combout\,
	datab => \Mul|Add18B|Result\(9),
	datac => \Mul|Add32D|Carry[23]~8_combout\,
	datad => \Mul|Add18C|Carry~6_combout\,
	combout => \Mul|Add32D|Carry[24]~9_combout\);

-- Location: LCCOMB_X9_Y29_N6
\Mul|Add32B|Carry[24]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[24]~21_combout\ = (\Mul|Add32A|Result[23]~21_combout\ & ((\Mul|Add32B|Carry[23]~20_combout\) # (\Mul|Add30|Carry[21]~36_combout\ $ (\Mul|Add30|Carry~35_combout\)))) # (!\Mul|Add32A|Result[23]~21_combout\ & 
-- (\Mul|Add32B|Carry[23]~20_combout\ & (\Mul|Add30|Carry[21]~36_combout\ $ (\Mul|Add30|Carry~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[21]~36_combout\,
	datab => \Mul|Add32A|Result[23]~21_combout\,
	datac => \Mul|Add32B|Carry[23]~20_combout\,
	datad => \Mul|Add30|Carry~35_combout\,
	combout => \Mul|Add32B|Carry[24]~21_combout\);

-- Location: LCCOMB_X9_Y29_N20
\Mul|Add30|Carry[22]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[22]~38_combout\ = (\Mul|Add30|Carry[21]~36_combout\ & ((\Mul|FPP2|BPP19|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP17|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[21]~36_combout\ & 
-- (\Mul|FPP2|BPP19|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP17|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[21]~36_combout\,
	datab => \Mul|FPP2|BPP19|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP17|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[22]~38_combout\);

-- Location: LCCOMB_X9_Y29_N0
\Mul|FPP2|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP20|PartialProduct~0_combout\ = (\Registers_ALU[20]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[20]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y29_N10
\Mul|FPP2|BPP20|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP20|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP20|PartialProduct~0_combout\) # ((\Registers_ALU[19]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[19]~input_o\,
	datab => \Mul|FPP2|BPP20|PartialProduct~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP20|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y29_N22
\Mul|FPP3|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & ((\Mul|BD3|Select_M~combout\) # ((!\Mul|BD3|Select_2M~0_combout\ & \Registers_ALU[17]~input_o\)))) # (!\Registers_ALU[18]~input_o\ & (((!\Mul|BD3|Select_2M~0_combout\ & 
-- \Registers_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[18]~input_o\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Mul|BD3|Select_2M~0_combout\,
	datad => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP3|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y29_N8
\Mul|Add30|Carry~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~37_combout\ = \Mul|FPP2|BPP20|PartialProduct~combout\ $ (\Mul|FPP3|BPP18|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP20|PartialProduct~combout\,
	datac => \Mul|FPP3|BPP18|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~37_combout\);

-- Location: LCCOMB_X6_Y29_N22
\Mul|FPP1|BPP22|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP22|PartialProduct~0_combout\ = (\Registers_ALU[21]~input_o\ & (((\Mul|BD1|Select_M~combout\ & \Registers_ALU[22]~input_o\)) # (!\Mul|BD1|Select_2M~0_combout\))) # (!\Registers_ALU[21]~input_o\ & (((\Mul|BD1|Select_M~combout\ & 
-- \Registers_ALU[22]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[21]~input_o\,
	datab => \Mul|BD1|Select_2M~0_combout\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Registers_ALU[22]~input_o\,
	combout => \Mul|FPP1|BPP22|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N28
\Mul|FPP0|BPP24|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP24|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[24]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[23]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[23]~input_o\,
	datad => \Registers_ALU[24]~input_o\,
	combout => \Mul|FPP0|BPP24|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N18
\Mul|Add32A|Carry[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[24]~22_combout\ = (\Mul|FPP0|BPP23|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[23]~21_combout\) # (\Mul|FPP1|BPP21|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP23|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[23]~21_combout\ & (\Mul|FPP1|BPP21|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP23|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP21|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[23]~21_combout\,
	combout => \Mul|Add32A|Carry[24]~22_combout\);

-- Location: LCCOMB_X6_Y29_N12
\Mul|Add32A|Result[24]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[24]~22_combout\ = \Mul|FPP1|BPP22|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP24|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[24]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP22|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP24|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[24]~22_combout\,
	combout => \Mul|Add32A|Result[24]~22_combout\);

-- Location: LCCOMB_X9_Y29_N26
\Mul|Add32B|Result[24]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[24]~16_combout\ = \Mul|Add32B|Carry[24]~21_combout\ $ (\Mul|Add30|Carry[22]~38_combout\ $ (\Mul|Add30|Carry~37_combout\ $ (\Mul|Add32A|Result[24]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[24]~21_combout\,
	datab => \Mul|Add30|Carry[22]~38_combout\,
	datac => \Mul|Add30|Carry~37_combout\,
	datad => \Mul|Add32A|Result[24]~22_combout\,
	combout => \Mul|Add32B|Result[24]~16_combout\);

-- Location: LCCOMB_X8_Y31_N12
\Mul|Add32C|Carry[24]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[24]~25_combout\ = (\Mul|Add32B|Result[23]~15_combout\ & ((\Mul|Add32C|Carry[23]~24_combout\) # (\Mul|Add26B|Carry~25_combout\ $ (\Mul|Add26B|Carry[17]~26_combout\)))) # (!\Mul|Add32B|Result[23]~15_combout\ & 
-- (\Mul|Add32C|Carry[23]~24_combout\ & (\Mul|Add26B|Carry~25_combout\ $ (\Mul|Add26B|Carry[17]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[23]~15_combout\,
	datab => \Mul|Add26B|Carry~25_combout\,
	datac => \Mul|Add32C|Carry[23]~24_combout\,
	datad => \Mul|Add26B|Carry[17]~26_combout\,
	combout => \Mul|Add32C|Carry[24]~25_combout\);

-- Location: LCCOMB_X8_Y31_N18
\Mul|Add26B|Carry[18]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[18]~28_combout\ = (\Mul|Add26A|Result\(17) & ((\Mul|Add26B|Carry[17]~26_combout\) # (\Mul|Add22|Carry~20_combout\ $ (\Mul|Add22|Carry[13]~19_combout\)))) # (!\Mul|Add26A|Result\(17) & (\Mul|Add26B|Carry[17]~26_combout\ & 
-- (\Mul|Add22|Carry~20_combout\ $ (\Mul|Add22|Carry[13]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~20_combout\,
	datab => \Mul|Add26A|Result\(17),
	datac => \Mul|Add22|Carry[13]~19_combout\,
	datad => \Mul|Add26B|Carry[17]~26_combout\,
	combout => \Mul|Add26B|Carry[18]~28_combout\);

-- Location: LCCOMB_X11_Y33_N14
\Mul|FPP6|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[11]~input_o\ & ((\Registers_ALU[45]~input_o\ & (!\Registers_ALU[43]~input_o\ & !\Registers_ALU[44]~input_o\)) # (!\Registers_ALU[45]~input_o\ & (\Registers_ALU[43]~input_o\ & 
-- \Registers_ALU[44]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[11]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Registers_ALU[44]~input_o\,
	combout => \Mul|FPP6|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N12
\Mul|FPP6|BPP12|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP12|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP12|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP12|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP12|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y31_N10
\Mul|FPP7|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & ((\Mul|BD7|Select_M~combout\) # ((!\Mul|BD7|Select_2M~0_combout\ & \Registers_ALU[9]~input_o\)))) # (!\Registers_ALU[10]~input_o\ & (((!\Mul|BD7|Select_2M~0_combout\ & 
-- \Registers_ALU[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP7|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y29_N12
\Mul|Add22|Carry~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~22_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP12|PartialProduct~combout\ $ (\Mul|FPP7|BPP10|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP6|BPP12|PartialProduct~combout\,
	datad => \Mul|FPP7|BPP10|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~22_combout\);

-- Location: LCCOMB_X8_Y31_N8
\Mul|Add22|Carry[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[14]~21_combout\ = (\Mul|Add22|Carry[13]~19_combout\ & ((\Mul|FPP6|BPP11|PartialProduct~combout\) # (\Mul|FPP7|BPP9|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|Add22|Carry[13]~19_combout\ & 
-- (\Mul|FPP6|BPP11|PartialProduct~combout\ & (\Mul|FPP7|BPP9|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[13]~19_combout\,
	datab => \Mul|FPP7|BPP9|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP11|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[14]~21_combout\);

-- Location: LCCOMB_X10_Y29_N14
\Mul|FPP4|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[16]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	datad => \Registers_ALU[16]~input_o\,
	combout => \Mul|FPP4|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y29_N12
\Mul|FPP4|BPP16|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP16|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP16|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP16|PartialProduct~0_combout\,
	datab => \Mul|BD4|Select_2M~0_combout\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP4|BPP16|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y29_N18
\Mul|Add26A|Carry[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[18]~14_combout\ = (\Mul|Add26A|Carry[17]~13_combout\ & ((\Mul|FPP4|BPP15|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP13|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[17]~13_combout\ & 
-- (\Mul|FPP4|BPP15|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP13|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[17]~13_combout\,
	datab => \Mul|FPP4|BPP15|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP13|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[18]~14_combout\);

-- Location: LCCOMB_X11_Y29_N22
\Mul|FPP5|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP14|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[14]~input_o\) # ((!\Mul|BD5|Select_2M~0_combout\ & \Registers_ALU[13]~input_o\)))) # (!\Mul|BD5|Select_M~combout\ & (!\Mul|BD5|Select_2M~0_combout\ & 
-- ((\Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Mul|BD5|Select_2M~0_combout\,
	datac => \Registers_ALU[14]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP5|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y29_N24
\Mul|Add26A|Result[18]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(18) = \Mul|FPP4|BPP16|PartialProduct~combout\ $ (\Mul|Add26A|Carry[18]~14_combout\ $ (\Mul|FPP5|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP16|PartialProduct~combout\,
	datab => \Mul|Add26A|Carry[18]~14_combout\,
	datac => \Mul|FPP5|BPP14|PartialProduct~0_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Result\(18));

-- Location: LCCOMB_X12_Y29_N18
\Mul|Add26B|Carry~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~27_combout\ = \Mul|Add22|Carry~22_combout\ $ (\Mul|Add22|Carry[14]~21_combout\ $ (\Mul|Add26A|Result\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~22_combout\,
	datab => \Mul|Add22|Carry[14]~21_combout\,
	datad => \Mul|Add26A|Result\(18),
	combout => \Mul|Add26B|Carry~27_combout\);

-- Location: LCCOMB_X12_Y29_N28
\Mul|Add32C|Result[24]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[24]~15_combout\ = \Mul|Add32B|Result[24]~16_combout\ $ (\Mul|Add32C|Carry[24]~25_combout\ $ (\Mul|Add26B|Carry[18]~28_combout\ $ (\Mul|Add26B|Carry~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[24]~16_combout\,
	datab => \Mul|Add32C|Carry[24]~25_combout\,
	datac => \Mul|Add26B|Carry[18]~28_combout\,
	datad => \Mul|Add26B|Carry~27_combout\,
	combout => \Mul|Add32C|Result[24]~15_combout\);

-- Location: LCCOMB_X13_Y26_N22
\Mul|Add18C|Carry~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~22_combout\ = (!\Mul|Add18B|Result\(8) & (\Registers_ALU[55]~input_o\ & \Mul|Add18B|Result\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Result\(8),
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|Add18B|Result\(9),
	combout => \Mul|Add18C|Carry~22_combout\);

-- Location: LCCOMB_X13_Y26_N26
\Mul|Add18B|Carry[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[10]~6_combout\ = (\Mul|Add18A|Result\(9) & ((\Mul|Add18B|Carry[9]~5_combout\) # (\Mul|Add14|Carry[5]~3_combout\ $ (\Mul|Add14|Carry~4_combout\)))) # (!\Mul|Add18A|Result\(9) & (\Mul|Add18B|Carry[9]~5_combout\ & 
-- (\Mul|Add14|Carry[5]~3_combout\ $ (\Mul|Add14|Carry~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(9),
	datab => \Mul|Add18B|Carry[9]~5_combout\,
	datac => \Mul|Add14|Carry[5]~3_combout\,
	datad => \Mul|Add14|Carry~4_combout\,
	combout => \Mul|Add18B|Carry[10]~6_combout\);

-- Location: LCCOMB_X12_Y26_N6
\Mul|Add18A|Carry[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[10]~6_combout\ = (\Mul|FPP8|BPP7|PartialProduct~combout\ & ((\Mul|Add18A|Carry[9]~5_combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP5|PartialProduct~0_combout\)))) # (!\Mul|FPP8|BPP7|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[9]~5_combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP5|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP7|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|Add18A|Carry[9]~5_combout\,
	datad => \Mul|FPP9|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[10]~6_combout\);

-- Location: LCCOMB_X11_Y26_N22
\Mul|FPP8|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N4
\Mul|FPP8|BPP8|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP8|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP8|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[7]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Mul|FPP8|BPP8|PartialProduct~0_combout\,
	datad => \Registers_ALU[7]~input_o\,
	combout => \Mul|FPP8|BPP8|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y26_N28
\Mul|FPP9|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP6|PartialProduct~0_combout\ = (\Mul|BD9|Select_M~combout\ & ((\Registers_ALU[6]~input_o\) # ((\Registers_ALU[5]~input_o\ & !\Mul|BD9|Select_2M~0_combout\)))) # (!\Mul|BD9|Select_M~combout\ & (((\Registers_ALU[5]~input_o\ & 
-- !\Mul|BD9|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_M~combout\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N24
\Mul|Add18A|Result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(10) = \Mul|Add18A|Carry[10]~6_combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP8|BPP8|PartialProduct~combout\ $ (\Mul|FPP9|BPP6|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[10]~6_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP8|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(10));

-- Location: LCCOMB_X13_Y25_N4
\Mul|FPP10|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[4]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N6
\Mul|FPP10|BPP4|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP4|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP4|PartialProduct~0_combout\) # ((\Registers_ALU[3]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datab => \Mul|FPP10|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP4|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y27_N30
\Mul|FPP11|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & (((\Registers_ALU[2]~input_o\ & \Mul|BD11|Select_M~combout\)) # (!\Mul|BD11|Select_2M~0_combout\))) # (!\Registers_ALU[1]~input_o\ & (\Registers_ALU[2]~input_o\ & 
-- ((\Mul|BD11|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Mul|BD11|Select_2M~0_combout\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y26_N30
\Mul|Add14|Carry~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~6_combout\ = \Registers_ALU[55]~input_o\ $ (\Mul|FPP10|BPP4|PartialProduct~combout\ $ (\Mul|FPP11|BPP2|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|FPP10|BPP4|PartialProduct~combout\,
	datad => \Mul|FPP11|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~6_combout\);

-- Location: LCCOMB_X13_Y26_N28
\Mul|Add14|Carry[6]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[6]~5_combout\ = (\Mul|Add14|Carry[5]~3_combout\ & ((\Mul|FPP10|BPP3|PartialProduct~combout\) # (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP1|PartialProduct~0_combout\)))) # (!\Mul|Add14|Carry[5]~3_combout\ & 
-- (\Mul|FPP10|BPP3|PartialProduct~combout\ & (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry[5]~3_combout\,
	datab => \Mul|FPP10|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP1|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry[6]~5_combout\);

-- Location: LCCOMB_X13_Y26_N16
\Mul|Add18B|Result[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(10) = \Mul|Add18B|Carry[10]~6_combout\ $ (\Mul|Add18A|Result\(10) $ (\Mul|Add14|Carry~6_combout\ $ (\Mul|Add14|Carry[6]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[10]~6_combout\,
	datab => \Mul|Add18A|Result\(10),
	datac => \Mul|Add14|Carry~6_combout\,
	datad => \Mul|Add14|Carry[6]~5_combout\,
	combout => \Mul|Add18B|Result\(10));

-- Location: IOIBUF_X27_Y0_N8
\Registers_ALU[56]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(56),
	o => \Registers_ALU[56]~input_o\);

-- Location: LCCOMB_X13_Y28_N18
\Mul|Add18C|Carry~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~23_combout\ = \Mul|Add18B|Result\(10) $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Result\(10),
	datab => \Registers_ALU[55]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|Add18C|Carry~23_combout\);

-- Location: LCCOMB_X13_Y28_N2
\Mul|Add32D|Result[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[24]~4_combout\ = \Mul|Add32D|Carry[24]~9_combout\ $ (\Mul|Add32C|Result[24]~15_combout\ $ (\Mul|Add18C|Carry~22_combout\ $ (\Mul|Add18C|Carry~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[24]~9_combout\,
	datab => \Mul|Add32C|Result[24]~15_combout\,
	datac => \Mul|Add18C|Carry~22_combout\,
	datad => \Mul|Add18C|Carry~23_combout\,
	combout => \Mul|Add32D|Result[24]~4_combout\);

-- Location: LCCOMB_X10_Y24_N24
\AdderInputB[24]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[24]~123_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & (!\Registers_ALU[56]~input_o\)) # (!\AdderInputB[29]~24_combout\ & ((\IR_ALU[17]~input_o\))))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[56]~input_o\,
	datab => \AdderInputB[28]~126_combout\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \IR_ALU[17]~input_o\,
	combout => \AdderInputB[24]~123_combout\);

-- Location: LCCOMB_X10_Y24_N26
\AdderInputB[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(24) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[24]~123_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(24),
	datac => \AdderInputB[24]~123_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(24));

-- Location: LCCOMB_X7_Y24_N0
\CRAA32|Carry[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[24]~2_combout\ = (AdderInputB(23) & AdderInputA(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(23),
	datad => AdderInputA(23),
	combout => \CRAA32|Carry[24]~2_combout\);

-- Location: LCCOMB_X7_Y23_N10
\CRAA32|Carry[24]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[24]~37_combout\ = (\CRAA32|Carry[23]~36_combout\ & ((AdderInputB(23)) # (AdderInputA(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(23),
	datac => AdderInputA(23),
	datad => \CRAA32|Carry[23]~36_combout\,
	combout => \CRAA32|Carry[24]~37_combout\);

-- Location: IOIBUF_X67_Y0_N8
\PC_ALU[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(24),
	o => \PC_ALU[24]~input_o\);

-- Location: LCCOMB_X7_Y24_N30
\AdderInputA[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[24]~32_combout\ = (AddrASelector(1) & ((\Registers_ALU[24]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \PC_ALU[24]~input_o\,
	datad => \Registers_ALU[24]~input_o\,
	combout => \AdderInputA[24]~32_combout\);

-- Location: LCCOMB_X7_Y24_N8
\AdderInputA[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(24) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[24]~32_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[24]~32_combout\,
	datac => AdderInputA(24),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(24));

-- Location: LCCOMB_X7_Y25_N20
\CRAA32|Result[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(24) = AdderInputB(24) $ (AdderInputA(24) $ (((\CRAA32|Carry[24]~2_combout\) # (\CRAA32|Carry[24]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(24),
	datab => \CRAA32|Carry[24]~2_combout\,
	datac => \CRAA32|Carry[24]~37_combout\,
	datad => AdderInputA(24),
	combout => \CRAA32|Result\(24));

-- Location: LCCOMB_X8_Y33_N28
\InputORB[24]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[24]~27_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[56]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[56]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[24]~27_combout\);

-- Location: LCCOMB_X8_Y33_N26
\InputORB[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(24) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[24]~27_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(24),
	datac => \InputORB[24]~27_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(24));

-- Location: LCCOMB_X7_Y33_N28
\ALU_Registers[24]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~113_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[24]~input_o\) # ((InputORB(24))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[24]~input_o\,
	datab => \CRAA32|Result\(24),
	datac => \ALU_Registers[22]~1_combout\,
	datad => InputORB(24),
	combout => \ALU_Registers[24]~113_combout\);

-- Location: LCCOMB_X8_Y33_N24
\InputANDB[24]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[24]~50_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[56]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[56]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[56]~input_o\,
	datac => \Control_ALU[26]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[24]~50_combout\);

-- Location: LCCOMB_X8_Y33_N6
\InputANDB[24]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[24]~51_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[24]~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[31]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[24]~50_combout\,
	combout => \InputANDB[24]~51_combout\);

-- Location: LCCOMB_X8_Y33_N0
\InputANDB[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(24) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[24]~51_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[24]~51_combout\,
	datab => InputANDB(24),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(24));

-- Location: LCCOMB_X8_Y33_N16
\ALU_CSR[24]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[24]~16_combout\ = (\Registers_ALU[24]~input_o\ & InputANDB(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[24]~input_o\,
	datad => InputANDB(24),
	combout => \ALU_CSR[24]~16_combout\);

-- Location: LCCOMB_X7_Y33_N6
\ALU_Registers[24]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~114_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[24]~16_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[24]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[24]~113_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[24]~16_combout\,
	combout => \ALU_Registers[24]~114_combout\);

-- Location: LCCOMB_X7_Y33_N2
\LS|D[24]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[24]~23_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(24)))) # (!\LSReplace~0_combout\ & (\LS|D23~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LS|D23~q\,
	datab => LSRDataIn(24),
	datac => \LSReplace~0_combout\,
	combout => \LS|D[24]~23_combout\);

-- Location: FF_X7_Y33_N3
\LS|D24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[24]~23_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D24~q\);

-- Location: LCCOMB_X7_Y33_N26
\ALU_Registers[24]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~112_combout\ = (\Control_ALU[17]~input_o\ & ((\LS|D24~q\) # ((\ASR|D24~q\) # (\LSR|D24~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \LS|D24~q\,
	datac => \ASR|D24~q\,
	datad => \LSR|D24~q\,
	combout => \ALU_Registers[24]~112_combout\);

-- Location: LCCOMB_X7_Y33_N8
\ALU_Registers[24]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]~115_combout\ = (\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result[24]~4_combout\)) # (!\Control_ALU[31]~input_o\ & (((\ALU_Registers[24]~114_combout\) # (\ALU_Registers[24]~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Result[24]~4_combout\,
	datab => \ALU_Registers[24]~114_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \ALU_Registers[24]~112_combout\,
	combout => \ALU_Registers[24]~115_combout\);

-- Location: LCCOMB_X7_Y33_N20
\ALU_Registers[24]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[24]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[24]~115_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[24]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[24]~115_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[24]$latch~combout\,
	combout => \ALU_Registers[24]$latch~combout\);

-- Location: IOIBUF_X0_Y19_N8
\Registers_ALU[57]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(57),
	o => \Registers_ALU[57]~input_o\);

-- Location: LCCOMB_X4_Y24_N6
\AdderInputB[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[25]~28_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & (!\Registers_ALU[57]~input_o\)) # (!\AdderInputB[29]~24_combout\ & ((\IR_ALU[18]~input_o\))))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[57]~input_o\,
	datab => \AdderInputB[28]~126_combout\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \IR_ALU[18]~input_o\,
	combout => \AdderInputB[25]~28_combout\);

-- Location: LCCOMB_X4_Y24_N0
\AdderInputB[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(25) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[25]~28_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[25]~28_combout\,
	datab => AdderInputB(25),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(25));

-- Location: IOIBUF_X89_Y0_N1
\PC_ALU[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(25),
	o => \PC_ALU[25]~input_o\);

-- Location: LCCOMB_X8_Y24_N22
\AdderInputA[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[25]~7_combout\ = (AddrASelector(1) & ((\Registers_ALU[25]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[25]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_ALU[25]~input_o\,
	datab => AddrASelector(1),
	datac => \Registers_ALU[25]~input_o\,
	combout => \AdderInputA[25]~7_combout\);

-- Location: LCCOMB_X8_Y24_N6
\AdderInputA[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(25) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[25]~7_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(25),
	datab => \AdderInputA[25]~7_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(25));

-- Location: LCCOMB_X7_Y23_N20
\CRAA32|Carry[25]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[25]~38_combout\ = (AdderInputA(24) & ((\CRAA32|Carry[24]~2_combout\) # ((AdderInputB(24)) # (\CRAA32|Carry[24]~37_combout\)))) # (!AdderInputA(24) & (AdderInputB(24) & ((\CRAA32|Carry[24]~2_combout\) # (\CRAA32|Carry[24]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(24),
	datab => \CRAA32|Carry[24]~2_combout\,
	datac => AdderInputB(24),
	datad => \CRAA32|Carry[24]~37_combout\,
	combout => \CRAA32|Carry[25]~38_combout\);

-- Location: LCCOMB_X8_Y24_N0
\CRAA32|Result[25]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[25]~13_combout\ = AdderInputB(25) $ (AdderInputA(25) $ (\CRAA32|Carry[25]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(25),
	datac => AdderInputA(25),
	datad => \CRAA32|Carry[25]~38_combout\,
	combout => \CRAA32|Result[25]~13_combout\);

-- Location: LCCOMB_X6_Y31_N8
\InputORB[25]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[25]~28_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[57]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[57]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[25]~28_combout\);

-- Location: LCCOMB_X6_Y31_N12
\InputORB[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(25) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[25]~28_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(25),
	datac => \InputORB[25]~28_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(25));

-- Location: LCCOMB_X7_Y31_N12
\ALU_Registers[25]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~117_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[25]~input_o\) # ((InputORB(25))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[25]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[25]~input_o\,
	datab => \CRAA32|Result[25]~13_combout\,
	datac => \ALU_Registers[22]~1_combout\,
	datad => InputORB(25),
	combout => \ALU_Registers[25]~117_combout\);

-- Location: LCCOMB_X3_Y30_N10
\InputANDB[25]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[25]~52_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[57]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[57]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[25]~52_combout\);

-- Location: LCCOMB_X3_Y30_N28
\InputANDB[25]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[25]~53_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[25]~52_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \IR_ALU[12]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[25]~52_combout\,
	combout => \InputANDB[25]~53_combout\);

-- Location: LCCOMB_X7_Y31_N18
\InputANDB[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(25) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[25]~53_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(25),
	datac => \InputANDB[25]~53_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(25));

-- Location: LCCOMB_X7_Y31_N2
\ALU_CSR[25]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[25]~17_combout\ = (\Registers_ALU[25]~input_o\ & InputANDB(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[25]~input_o\,
	datad => InputANDB(25),
	combout => \ALU_CSR[25]~17_combout\);

-- Location: LCCOMB_X7_Y31_N22
\ALU_Registers[25]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~118_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[25]~17_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[25]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[25]~117_combout\,
	datad => \ALU_CSR[25]~17_combout\,
	combout => \ALU_Registers[25]~118_combout\);

-- Location: LCCOMB_X13_Y28_N12
\Mul|Add32D|Carry[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[25]~10_combout\ = (\Mul|Add32D|Carry[24]~9_combout\ & ((\Mul|Add32C|Result[24]~15_combout\) # (\Mul|Add18C|Carry~22_combout\ $ (\Mul|Add18C|Carry~23_combout\)))) # (!\Mul|Add32D|Carry[24]~9_combout\ & (\Mul|Add32C|Result[24]~15_combout\ 
-- & (\Mul|Add18C|Carry~22_combout\ $ (\Mul|Add18C|Carry~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[24]~9_combout\,
	datab => \Mul|Add32C|Result[24]~15_combout\,
	datac => \Mul|Add18C|Carry~22_combout\,
	datad => \Mul|Add18C|Carry~23_combout\,
	combout => \Mul|Add32D|Carry[25]~10_combout\);

-- Location: LCCOMB_X11_Y29_N6
\Mul|FPP5|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP15|PartialProduct~0_combout\ = (\Mul|BD5|Select_M~combout\ & ((\Registers_ALU[15]~input_o\) # ((!\Mul|BD5|Select_2M~0_combout\ & \Registers_ALU[14]~input_o\)))) # (!\Mul|BD5|Select_M~combout\ & (!\Mul|BD5|Select_2M~0_combout\ & 
-- (\Registers_ALU[14]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_M~combout\,
	datab => \Mul|BD5|Select_2M~0_combout\,
	datac => \Registers_ALU[14]~input_o\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP5|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N12
\Mul|FPP4|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[17]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP4|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N22
\Mul|FPP4|BPP17|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP17|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP17|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|FPP4|BPP17|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP17|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y29_N8
\Mul|Add26A|Carry[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[19]~15_combout\ = (\Mul|FPP4|BPP16|PartialProduct~combout\ & ((\Mul|Add26A|Carry[18]~14_combout\) # (\Mul|FPP5|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|FPP4|BPP16|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[18]~14_combout\ & (\Mul|FPP5|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP16|PartialProduct~combout\,
	datab => \Mul|Add26A|Carry[18]~14_combout\,
	datac => \Mul|FPP5|BPP14|PartialProduct~0_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Carry[19]~15_combout\);

-- Location: LCCOMB_X11_Y29_N14
\Mul|Add26A|Result[19]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(19) = \Mul|FPP5|BPP15|PartialProduct~0_combout\ $ (\Mul|FPP4|BPP17|PartialProduct~combout\ $ (\Mul|Add26A|Carry[19]~15_combout\ $ (\Registers_ALU[43]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP15|PartialProduct~0_combout\,
	datab => \Mul|FPP4|BPP17|PartialProduct~combout\,
	datac => \Mul|Add26A|Carry[19]~15_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Result\(19));

-- Location: LCCOMB_X13_Y33_N18
\Mul|FPP6|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[44]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N0
\Mul|FPP6|BPP13|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP13|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP13|PartialProduct~0_combout\) # ((\Registers_ALU[13]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[13]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Mul|BD6|Select_M~combout\,
	datad => \Mul|FPP6|BPP13|PartialProduct~0_combout\,
	combout => \Mul|FPP6|BPP13|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y29_N24
\Mul|FPP7|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & (((\Mul|BD7|Select_M~combout\ & \Registers_ALU[11]~input_o\)) # (!\Mul|BD7|Select_2M~0_combout\))) # (!\Registers_ALU[10]~input_o\ & (\Mul|BD7|Select_M~combout\ & 
-- ((\Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[11]~input_o\,
	combout => \Mul|FPP7|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y29_N8
\Mul|Add22|Carry~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~24_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP13|PartialProduct~combout\ $ (\Mul|FPP7|BPP11|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP6|BPP13|PartialProduct~combout\,
	datad => \Mul|FPP7|BPP11|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~24_combout\);

-- Location: LCCOMB_X12_Y29_N22
\Mul|Add22|Carry[15]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[15]~23_combout\ = (\Mul|FPP6|BPP12|PartialProduct~combout\ & ((\Mul|Add22|Carry[14]~21_combout\) # (\Mul|FPP7|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|FPP6|BPP12|PartialProduct~combout\ & 
-- (\Mul|Add22|Carry[14]~21_combout\ & (\Mul|FPP7|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP10|PartialProduct~0_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP6|BPP12|PartialProduct~combout\,
	datad => \Mul|Add22|Carry[14]~21_combout\,
	combout => \Mul|Add22|Carry[15]~23_combout\);

-- Location: LCCOMB_X12_Y29_N10
\Mul|Add26B|Carry~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~29_combout\ = \Mul|Add26A|Result\(19) $ (\Mul|Add22|Carry~24_combout\ $ (\Mul|Add22|Carry[15]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(19),
	datab => \Mul|Add22|Carry~24_combout\,
	datac => \Mul|Add22|Carry[15]~23_combout\,
	combout => \Mul|Add26B|Carry~29_combout\);

-- Location: LCCOMB_X12_Y29_N4
\Mul|Add32C|Carry[25]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[25]~26_combout\ = (\Mul|Add32B|Result[24]~16_combout\ & ((\Mul|Add32C|Carry[24]~25_combout\) # (\Mul|Add26B|Carry[18]~28_combout\ $ (\Mul|Add26B|Carry~27_combout\)))) # (!\Mul|Add32B|Result[24]~16_combout\ & 
-- (\Mul|Add32C|Carry[24]~25_combout\ & (\Mul|Add26B|Carry[18]~28_combout\ $ (\Mul|Add26B|Carry~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Result[24]~16_combout\,
	datab => \Mul|Add32C|Carry[24]~25_combout\,
	datac => \Mul|Add26B|Carry[18]~28_combout\,
	datad => \Mul|Add26B|Carry~27_combout\,
	combout => \Mul|Add32C|Carry[25]~26_combout\);

-- Location: LCCOMB_X9_Y29_N14
\Mul|Add32B|Carry[25]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[25]~22_combout\ = (\Mul|Add32B|Carry[24]~21_combout\ & ((\Mul|Add32A|Result[24]~22_combout\) # (\Mul|Add30|Carry[22]~38_combout\ $ (\Mul|Add30|Carry~37_combout\)))) # (!\Mul|Add32B|Carry[24]~21_combout\ & 
-- (\Mul|Add32A|Result[24]~22_combout\ & (\Mul|Add30|Carry[22]~38_combout\ $ (\Mul|Add30|Carry~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[24]~21_combout\,
	datab => \Mul|Add30|Carry[22]~38_combout\,
	datac => \Mul|Add30|Carry~37_combout\,
	datad => \Mul|Add32A|Result[24]~22_combout\,
	combout => \Mul|Add32B|Carry[25]~22_combout\);

-- Location: LCCOMB_X9_Y29_N4
\Mul|Add30|Carry[23]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[23]~40_combout\ = (\Mul|FPP2|BPP20|PartialProduct~combout\ & ((\Mul|Add30|Carry[22]~38_combout\) # (\Mul|FPP3|BPP18|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP20|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[22]~38_combout\ & (\Mul|FPP3|BPP18|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP20|PartialProduct~combout\,
	datab => \Mul|Add30|Carry[22]~38_combout\,
	datac => \Mul|FPP3|BPP18|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry[23]~40_combout\);

-- Location: LCCOMB_X6_Y29_N10
\Mul|Add32A|Carry[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[25]~23_combout\ = (\Mul|FPP0|BPP24|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[24]~22_combout\) # (\Mul|FPP1|BPP22|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP24|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[24]~22_combout\ & (\Mul|FPP1|BPP22|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP22|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP24|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[24]~22_combout\,
	combout => \Mul|Add32A|Carry[25]~23_combout\);

-- Location: LCCOMB_X6_Y29_N0
\Mul|FPP0|BPP25|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP25|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[25]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[24]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[25]~input_o\,
	combout => \Mul|FPP0|BPP25|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N2
\Mul|FPP1|BPP23|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP23|PartialProduct~0_combout\ = (\Registers_ALU[23]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((\Registers_ALU[22]~input_o\ & !\Mul|BD1|Select_2M~0_combout\)))) # (!\Registers_ALU[23]~input_o\ & (\Registers_ALU[22]~input_o\ & 
-- (!\Mul|BD1|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[23]~input_o\,
	datab => \Registers_ALU[22]~input_o\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP23|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N4
\Mul|Add32A|Result[25]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[25]~23_combout\ = \Mul|Add32A|Carry[25]~23_combout\ $ (\Mul|FPP0|BPP25|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP23|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[25]~23_combout\,
	datab => \Mul|FPP0|BPP25|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP23|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[25]~23_combout\);

-- Location: LCCOMB_X10_Y27_N12
\Mul|FPP3|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP19|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & (\Registers_ALU[19]~input_o\))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[18]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[19]~input_o\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP3|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y27_N2
\Mul|FPP2|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP21|PartialProduct~0_combout\ = (\Registers_ALU[21]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP2|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y27_N20
\Mul|FPP2|BPP21|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP21|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP21|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[20]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP21|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP21|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y27_N26
\Mul|Add30|Carry~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~39_combout\ = \Mul|FPP3|BPP19|PartialProduct~0_combout\ $ (\Mul|FPP2|BPP21|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP19|PartialProduct~0_combout\,
	datab => \Mul|FPP2|BPP21|PartialProduct~combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~39_combout\);

-- Location: LCCOMB_X10_Y29_N16
\Mul|Add32B|Result[25]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[25]~17_combout\ = \Mul|Add32B|Carry[25]~22_combout\ $ (\Mul|Add30|Carry[23]~40_combout\ $ (\Mul|Add32A|Result[25]~23_combout\ $ (\Mul|Add30|Carry~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[25]~22_combout\,
	datab => \Mul|Add30|Carry[23]~40_combout\,
	datac => \Mul|Add32A|Result[25]~23_combout\,
	datad => \Mul|Add30|Carry~39_combout\,
	combout => \Mul|Add32B|Result[25]~17_combout\);

-- Location: LCCOMB_X12_Y29_N2
\Mul|Add26B|Carry[19]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[19]~30_combout\ = (\Mul|Add26B|Carry[18]~28_combout\ & ((\Mul|Add26A|Result\(18)) # (\Mul|Add22|Carry~22_combout\ $ (\Mul|Add22|Carry[14]~21_combout\)))) # (!\Mul|Add26B|Carry[18]~28_combout\ & (\Mul|Add26A|Result\(18) & 
-- (\Mul|Add22|Carry~22_combout\ $ (\Mul|Add22|Carry[14]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry~22_combout\,
	datab => \Mul|Add22|Carry[14]~21_combout\,
	datac => \Mul|Add26B|Carry[18]~28_combout\,
	datad => \Mul|Add26A|Result\(18),
	combout => \Mul|Add26B|Carry[19]~30_combout\);

-- Location: LCCOMB_X12_Y29_N16
\Mul|Add32C|Result[25]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[25]~16_combout\ = \Mul|Add26B|Carry~29_combout\ $ (\Mul|Add32C|Carry[25]~26_combout\ $ (\Mul|Add32B|Result[25]~17_combout\ $ (\Mul|Add26B|Carry[19]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~29_combout\,
	datab => \Mul|Add32C|Carry[25]~26_combout\,
	datac => \Mul|Add32B|Result[25]~17_combout\,
	datad => \Mul|Add26B|Carry[19]~30_combout\,
	combout => \Mul|Add32C|Result[25]~16_combout\);

-- Location: LCCOMB_X13_Y26_N4
\Mul|Add18B|Carry[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[11]~8_combout\ = (\Mul|Add18B|Carry[10]~6_combout\ & ((\Mul|Add18A|Result\(10)) # (\Mul|Add14|Carry~6_combout\ $ (\Mul|Add14|Carry[6]~5_combout\)))) # (!\Mul|Add18B|Carry[10]~6_combout\ & (\Mul|Add18A|Result\(10) & 
-- (\Mul|Add14|Carry~6_combout\ $ (\Mul|Add14|Carry[6]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[10]~6_combout\,
	datab => \Mul|Add18A|Result\(10),
	datac => \Mul|Add14|Carry~6_combout\,
	datad => \Mul|Add14|Carry[6]~5_combout\,
	combout => \Mul|Add18B|Carry[11]~8_combout\);

-- Location: LCCOMB_X13_Y30_N10
\Mul|FPP12|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP1|PartialProduct~1_combout\ = (\Registers_ALU[1]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X13_Y30_N16
\Mul|FPP12|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[55]~input_o\ & (!\Registers_ALU[57]~input_o\ & \Registers_ALU[56]~input_o\)) # (!\Registers_ALU[55]~input_o\ & (\Registers_ALU[57]~input_o\ & !\Registers_ALU[56]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y30_N0
\Mul|FPP12|BPP1|PartialProduct~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP1|PartialProduct~2_combout\ = \Registers_ALU[57]~input_o\ $ (((\Mul|FPP12|BPP1|PartialProduct~1_combout\) # ((\Registers_ALU[0]~input_o\ & \Mul|FPP12|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP1|PartialProduct~1_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP1|PartialProduct~2_combout\);

-- Location: LCCOMB_X11_Y26_N6
\Mul|FPP8|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & (\Registers_ALU[48]~input_o\ $ (\Registers_ALU[47]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[48]~input_o\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP8|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N16
\Mul|FPP8|BPP9|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP9|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP9|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Registers_ALU[8]~input_o\,
	datad => \Mul|FPP8|BPP9|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP9|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y26_N4
\Mul|Add18A|Carry[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[11]~7_combout\ = (\Mul|Add18A|Carry[10]~6_combout\ & ((\Mul|FPP8|BPP8|PartialProduct~combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP6|PartialProduct~0_combout\)))) # (!\Mul|Add18A|Carry[10]~6_combout\ & 
-- (\Mul|FPP8|BPP8|PartialProduct~combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP6|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[10]~6_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP8|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[11]~7_combout\);

-- Location: LCCOMB_X12_Y26_N10
\Mul|FPP9|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP7|PartialProduct~0_combout\ = (\Mul|BD9|Select_M~combout\ & ((\Registers_ALU[7]~input_o\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD9|Select_2M~0_combout\)))) # (!\Mul|BD9|Select_M~combout\ & (((\Registers_ALU[6]~input_o\ & 
-- !\Mul|BD9|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_M~combout\,
	datab => \Registers_ALU[7]~input_o\,
	datac => \Registers_ALU[6]~input_o\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N2
\Mul|Add18A|Result[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(11) = \Mul|FPP8|BPP9|PartialProduct~combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|Add18A|Carry[11]~7_combout\ $ (\Mul|FPP9|BPP7|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP9|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|Add18A|Carry[11]~7_combout\,
	datad => \Mul|FPP9|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(11));

-- Location: LCCOMB_X13_Y27_N4
\Mul|FPP11|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & ((\Mul|BD11|Select_M~combout\) # ((\Registers_ALU[2]~input_o\ & !\Mul|BD11|Select_2M~0_combout\)))) # (!\Registers_ALU[3]~input_o\ & (\Registers_ALU[2]~input_o\ & 
-- (!\Mul|BD11|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Mul|BD11|Select_2M~0_combout\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N20
\Mul|FPP10|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N10
\Mul|FPP10|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP5|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP5|PartialProduct~0_combout\) # ((\Registers_ALU[4]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datab => \Mul|FPP10|BPP5|PartialProduct~0_combout\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y26_N24
\Mul|Add14|Carry~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~8_combout\ = \Mul|FPP11|BPP3|PartialProduct~0_combout\ $ (\Mul|FPP10|BPP5|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP3|PartialProduct~0_combout\,
	datab => \Mul|FPP10|BPP5|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	combout => \Mul|Add14|Carry~8_combout\);

-- Location: LCCOMB_X13_Y26_N18
\Mul|Add14|Carry[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[7]~7_combout\ = (\Mul|Add14|Carry[6]~5_combout\ & ((\Mul|FPP10|BPP4|PartialProduct~combout\) # (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP2|PartialProduct~0_combout\)))) # (!\Mul|Add14|Carry[6]~5_combout\ & 
-- (\Mul|FPP10|BPP4|PartialProduct~combout\ & (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP2|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|Add14|Carry[6]~5_combout\,
	datac => \Mul|FPP10|BPP4|PartialProduct~combout\,
	datad => \Mul|FPP11|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry[7]~7_combout\);

-- Location: LCCOMB_X13_Y26_N14
\Mul|Add18B|Carry~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry~7_combout\ = \Mul|Add18A|Result\(11) $ (\Mul|Add14|Carry~8_combout\ $ (\Mul|Add14|Carry[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(11),
	datab => \Mul|Add14|Carry~8_combout\,
	datad => \Mul|Add14|Carry[7]~7_combout\,
	combout => \Mul|Add18B|Carry~7_combout\);

-- Location: LCCOMB_X13_Y28_N24
\Mul|Add10A|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry~0_combout\ = (\Registers_ALU[57]~input_o\ & ((\Registers_ALU[55]~input_o\ $ (!\Registers_ALU[56]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Registers_ALU[55]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|Add10A|Carry~0_combout\);

-- Location: LCCOMB_X13_Y28_N30
\Mul|Add18C|Carry~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~7_combout\ = \Mul|Add18B|Carry[11]~8_combout\ $ (\Mul|FPP12|BPP1|PartialProduct~2_combout\ $ (\Mul|Add18B|Carry~7_combout\ $ (\Mul|Add10A|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[11]~8_combout\,
	datab => \Mul|FPP12|BPP1|PartialProduct~2_combout\,
	datac => \Mul|Add18B|Carry~7_combout\,
	datad => \Mul|Add10A|Carry~0_combout\,
	combout => \Mul|Add18C|Carry~7_combout\);

-- Location: LCCOMB_X13_Y28_N8
\Mul|BD12|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD12|Select_M~combout\ = \Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|BD12|Select_M~combout\);

-- Location: LCCOMB_X13_Y28_N10
\Mul|Add18C|Carry[11]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[11]~8_combout\ = (\Mul|Add18C|Carry~22_combout\ & ((\Mul|Add18B|Result\(10)) # ((\Registers_ALU[0]~input_o\ & \Mul|BD12|Select_M~combout\)))) # (!\Mul|Add18C|Carry~22_combout\ & (\Registers_ALU[0]~input_o\ & (\Mul|BD12|Select_M~combout\ 
-- & \Mul|Add18B|Result\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Mul|Add18C|Carry~22_combout\,
	datac => \Mul|BD12|Select_M~combout\,
	datad => \Mul|Add18B|Result\(10),
	combout => \Mul|Add18C|Carry[11]~8_combout\);

-- Location: LCCOMB_X13_Y28_N0
\Mul|Add32D|Result[25]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(25) = \Mul|Add32D|Carry[25]~10_combout\ $ (\Mul|Add32C|Result[25]~16_combout\ $ (\Mul|Add18C|Carry~7_combout\ $ (\Mul|Add18C|Carry[11]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[25]~10_combout\,
	datab => \Mul|Add32C|Result[25]~16_combout\,
	datac => \Mul|Add18C|Carry~7_combout\,
	datad => \Mul|Add18C|Carry[11]~8_combout\,
	combout => \Mul|Add32D|Result\(25));

-- Location: LCCOMB_X6_Y34_N14
\LS|D[25]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[25]~24_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(25)))) # (!\LSReplace~0_combout\ & (\LS|D24~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LSReplace~0_combout\,
	datab => \LS|D24~q\,
	datad => LSRDataIn(25),
	combout => \LS|D[25]~24_combout\);

-- Location: FF_X6_Y34_N15
\LS|D25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[25]~24_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D25~q\);

-- Location: LCCOMB_X7_Y34_N16
\ALU_Registers[25]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~116_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D25~q\) # ((\LSR|D25~q\) # (\LS|D25~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D25~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LSR|D25~q\,
	datad => \LS|D25~q\,
	combout => \ALU_Registers[25]~116_combout\);

-- Location: LCCOMB_X7_Y31_N28
\ALU_Registers[25]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]~119_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(25))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[25]~118_combout\) # ((\ALU_Registers[25]~116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[25]~118_combout\,
	datac => \Mul|Add32D|Result\(25),
	datad => \ALU_Registers[25]~116_combout\,
	combout => \ALU_Registers[25]~119_combout\);

-- Location: LCCOMB_X7_Y31_N14
\ALU_Registers[25]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[25]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[25]~119_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[25]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[25]~119_combout\,
	datac => \ALU_Registers[25]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[25]$latch~combout\);

-- Location: IOIBUF_X20_Y73_N15
\PC_ALU[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(26),
	o => \PC_ALU[26]~input_o\);

-- Location: LCCOMB_X8_Y27_N26
\AdderInputA[26]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[26]~33_combout\ = (AddrASelector(1) & (\Registers_ALU[26]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[26]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AddrASelector(1),
	datac => \Registers_ALU[26]~input_o\,
	datad => \PC_ALU[26]~input_o\,
	combout => \AdderInputA[26]~33_combout\);

-- Location: LCCOMB_X7_Y27_N22
\AdderInputA[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(26) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[26]~33_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[26]~33_combout\,
	datac => AdderInputA(26),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(26));

-- Location: IOIBUF_X29_Y73_N8
\Registers_ALU[58]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(58),
	o => \Registers_ALU[58]~input_o\);

-- Location: LCCOMB_X4_Y24_N22
\AdderInputB[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[26]~124_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & ((!\Registers_ALU[58]~input_o\))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[19]~input_o\)))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[19]~input_o\,
	datab => \AdderInputB[28]~126_combout\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \Registers_ALU[58]~input_o\,
	combout => \AdderInputB[26]~124_combout\);

-- Location: LCCOMB_X4_Y24_N8
\AdderInputB[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(26) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (\AdderInputB[26]~124_combout\)) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((AdderInputB(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[26]~124_combout\,
	datac => AdderInputB(26),
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(26));

-- Location: LCCOMB_X7_Y23_N14
\CRAA32|Carry[26]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[26]~39_combout\ = (\CRAA32|Carry[25]~38_combout\ & ((AdderInputA(25)) # (AdderInputB(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(25),
	datac => AdderInputB(25),
	datad => \CRAA32|Carry[25]~38_combout\,
	combout => \CRAA32|Carry[26]~39_combout\);

-- Location: LCCOMB_X8_Y24_N24
\CRAA32|Carry[26]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[26]~1_combout\ = (AdderInputB(25) & AdderInputA(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputB(25),
	datad => AdderInputA(25),
	combout => \CRAA32|Carry[26]~1_combout\);

-- Location: LCCOMB_X7_Y23_N4
\CRAA32|Result[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(26) = AdderInputA(26) $ (AdderInputB(26) $ (((\CRAA32|Carry[26]~39_combout\) # (\CRAA32|Carry[26]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(26),
	datab => AdderInputB(26),
	datac => \CRAA32|Carry[26]~39_combout\,
	datad => \CRAA32|Carry[26]~1_combout\,
	combout => \CRAA32|Result\(26));

-- Location: LCCOMB_X7_Y35_N10
\InputORB[26]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[26]~29_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[58]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[58]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[26]~29_combout\);

-- Location: LCCOMB_X7_Y35_N22
\InputORB[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(26) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[26]~29_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(26),
	datac => \InputORB[26]~29_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(26));

-- Location: LCCOMB_X7_Y31_N10
\ALU_Registers[26]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~121_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[26]~input_o\) # ((InputORB(26))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[26]~input_o\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \CRAA32|Result\(26),
	datad => InputORB(26),
	combout => \ALU_Registers[26]~121_combout\);

-- Location: LCCOMB_X6_Y35_N24
\InputANDB[26]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[26]~54_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[58]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[58]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Registers_ALU[58]~input_o\,
	datac => \Control_ALU[26]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[26]~54_combout\);

-- Location: LCCOMB_X7_Y35_N8
\InputANDB[26]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[26]~55_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[26]~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \InputANDB[26]~54_combout\,
	datac => \Control_ALU[30]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[26]~55_combout\);

-- Location: LCCOMB_X7_Y35_N24
\InputANDB[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(26) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((\InputANDB[26]~55_combout\))) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (InputANDB(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputANDB(26),
	datac => \InputANDB[26]~55_combout\,
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(26));

-- Location: LCCOMB_X7_Y35_N6
\ALU_CSR[26]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[26]~18_combout\ = (\Registers_ALU[26]~input_o\ & InputANDB(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[26]~input_o\,
	datad => InputANDB(26),
	combout => \ALU_CSR[26]~18_combout\);

-- Location: LCCOMB_X7_Y31_N16
\ALU_Registers[26]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~122_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[26]~18_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[26]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[26]~121_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[26]~18_combout\,
	combout => \ALU_Registers[26]~122_combout\);

-- Location: LCCOMB_X6_Y34_N12
\LS|D[26]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[26]~25_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(26)))) # (!\LSReplace~0_combout\ & (\LS|D25~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D25~q\,
	datad => LSRDataIn(26),
	combout => \LS|D[26]~25_combout\);

-- Location: FF_X7_Y31_N9
\LS|D26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LS|D[26]~25_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D26~q\);

-- Location: LCCOMB_X7_Y31_N24
\ALU_Registers[26]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~120_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D26~q\) # ((\LS|D26~q\) # (\LSR|D26~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D26~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LS|D26~q\,
	datad => \LSR|D26~q\,
	combout => \ALU_Registers[26]~120_combout\);

-- Location: LCCOMB_X13_Y28_N26
\Mul|Add32D|Carry[26]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[26]~11_combout\ = (\Mul|Add32D|Carry[25]~10_combout\ & ((\Mul|Add32C|Result[25]~16_combout\) # (\Mul|Add18C|Carry~7_combout\ $ (\Mul|Add18C|Carry[11]~8_combout\)))) # (!\Mul|Add32D|Carry[25]~10_combout\ & 
-- (\Mul|Add32C|Result[25]~16_combout\ & (\Mul|Add18C|Carry~7_combout\ $ (\Mul|Add18C|Carry[11]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[25]~10_combout\,
	datab => \Mul|Add32C|Result[25]~16_combout\,
	datac => \Mul|Add18C|Carry~7_combout\,
	datad => \Mul|Add18C|Carry[11]~8_combout\,
	combout => \Mul|Add32D|Carry[26]~11_combout\);

-- Location: LCCOMB_X13_Y28_N16
\Mul|Add10A|Result[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(3) = \Mul|FPP12|BPP1|PartialProduct~2_combout\ $ (\Mul|Add10A|Carry~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP12|BPP1|PartialProduct~2_combout\,
	datad => \Mul|Add10A|Carry~0_combout\,
	combout => \Mul|Add10A|Result\(3));

-- Location: LCCOMB_X13_Y28_N14
\Mul|Add18C|Carry[12]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[12]~13_combout\ = (\Mul|Add10A|Result\(3) & ((\Mul|Add18C|Carry[11]~8_combout\) # (\Mul|Add18B|Carry[11]~8_combout\ $ (\Mul|Add18B|Carry~7_combout\)))) # (!\Mul|Add10A|Result\(3) & (\Mul|Add18C|Carry[11]~8_combout\ & 
-- (\Mul|Add18B|Carry[11]~8_combout\ $ (\Mul|Add18B|Carry~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[11]~8_combout\,
	datab => \Mul|Add10A|Result\(3),
	datac => \Mul|Add18B|Carry~7_combout\,
	datad => \Mul|Add18C|Carry[11]~8_combout\,
	combout => \Mul|Add18C|Carry[12]~13_combout\);

-- Location: LCCOMB_X12_Y29_N14
\Mul|Add26B|Carry[20]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[20]~32_combout\ = (\Mul|Add26A|Result\(19) & ((\Mul|Add26B|Carry[19]~30_combout\) # (\Mul|Add22|Carry~24_combout\ $ (\Mul|Add22|Carry[15]~23_combout\)))) # (!\Mul|Add26A|Result\(19) & (\Mul|Add26B|Carry[19]~30_combout\ & 
-- (\Mul|Add22|Carry~24_combout\ $ (\Mul|Add22|Carry[15]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(19),
	datab => \Mul|Add22|Carry~24_combout\,
	datac => \Mul|Add22|Carry[15]~23_combout\,
	datad => \Mul|Add26B|Carry[19]~30_combout\,
	combout => \Mul|Add26B|Carry[20]~32_combout\);

-- Location: LCCOMB_X12_Y29_N20
\Mul|Add32C|Carry[26]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[26]~27_combout\ = (\Mul|Add32C|Carry[25]~26_combout\ & ((\Mul|Add32B|Result[25]~17_combout\) # (\Mul|Add26B|Carry~29_combout\ $ (\Mul|Add26B|Carry[19]~30_combout\)))) # (!\Mul|Add32C|Carry[25]~26_combout\ & 
-- (\Mul|Add32B|Result[25]~17_combout\ & (\Mul|Add26B|Carry~29_combout\ $ (\Mul|Add26B|Carry[19]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry~29_combout\,
	datab => \Mul|Add32C|Carry[25]~26_combout\,
	datac => \Mul|Add32B|Result[25]~17_combout\,
	datad => \Mul|Add26B|Carry[19]~30_combout\,
	combout => \Mul|Add32C|Carry[26]~27_combout\);

-- Location: LCCOMB_X10_Y29_N18
\Mul|Add32B|Carry[26]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[26]~23_combout\ = (\Mul|Add32B|Carry[25]~22_combout\ & ((\Mul|Add32A|Result[25]~23_combout\) # (\Mul|Add30|Carry[23]~40_combout\ $ (\Mul|Add30|Carry~39_combout\)))) # (!\Mul|Add32B|Carry[25]~22_combout\ & 
-- (\Mul|Add32A|Result[25]~23_combout\ & (\Mul|Add30|Carry[23]~40_combout\ $ (\Mul|Add30|Carry~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[25]~22_combout\,
	datab => \Mul|Add30|Carry[23]~40_combout\,
	datac => \Mul|Add32A|Result[25]~23_combout\,
	datad => \Mul|Add30|Carry~39_combout\,
	combout => \Mul|Add32B|Carry[26]~23_combout\);

-- Location: LCCOMB_X10_Y27_N10
\Mul|FPP2|BPP22|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP22|PartialProduct~0_combout\ = (\Registers_ALU[22]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Registers_ALU[22]~input_o\,
	combout => \Mul|FPP2|BPP22|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y27_N8
\Mul|FPP2|BPP22|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP22|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP22|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Registers_ALU[21]~input_o\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP22|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP22|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y27_N24
\Mul|FPP3|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP20|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Registers_ALU[20]~input_o\ & (\Mul|BD3|Select_M~combout\))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[19]~input_o\) # ((\Registers_ALU[20]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Mul|BD3|Select_M~combout\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP3|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y27_N24
\Mul|Add30|Carry~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~41_combout\ = \Mul|FPP2|BPP22|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP20|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP22|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~41_combout\);

-- Location: LCCOMB_X7_Y27_N12
\Mul|FPP0|BPP26|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP26|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[26]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[26]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[25]~input_o\,
	combout => \Mul|FPP0|BPP26|PartialProduct~0_combout\);

-- Location: LCCOMB_X6_Y29_N16
\Mul|Add32A|Carry[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[26]~24_combout\ = (\Mul|Add32A|Carry[25]~23_combout\ & ((\Mul|FPP0|BPP25|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP23|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[25]~23_combout\ & 
-- (\Mul|FPP0|BPP25|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP23|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[25]~23_combout\,
	datab => \Mul|FPP0|BPP25|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP23|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[26]~24_combout\);

-- Location: LCCOMB_X6_Y29_N26
\Mul|FPP1|BPP24|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP24|PartialProduct~0_combout\ = (\Mul|BD1|Select_M~combout\ & ((\Registers_ALU[24]~input_o\) # ((!\Mul|BD1|Select_2M~0_combout\ & \Registers_ALU[23]~input_o\)))) # (!\Mul|BD1|Select_M~combout\ & (!\Mul|BD1|Select_2M~0_combout\ & 
-- (\Registers_ALU[23]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_M~combout\,
	datab => \Mul|BD1|Select_2M~0_combout\,
	datac => \Registers_ALU[23]~input_o\,
	datad => \Registers_ALU[24]~input_o\,
	combout => \Mul|FPP1|BPP24|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N2
\Mul|Add32A|Result[26]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[26]~24_combout\ = \Mul|FPP0|BPP26|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[26]~24_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP24|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP26|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[26]~24_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP24|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Result[26]~24_combout\);

-- Location: LCCOMB_X10_Y27_N18
\Mul|Add30|Carry[24]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[24]~42_combout\ = (\Mul|FPP2|BPP21|PartialProduct~combout\ & ((\Mul|Add30|Carry[23]~40_combout\) # (\Mul|FPP3|BPP19|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP21|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[23]~40_combout\ & (\Mul|FPP3|BPP19|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP19|PartialProduct~0_combout\,
	datab => \Mul|FPP2|BPP21|PartialProduct~combout\,
	datac => \Mul|Add30|Carry[23]~40_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry[24]~42_combout\);

-- Location: LCCOMB_X10_Y27_N16
\Mul|Add32B|Result[26]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[26]~18_combout\ = \Mul|Add32B|Carry[26]~23_combout\ $ (\Mul|Add30|Carry~41_combout\ $ (\Mul|Add32A|Result[26]~24_combout\ $ (\Mul|Add30|Carry[24]~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[26]~23_combout\,
	datab => \Mul|Add30|Carry~41_combout\,
	datac => \Mul|Add32A|Result[26]~24_combout\,
	datad => \Mul|Add30|Carry[24]~42_combout\,
	combout => \Mul|Add32B|Result[26]~18_combout\);

-- Location: LCCOMB_X12_Y31_N26
\Mul|FPP4|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP4|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N8
\Mul|FPP4|BPP18|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP18|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP18|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Registers_ALU[17]~input_o\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|FPP4|BPP18|PartialProduct~0_combout\,
	combout => \Mul|FPP4|BPP18|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y29_N28
\Mul|Add26A|Carry[20]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[20]~16_combout\ = (\Mul|FPP4|BPP17|PartialProduct~combout\ & ((\Mul|Add26A|Carry[19]~15_combout\) # (\Mul|FPP5|BPP15|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\)))) # (!\Mul|FPP4|BPP17|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[19]~15_combout\ & (\Mul|FPP5|BPP15|PartialProduct~0_combout\ $ (\Registers_ALU[43]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP5|BPP15|PartialProduct~0_combout\,
	datab => \Mul|FPP4|BPP17|PartialProduct~combout\,
	datac => \Mul|Add26A|Carry[19]~15_combout\,
	datad => \Registers_ALU[43]~input_o\,
	combout => \Mul|Add26A|Carry[20]~16_combout\);

-- Location: LCCOMB_X12_Y31_N28
\Mul|FPP5|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP16|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[16]~input_o\ & (\Mul|BD5|Select_M~combout\))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[15]~input_o\) # ((\Registers_ALU[16]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \Mul|BD5|Select_M~combout\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP5|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N30
\Mul|Add26A|Result[20]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(20) = \Registers_ALU[43]~input_o\ $ (\Mul|FPP4|BPP18|PartialProduct~combout\ $ (\Mul|Add26A|Carry[20]~16_combout\ $ (\Mul|FPP5|BPP16|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Mul|FPP4|BPP18|PartialProduct~combout\,
	datac => \Mul|Add26A|Carry[20]~16_combout\,
	datad => \Mul|FPP5|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(20));

-- Location: LCCOMB_X12_Y29_N26
\Mul|Add22|Carry[16]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[16]~25_combout\ = (\Mul|Add22|Carry[15]~23_combout\ & ((\Mul|FPP6|BPP13|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP11|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[15]~23_combout\ & 
-- (\Mul|FPP6|BPP13|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP11|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[15]~23_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP6|BPP13|PartialProduct~combout\,
	datad => \Mul|FPP7|BPP11|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry[16]~25_combout\);

-- Location: LCCOMB_X9_Y30_N30
\Mul|FPP7|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP12|PartialProduct~0_combout\ = (\Mul|BD7|Select_M~combout\ & ((\Registers_ALU[12]~input_o\) # ((!\Mul|BD7|Select_2M~0_combout\ & \Registers_ALU[11]~input_o\)))) # (!\Mul|BD7|Select_M~combout\ & (((!\Mul|BD7|Select_2M~0_combout\ & 
-- \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_M~combout\,
	datab => \Registers_ALU[12]~input_o\,
	datac => \Mul|BD7|Select_2M~0_combout\,
	datad => \Registers_ALU[11]~input_o\,
	combout => \Mul|FPP7|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N2
\Mul|FPP6|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[13]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[44]~input_o\,
	datac => \Registers_ALU[13]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N8
\Mul|FPP6|BPP14|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP14|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP14|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[14]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD6|Select_M~combout\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[14]~input_o\,
	datad => \Mul|FPP6|BPP14|PartialProduct~0_combout\,
	combout => \Mul|FPP6|BPP14|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y29_N20
\Mul|Add22|Carry~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~26_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP12|PartialProduct~0_combout\ $ (\Mul|FPP6|BPP14|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP7|BPP12|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP14|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~26_combout\);

-- Location: LCCOMB_X13_Y29_N18
\Mul|Add26B|Carry~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~31_combout\ = \Mul|Add26A|Result\(20) $ (\Mul|Add22|Carry[16]~25_combout\ $ (\Mul|Add22|Carry~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add26A|Result\(20),
	datac => \Mul|Add22|Carry[16]~25_combout\,
	datad => \Mul|Add22|Carry~26_combout\,
	combout => \Mul|Add26B|Carry~31_combout\);

-- Location: LCCOMB_X13_Y29_N28
\Mul|Add32C|Result[26]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[26]~17_combout\ = \Mul|Add26B|Carry[20]~32_combout\ $ (\Mul|Add32C|Carry[26]~27_combout\ $ (\Mul|Add32B|Result[26]~18_combout\ $ (\Mul|Add26B|Carry~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[20]~32_combout\,
	datab => \Mul|Add32C|Carry[26]~27_combout\,
	datac => \Mul|Add32B|Result[26]~18_combout\,
	datad => \Mul|Add26B|Carry~31_combout\,
	combout => \Mul|Add32C|Result[26]~17_combout\);

-- Location: LCCOMB_X13_Y26_N6
\Mul|Add18B|Carry[12]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[12]~9_combout\ = (\Mul|Add18A|Result\(11) & ((\Mul|Add18B|Carry[11]~8_combout\) # (\Mul|Add14|Carry~8_combout\ $ (\Mul|Add14|Carry[7]~7_combout\)))) # (!\Mul|Add18A|Result\(11) & (\Mul|Add18B|Carry[11]~8_combout\ & 
-- (\Mul|Add14|Carry~8_combout\ $ (\Mul|Add14|Carry[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Result\(11),
	datab => \Mul|Add14|Carry~8_combout\,
	datac => \Mul|Add18B|Carry[11]~8_combout\,
	datad => \Mul|Add14|Carry[7]~7_combout\,
	combout => \Mul|Add18B|Carry[12]~9_combout\);

-- Location: LCCOMB_X13_Y26_N8
\Mul|Add14|Carry[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[8]~9_combout\ = (\Mul|FPP10|BPP5|PartialProduct~combout\ & ((\Mul|Add14|Carry[7]~7_combout\) # (\Mul|FPP11|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\)))) # (!\Mul|FPP10|BPP5|PartialProduct~combout\ & 
-- (\Mul|Add14|Carry[7]~7_combout\ & (\Mul|FPP11|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP3|PartialProduct~0_combout\,
	datab => \Mul|FPP10|BPP5|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|Add14|Carry[7]~7_combout\,
	combout => \Mul|Add14|Carry[8]~9_combout\);

-- Location: LCCOMB_X11_Y27_N0
\Mul|Add32D|Result[31]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~5_combout\ = \Registers_ALU[51]~input_o\ $ (\Registers_ALU[49]~input_o\ $ (\Registers_ALU[53]~input_o\ $ (\Registers_ALU[55]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[51]~input_o\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Registers_ALU[55]~input_o\,
	combout => \Mul|Add32D|Result[31]~5_combout\);

-- Location: LCCOMB_X11_Y27_N2
\Mul|Add32D|Result[31]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~6_combout\ = \Registers_ALU[57]~input_o\ $ (\Mul|Add32D|Result[31]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[57]~input_o\,
	datad => \Mul|Add32D|Result[31]~5_combout\,
	combout => \Mul|Add32D|Result[31]~6_combout\);

-- Location: LCCOMB_X13_Y27_N2
\Mul|FPP11|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (((\Registers_ALU[4]~input_o\ & \Mul|BD11|Select_M~combout\)) # (!\Mul|BD11|Select_2M~0_combout\))) # (!\Registers_ALU[3]~input_o\ & (((\Registers_ALU[4]~input_o\ & 
-- \Mul|BD11|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datab => \Mul|BD11|Select_2M~0_combout\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N16
\Mul|Add18A|Carry[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[12]~8_combout\ = (\Mul|FPP8|BPP9|PartialProduct~combout\ & ((\Mul|Add18A|Carry[11]~7_combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP7|PartialProduct~0_combout\)))) # (!\Mul|FPP8|BPP9|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[11]~7_combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP7|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP9|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|Add18A|Carry[11]~7_combout\,
	datad => \Mul|FPP9|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[12]~8_combout\);

-- Location: LCCOMB_X13_Y30_N2
\Mul|BD13|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD13|Select_M~combout\ = \Registers_ALU[57]~input_o\ $ (\Registers_ALU[58]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[57]~input_o\,
	datad => \Registers_ALU[58]~input_o\,
	combout => \Mul|BD13|Select_M~combout\);

-- Location: LCCOMB_X12_Y28_N18
\Mul|FPP9|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (((\Registers_ALU[8]~input_o\ & \Mul|BD9|Select_M~combout\)) # (!\Mul|BD9|Select_2M~0_combout\))) # (!\Registers_ALU[7]~input_o\ & (((\Registers_ALU[8]~input_o\ & 
-- \Mul|BD9|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|BD9|Select_2M~0_combout\,
	datac => \Registers_ALU[8]~input_o\,
	datad => \Mul|BD9|Select_M~combout\,
	combout => \Mul|FPP9|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y28_N16
\Mul|Add18C|Carry~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~10_combout\ = \Mul|Add18A|Carry[12]~8_combout\ $ (\Mul|FPP9|BPP8|PartialProduct~0_combout\ $ (((\Registers_ALU[0]~input_o\ & \Mul|BD13|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[12]~8_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Mul|BD13|Select_M~combout\,
	datad => \Mul|FPP9|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add18C|Carry~10_combout\);

-- Location: LCCOMB_X10_Y24_N12
\Mul|FPP10|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP6|PartialProduct~0_combout\ = (\Mul|BD10|Select_2M~0_combout\ & (\Registers_ALU[6]~input_o\ & ((\Mul|BD10|Select_M~combout\)))) # (!\Mul|BD10|Select_2M~0_combout\ & ((\Registers_ALU[5]~input_o\) # ((\Registers_ALU[6]~input_o\ & 
-- \Mul|BD10|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD10|Select_2M~0_combout\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[5]~input_o\,
	datad => \Mul|BD10|Select_M~combout\,
	combout => \Mul|FPP10|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y30_N12
\Mul|FPP8|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP10|PartialProduct~0_combout\ = (\Mul|BD8|Select_2M~0_combout\ & (\Registers_ALU[10]~input_o\ & (\Mul|BD8|Select_M~combout\))) # (!\Mul|BD8|Select_2M~0_combout\ & ((\Registers_ALU[9]~input_o\) # ((\Registers_ALU[10]~input_o\ & 
-- \Mul|BD8|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Mul|BD8|Select_M~combout\,
	datad => \Registers_ALU[9]~input_o\,
	combout => \Mul|FPP8|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y28_N4
\Mul|Add18C|Carry~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~9_combout\ = \Mul|FPP10|BPP6|PartialProduct~0_combout\ $ (\Mul|FPP8|BPP10|PartialProduct~0_combout\ $ (((!\Mul|Add10A|Carry~0_combout\) # (!\Mul|FPP12|BPP1|PartialProduct~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP10|BPP6|PartialProduct~0_combout\,
	datab => \Mul|FPP12|BPP1|PartialProduct~2_combout\,
	datac => \Mul|FPP8|BPP10|PartialProduct~0_combout\,
	datad => \Mul|Add10A|Carry~0_combout\,
	combout => \Mul|Add18C|Carry~9_combout\);

-- Location: LCCOMB_X13_Y27_N0
\Mul|FPP12|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & ((\Mul|FPP12|BPP1|PartialProduct~0_combout\) # ((\Registers_ALU[2]~input_o\ & \Mul|BD12|Select_M~combout\)))) # (!\Registers_ALU[1]~input_o\ & (\Registers_ALU[2]~input_o\ & 
-- (\Mul|BD12|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[1]~input_o\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Mul|BD12|Select_M~combout\,
	datad => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y28_N2
\Mul|Add18C|Carry~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~11_combout\ = \Mul|FPP11|BPP4|PartialProduct~0_combout\ $ (\Mul|Add18C|Carry~10_combout\ $ (\Mul|Add18C|Carry~9_combout\ $ (\Mul|FPP12|BPP2|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP4|PartialProduct~0_combout\,
	datab => \Mul|Add18C|Carry~10_combout\,
	datac => \Mul|Add18C|Carry~9_combout\,
	datad => \Mul|FPP12|BPP2|PartialProduct~0_combout\,
	combout => \Mul|Add18C|Carry~11_combout\);

-- Location: LCCOMB_X12_Y28_N24
\Mul|Add18C|Carry~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~12_combout\ = \Mul|Add18B|Carry[12]~9_combout\ $ (\Mul|Add14|Carry[8]~9_combout\ $ (\Mul|Add32D|Result[31]~6_combout\ $ (\Mul|Add18C|Carry~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[12]~9_combout\,
	datab => \Mul|Add14|Carry[8]~9_combout\,
	datac => \Mul|Add32D|Result[31]~6_combout\,
	datad => \Mul|Add18C|Carry~11_combout\,
	combout => \Mul|Add18C|Carry~12_combout\);

-- Location: LCCOMB_X13_Y28_N20
\Mul|Add32D|Result[26]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(26) = \Mul|Add32D|Carry[26]~11_combout\ $ (\Mul|Add18C|Carry[12]~13_combout\ $ (\Mul|Add32C|Result[26]~17_combout\ $ (\Mul|Add18C|Carry~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[26]~11_combout\,
	datab => \Mul|Add18C|Carry[12]~13_combout\,
	datac => \Mul|Add32C|Result[26]~17_combout\,
	datad => \Mul|Add18C|Carry~12_combout\,
	combout => \Mul|Add32D|Result\(26));

-- Location: LCCOMB_X7_Y31_N6
\ALU_Registers[26]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]~123_combout\ = (\Control_ALU[31]~input_o\ & (((!\Mul|Add32D|Result\(26))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[26]~122_combout\) # ((\ALU_Registers[26]~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \ALU_Registers[26]~122_combout\,
	datac => \ALU_Registers[26]~120_combout\,
	datad => \Mul|Add32D|Result\(26),
	combout => \ALU_Registers[26]~123_combout\);

-- Location: LCCOMB_X7_Y31_N20
\ALU_Registers[26]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[26]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[26]~123_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[26]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[26]~123_combout\,
	datab => \ALU_Registers[26]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[26]$latch~combout\);

-- Location: IOIBUF_X1_Y0_N22
\PC_ALU[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(27),
	o => \PC_ALU[27]~input_o\);

-- Location: LCCOMB_X5_Y23_N4
\AdderInputA[27]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[27]~6_combout\ = (AddrASelector(1) & (\Registers_ALU[27]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[27]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datab => \Registers_ALU[27]~input_o\,
	datad => \PC_ALU[27]~input_o\,
	combout => \AdderInputA[27]~6_combout\);

-- Location: LCCOMB_X5_Y23_N24
\AdderInputA[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(27) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[27]~6_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[27]~6_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	datad => AdderInputA(27),
	combout => AdderInputA(27));

-- Location: LCCOMB_X7_Y23_N8
\CRAA32|Carry[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[27]~40_combout\ = (AdderInputA(26) & ((\CRAA32|Carry[26]~1_combout\) # ((\CRAA32|Carry[26]~39_combout\) # (AdderInputB(26))))) # (!AdderInputA(26) & (AdderInputB(26) & ((\CRAA32|Carry[26]~1_combout\) # (\CRAA32|Carry[26]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(26),
	datab => \CRAA32|Carry[26]~1_combout\,
	datac => \CRAA32|Carry[26]~39_combout\,
	datad => AdderInputB(26),
	combout => \CRAA32|Carry[27]~40_combout\);

-- Location: IOIBUF_X0_Y25_N22
\Registers_ALU[59]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(59),
	o => \Registers_ALU[59]~input_o\);

-- Location: LCCOMB_X4_Y24_N30
\AdderInputB[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[27]~27_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & ((!\Registers_ALU[59]~input_o\))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[20]~input_o\)))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[20]~input_o\,
	datab => \AdderInputB[28]~126_combout\,
	datac => \AdderInputB[29]~24_combout\,
	datad => \Registers_ALU[59]~input_o\,
	combout => \AdderInputB[27]~27_combout\);

-- Location: LCCOMB_X4_Y24_N14
\AdderInputB[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(27) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[27]~27_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(27),
	datac => \AdderInputB[27]~27_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(27));

-- Location: LCCOMB_X7_Y23_N30
\CRAA32|Result[27]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[27]~14_combout\ = AdderInputA(27) $ (\CRAA32|Carry[27]~40_combout\ $ (AdderInputB(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(27),
	datab => \CRAA32|Carry[27]~40_combout\,
	datac => AdderInputB(27),
	combout => \CRAA32|Result[27]~14_combout\);

-- Location: LCCOMB_X7_Y28_N16
\InputORB[27]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[27]~30_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[59]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[59]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[27]~30_combout\);

-- Location: LCCOMB_X7_Y28_N18
\InputORB[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(27) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[27]~30_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputORB[27]~30_combout\,
	datac => InputORB(27),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(27));

-- Location: LCCOMB_X7_Y28_N0
\ALU_Registers[27]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~125_combout\ = (\ALU_Registers[22]~1_combout\ & (((\Registers_ALU[27]~input_o\) # (InputORB(27))))) # (!\ALU_Registers[22]~1_combout\ & (\CRAA32|Result[27]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[27]~14_combout\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \Registers_ALU[27]~input_o\,
	datad => InputORB(27),
	combout => \ALU_Registers[27]~125_combout\);

-- Location: LCCOMB_X3_Y30_N14
\InputANDB[27]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[27]~56_combout\ = (\Control_ALU[26]~input_o\ & (((\Registers_ALU[59]~input_o\)))) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & ((\Registers_ALU[59]~input_o\))) # (!\Control_ALU[28]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[26]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Registers_ALU[59]~input_o\,
	combout => \InputANDB[27]~56_combout\);

-- Location: LCCOMB_X3_Y30_N20
\InputANDB[27]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[27]~57_combout\ = (\Control_ALU[30]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & ((\IR_ALU[12]~input_o\))) # (!\Control_ALU[31]~input_o\ & (\InputANDB[27]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[30]~input_o\,
	datab => \InputANDB[27]~56_combout\,
	datac => \IR_ALU[12]~input_o\,
	datad => \Control_ALU[31]~input_o\,
	combout => \InputANDB[27]~57_combout\);

-- Location: LCCOMB_X6_Y28_N28
\InputANDB[27]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(27) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[27]~57_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[27]~57_combout\,
	datab => InputANDB(27),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(27));

-- Location: LCCOMB_X7_Y28_N6
\ALU_CSR[27]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[27]~19_combout\ = (\Registers_ALU[27]~input_o\ & InputANDB(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[27]~input_o\,
	datad => InputANDB(27),
	combout => \ALU_CSR[27]~19_combout\);

-- Location: LCCOMB_X7_Y28_N30
\ALU_Registers[27]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~126_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[27]~19_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[27]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[27]~125_combout\,
	datad => \ALU_CSR[27]~19_combout\,
	combout => \ALU_Registers[27]~126_combout\);

-- Location: LCCOMB_X13_Y28_N22
\Mul|FPP12|BPP2|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP2|PartialProduct~combout\ = \Mul|FPP12|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[57]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP2|PartialProduct~0_combout\,
	datac => \Registers_ALU[57]~input_o\,
	combout => \Mul|FPP12|BPP2|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y30_N20
\Mul|FPP13|BPP0|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP0|PartialProduct~combout\ = \Registers_ALU[59]~input_o\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[57]~input_o\ $ (\Registers_ALU[58]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[59]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP0|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y28_N6
\Mul|Add10A|Carry[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry[5]~1_combout\ = (\Mul|FPP12|BPP2|PartialProduct~combout\ & ((\Mul|FPP13|BPP0|PartialProduct~combout\) # ((\Mul|FPP12|BPP1|PartialProduct~2_combout\ & \Mul|Add10A|Carry~0_combout\)))) # (!\Mul|FPP12|BPP2|PartialProduct~combout\ & 
-- (\Mul|FPP12|BPP1|PartialProduct~2_combout\ & (\Mul|FPP13|BPP0|PartialProduct~combout\ & \Mul|Add10A|Carry~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP2|PartialProduct~combout\,
	datab => \Mul|FPP12|BPP1|PartialProduct~2_combout\,
	datac => \Mul|FPP13|BPP0|PartialProduct~combout\,
	datad => \Mul|Add10A|Carry~0_combout\,
	combout => \Mul|Add10A|Carry[5]~1_combout\);

-- Location: LCCOMB_X13_Y26_N2
\Mul|FPP12|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[3]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y26_N12
\Mul|FPP12|BPP3|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP3|PartialProduct~combout\ = \Registers_ALU[57]~input_o\ $ (((\Mul|FPP12|BPP3|PartialProduct~0_combout\) # ((\Mul|FPP12|BPP1|PartialProduct~0_combout\ & \Registers_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Mul|FPP12|BPP3|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP3|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y30_N6
\Mul|FPP13|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[59]~input_o\ & (!\Registers_ALU[57]~input_o\ & !\Registers_ALU[58]~input_o\)) # (!\Registers_ALU[59]~input_o\ & (\Registers_ALU[57]~input_o\ & \Registers_ALU[58]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[59]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Registers_ALU[58]~input_o\,
	combout => \Mul|FPP13|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y30_N24
\Mul|FPP13|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP1|PartialProduct~1_combout\ = (\Mul|FPP13|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[0]~input_o\) # ((\Registers_ALU[1]~input_o\ & \Mul|BD13|Select_M~combout\)))) # (!\Mul|FPP13|BPP1|PartialProduct~0_combout\ & 
-- (\Registers_ALU[1]~input_o\ & ((\Mul|BD13|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|BD13|Select_M~combout\,
	combout => \Mul|FPP13|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X14_Y30_N20
\Mul|Add10A|Result[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(5) = \Mul|Add10A|Carry[5]~1_combout\ $ (\Mul|FPP12|BPP3|PartialProduct~combout\ $ (\Registers_ALU[59]~input_o\ $ (\Mul|FPP13|BPP1|PartialProduct~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|Carry[5]~1_combout\,
	datab => \Mul|FPP12|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|FPP13|BPP1|PartialProduct~1_combout\,
	combout => \Mul|Add10A|Result\(5));

-- Location: LCCOMB_X13_Y28_N4
\Mul|Add10A|Result[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(4) = \Mul|FPP12|BPP2|PartialProduct~combout\ $ (\Mul|FPP13|BPP0|PartialProduct~combout\ $ (((!\Mul|Add10A|Carry~0_combout\) # (!\Mul|FPP12|BPP1|PartialProduct~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP2|PartialProduct~combout\,
	datab => \Mul|FPP12|BPP1|PartialProduct~2_combout\,
	datac => \Mul|FPP13|BPP0|PartialProduct~combout\,
	datad => \Mul|Add10A|Carry~0_combout\,
	combout => \Mul|Add10A|Result\(4));

-- Location: LCCOMB_X12_Y28_N14
\Mul|Add14|Carry~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~10_combout\ = \Mul|FPP11|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[53]~input_o\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP10|BPP6|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP4|PartialProduct~0_combout\,
	datab => \Registers_ALU[53]~input_o\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP10|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~10_combout\);

-- Location: LCCOMB_X7_Y30_N18
\Mul|FPP8|BPP10|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP10|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (\Mul|FPP8|BPP10|PartialProduct~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datad => \Mul|FPP8|BPP10|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP10|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y28_N20
\Mul|Add18A|Result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(12) = \Mul|Add18A|Carry[12]~8_combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP8|BPP10|PartialProduct~combout\ $ (\Mul|FPP9|BPP8|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[12]~8_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP10|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(12));

-- Location: LCCOMB_X12_Y28_N22
\Mul|Add18B|Carry[13]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[13]~10_combout\ = (\Mul|Add18B|Carry[12]~9_combout\ & ((\Mul|Add18A|Result\(12)) # (\Mul|Add14|Carry~10_combout\ $ (\Mul|Add14|Carry[8]~9_combout\)))) # (!\Mul|Add18B|Carry[12]~9_combout\ & (\Mul|Add18A|Result\(12) & 
-- (\Mul|Add14|Carry~10_combout\ $ (\Mul|Add14|Carry[8]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[12]~9_combout\,
	datab => \Mul|Add14|Carry~10_combout\,
	datac => \Mul|Add14|Carry[8]~9_combout\,
	datad => \Mul|Add18A|Result\(12),
	combout => \Mul|Add18B|Carry[13]~10_combout\);

-- Location: LCCOMB_X13_Y25_N8
\Mul|FPP10|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[52]~input_o\,
	datac => \Registers_ALU[7]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N14
\Mul|FPP10|BPP7|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP7|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP7|PartialProduct~0_combout\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Mul|FPP10|BPP7|PartialProduct~0_combout\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP7|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y27_N18
\Mul|FPP11|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & ((\Mul|BD11|Select_M~combout\) # ((!\Mul|BD11|Select_2M~0_combout\ & \Registers_ALU[4]~input_o\)))) # (!\Registers_ALU[5]~input_o\ & (!\Mul|BD11|Select_2M~0_combout\ & 
-- (\Registers_ALU[4]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datab => \Mul|BD11|Select_2M~0_combout\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y27_N12
\Mul|Add14|Carry~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~12_combout\ = \Mul|FPP10|BPP7|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP5|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP7|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~12_combout\);

-- Location: LCCOMB_X10_Y24_N18
\Mul|FPP10|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP6|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (\Mul|FPP10|BPP6|PartialProduct~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[53]~input_o\,
	datad => \Mul|FPP10|BPP6|PartialProduct~0_combout\,
	combout => \Mul|FPP10|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y28_N8
\Mul|Add14|Carry[9]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[9]~11_combout\ = (\Mul|Add14|Carry[8]~9_combout\ & ((\Mul|FPP10|BPP6|PartialProduct~combout\) # (\Mul|FPP11|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\)))) # (!\Mul|Add14|Carry[8]~9_combout\ & 
-- (\Mul|FPP10|BPP6|PartialProduct~combout\ & (\Mul|FPP11|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP4|PartialProduct~0_combout\,
	datab => \Mul|Add14|Carry[8]~9_combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP10|BPP6|PartialProduct~combout\,
	combout => \Mul|Add14|Carry[9]~11_combout\);

-- Location: LCCOMB_X12_Y28_N10
\Mul|Add18A|Carry[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[13]~9_combout\ = (\Mul|Add18A|Carry[12]~8_combout\ & ((\Mul|FPP8|BPP10|PartialProduct~combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP8|PartialProduct~0_combout\)))) # (!\Mul|Add18A|Carry[12]~8_combout\ & 
-- (\Mul|FPP8|BPP10|PartialProduct~combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP8|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[12]~8_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP10|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[13]~9_combout\);

-- Location: LCCOMB_X11_Y26_N10
\Mul|FPP8|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP11|PartialProduct~0_combout\ = (\Registers_ALU[11]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[47]~input_o\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Registers_ALU[48]~input_o\,
	combout => \Mul|FPP8|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y26_N8
\Mul|FPP8|BPP11|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP11|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP11|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[10]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[49]~input_o\,
	datab => \Mul|BD8|Select_2M~0_combout\,
	datac => \Registers_ALU[10]~input_o\,
	datad => \Mul|FPP8|BPP11|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP11|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y27_N0
\Mul|FPP9|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP9|PartialProduct~0_combout\ = (\Mul|BD9|Select_2M~0_combout\ & (\Mul|BD9|Select_M~combout\ & (\Registers_ALU[9]~input_o\))) # (!\Mul|BD9|Select_2M~0_combout\ & ((\Registers_ALU[8]~input_o\) # ((\Mul|BD9|Select_M~combout\ & 
-- \Registers_ALU[9]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_2M~0_combout\,
	datab => \Mul|BD9|Select_M~combout\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Registers_ALU[8]~input_o\,
	combout => \Mul|FPP9|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y28_N12
\Mul|Add18A|Result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(13) = \Mul|Add18A|Carry[13]~9_combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP8|BPP11|PartialProduct~combout\ $ (\Mul|FPP9|BPP9|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[13]~9_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP11|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(13));

-- Location: LCCOMB_X12_Y28_N6
\Mul|Add18B|Result[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(13) = \Mul|Add18B|Carry[13]~10_combout\ $ (\Mul|Add14|Carry~12_combout\ $ (\Mul|Add14|Carry[9]~11_combout\ $ (\Mul|Add18A|Result\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[13]~10_combout\,
	datab => \Mul|Add14|Carry~12_combout\,
	datac => \Mul|Add14|Carry[9]~11_combout\,
	datad => \Mul|Add18A|Result\(13),
	combout => \Mul|Add18B|Result\(13));

-- Location: LCCOMB_X14_Y28_N10
\Mul|Add18C|Carry~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~24_combout\ = \Mul|Add10A|Result\(5) $ (\Mul|Add18B|Result\(13) $ (((\Registers_ALU[59]~input_o\ & !\Mul|Add10A|Result\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[59]~input_o\,
	datab => \Mul|Add10A|Result\(5),
	datac => \Mul|Add10A|Result\(4),
	datad => \Mul|Add18B|Result\(13),
	combout => \Mul|Add18C|Carry~24_combout\);

-- Location: LCCOMB_X13_Y28_N28
\Mul|Add32D|Carry[27]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[27]~12_combout\ = (\Mul|Add32D|Carry[26]~11_combout\ & ((\Mul|Add32C|Result[26]~17_combout\) # (\Mul|Add18C|Carry[12]~13_combout\ $ (!\Mul|Add18C|Carry~12_combout\)))) # (!\Mul|Add32D|Carry[26]~11_combout\ & 
-- (\Mul|Add32C|Result[26]~17_combout\ & (\Mul|Add18C|Carry[12]~13_combout\ $ (!\Mul|Add18C|Carry~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[26]~11_combout\,
	datab => \Mul|Add18C|Carry[12]~13_combout\,
	datac => \Mul|Add32C|Result[26]~17_combout\,
	datad => \Mul|Add18C|Carry~12_combout\,
	combout => \Mul|Add32D|Carry[27]~12_combout\);

-- Location: LCCOMB_X13_Y29_N12
\Mul|Add32C|Carry[27]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[27]~28_combout\ = (\Mul|Add32C|Carry[26]~27_combout\ & ((\Mul|Add32B|Result[26]~18_combout\) # (\Mul|Add26B|Carry[20]~32_combout\ $ (\Mul|Add26B|Carry~31_combout\)))) # (!\Mul|Add32C|Carry[26]~27_combout\ & 
-- (\Mul|Add32B|Result[26]~18_combout\ & (\Mul|Add26B|Carry[20]~32_combout\ $ (\Mul|Add26B|Carry~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[20]~32_combout\,
	datab => \Mul|Add32C|Carry[26]~27_combout\,
	datac => \Mul|Add32B|Result[26]~18_combout\,
	datad => \Mul|Add26B|Carry~31_combout\,
	combout => \Mul|Add32C|Carry[27]~28_combout\);

-- Location: LCCOMB_X10_Y27_N22
\Mul|Add32B|Carry[27]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[27]~24_combout\ = (\Mul|Add32B|Carry[26]~23_combout\ & ((\Mul|Add32A|Result[26]~24_combout\) # (\Mul|Add30|Carry~41_combout\ $ (\Mul|Add30|Carry[24]~42_combout\)))) # (!\Mul|Add32B|Carry[26]~23_combout\ & 
-- (\Mul|Add32A|Result[26]~24_combout\ & (\Mul|Add30|Carry~41_combout\ $ (\Mul|Add30|Carry[24]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[26]~23_combout\,
	datab => \Mul|Add30|Carry~41_combout\,
	datac => \Mul|Add32A|Result[26]~24_combout\,
	datad => \Mul|Add30|Carry[24]~42_combout\,
	combout => \Mul|Add32B|Carry[27]~24_combout\);

-- Location: LCCOMB_X10_Y29_N28
\Mul|FPP2|BPP23|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP23|PartialProduct~0_combout\ = (\Registers_ALU[23]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[23]~input_o\,
	combout => \Mul|FPP2|BPP23|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y29_N26
\Mul|FPP2|BPP23|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP23|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP23|PartialProduct~0_combout\) # ((\Registers_ALU[22]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[22]~input_o\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[37]~input_o\,
	datad => \Mul|FPP2|BPP23|PartialProduct~0_combout\,
	combout => \Mul|FPP2|BPP23|PartialProduct~combout\);

-- Location: LCCOMB_X10_Y27_N14
\Mul|FPP3|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP21|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[21]~input_o\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[20]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[20]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP3|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y27_N0
\Mul|Add30|Carry~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~43_combout\ = \Mul|FPP2|BPP23|PartialProduct~combout\ $ (\Mul|FPP3|BPP21|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP23|PartialProduct~combout\,
	datab => \Mul|FPP3|BPP21|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry~43_combout\);

-- Location: LCCOMB_X8_Y28_N22
\Mul|FPP1|BPP25|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP25|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (((\Registers_ALU[25]~input_o\ & \Mul|BD1|Select_M~combout\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[24]~input_o\) # ((\Registers_ALU[25]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[24]~input_o\,
	datac => \Registers_ALU[25]~input_o\,
	datad => \Mul|BD1|Select_M~combout\,
	combout => \Mul|FPP1|BPP25|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N0
\Mul|FPP0|BPP27|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP27|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[27]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[26]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[26]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[27]~input_o\,
	combout => \Mul|FPP0|BPP27|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N6
\Mul|Add32A|Carry[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[27]~25_combout\ = (\Mul|FPP0|BPP26|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[26]~24_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP24|PartialProduct~0_combout\)))) # (!\Mul|FPP0|BPP26|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[26]~24_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP24|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP26|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[26]~24_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP24|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[27]~25_combout\);

-- Location: LCCOMB_X7_Y27_N28
\Mul|Add32A|Result[27]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[27]~25_combout\ = \Mul|FPP1|BPP25|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP27|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\ $ (\Mul|Add32A|Carry[27]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP25|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP27|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[27]~25_combout\,
	combout => \Mul|Add32A|Result[27]~25_combout\);

-- Location: LCCOMB_X10_Y27_N28
\Mul|Add30|Carry[25]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[25]~44_combout\ = (\Mul|FPP2|BPP22|PartialProduct~combout\ & ((\Mul|Add30|Carry[24]~42_combout\) # (\Mul|FPP3|BPP20|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP22|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[24]~42_combout\ & (\Mul|FPP3|BPP20|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP22|PartialProduct~combout\,
	datab => \Mul|Add30|Carry[24]~42_combout\,
	datac => \Mul|FPP3|BPP20|PartialProduct~0_combout\,
	datad => \Registers_ALU[39]~input_o\,
	combout => \Mul|Add30|Carry[25]~44_combout\);

-- Location: LCCOMB_X10_Y27_N30
\Mul|Add32B|Result[27]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[27]~19_combout\ = \Mul|Add32B|Carry[27]~24_combout\ $ (\Mul|Add30|Carry~43_combout\ $ (\Mul|Add32A|Result[27]~25_combout\ $ (\Mul|Add30|Carry[25]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[27]~24_combout\,
	datab => \Mul|Add30|Carry~43_combout\,
	datac => \Mul|Add32A|Result[27]~25_combout\,
	datad => \Mul|Add30|Carry[25]~44_combout\,
	combout => \Mul|Add32B|Result[27]~19_combout\);

-- Location: LCCOMB_X13_Y29_N22
\Mul|Add22|Carry[17]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[17]~27_combout\ = (\Mul|Add22|Carry[16]~25_combout\ & ((\Mul|FPP6|BPP14|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP12|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[16]~25_combout\ & 
-- (\Mul|FPP6|BPP14|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP12|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|FPP7|BPP12|PartialProduct~0_combout\,
	datac => \Mul|Add22|Carry[16]~25_combout\,
	datad => \Mul|FPP6|BPP14|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[17]~27_combout\);

-- Location: LCCOMB_X11_Y29_N30
\Mul|FPP7|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP13|PartialProduct~0_combout\ = (\Mul|BD7|Select_2M~0_combout\ & (((\Mul|BD7|Select_M~combout\ & \Registers_ALU[13]~input_o\)))) # (!\Mul|BD7|Select_2M~0_combout\ & ((\Registers_ALU[12]~input_o\) # ((\Mul|BD7|Select_M~combout\ & 
-- \Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_2M~0_combout\,
	datab => \Registers_ALU[12]~input_o\,
	datac => \Mul|BD7|Select_M~combout\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP7|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N6
\Mul|FPP6|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[14]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N4
\Mul|FPP6|BPP15|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP15|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP15|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP15|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[15]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP15|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y29_N16
\Mul|Add22|Carry~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~28_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP13|PartialProduct~0_combout\ $ (\Mul|FPP6|BPP15|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP7|BPP13|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP15|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~28_combout\);

-- Location: LCCOMB_X12_Y31_N6
\Mul|Add26A|Carry[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[21]~17_combout\ = (\Mul|FPP4|BPP18|PartialProduct~combout\ & ((\Mul|Add26A|Carry[20]~16_combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP16|PartialProduct~0_combout\)))) # (!\Mul|FPP4|BPP18|PartialProduct~combout\ & 
-- (\Mul|Add26A|Carry[20]~16_combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP16|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Mul|FPP4|BPP18|PartialProduct~combout\,
	datac => \Mul|Add26A|Carry[20]~16_combout\,
	datad => \Mul|FPP5|BPP16|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[21]~17_combout\);

-- Location: LCCOMB_X12_Y31_N2
\Mul|FPP4|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[19]~input_o\ & (\Registers_ALU[40]~input_o\ $ (\Registers_ALU[39]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[40]~input_o\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP4|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N16
\Mul|FPP4|BPP19|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP19|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP19|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[41]~input_o\,
	datab => \Mul|FPP4|BPP19|PartialProduct~0_combout\,
	datac => \Mul|BD4|Select_2M~0_combout\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP4|BPP19|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y31_N24
\Mul|FPP5|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP17|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[17]~input_o\ & (\Mul|BD5|Select_M~combout\))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[16]~input_o\) # ((\Registers_ALU[17]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[17]~input_o\,
	datac => \Mul|BD5|Select_M~combout\,
	datad => \Registers_ALU[16]~input_o\,
	combout => \Mul|FPP5|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N0
\Mul|Add26A|Result[21]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(21) = \Mul|Add26A|Carry[21]~17_combout\ $ (\Mul|FPP4|BPP19|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP17|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[21]~17_combout\,
	datab => \Mul|FPP4|BPP19|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP17|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(21));

-- Location: LCCOMB_X13_Y29_N26
\Mul|Add26B|Carry~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~33_combout\ = \Mul|Add22|Carry[17]~27_combout\ $ (\Mul|Add22|Carry~28_combout\ $ (\Mul|Add26A|Result\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[17]~27_combout\,
	datab => \Mul|Add22|Carry~28_combout\,
	datac => \Mul|Add26A|Result\(21),
	combout => \Mul|Add26B|Carry~33_combout\);

-- Location: LCCOMB_X13_Y29_N10
\Mul|Add26B|Carry[21]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[21]~34_combout\ = (\Mul|Add26B|Carry[20]~32_combout\ & ((\Mul|Add26A|Result\(20)) # (\Mul|Add22|Carry[16]~25_combout\ $ (\Mul|Add22|Carry~26_combout\)))) # (!\Mul|Add26B|Carry[20]~32_combout\ & (\Mul|Add26A|Result\(20) & 
-- (\Mul|Add22|Carry[16]~25_combout\ $ (\Mul|Add22|Carry~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[20]~32_combout\,
	datab => \Mul|Add26A|Result\(20),
	datac => \Mul|Add22|Carry[16]~25_combout\,
	datad => \Mul|Add22|Carry~26_combout\,
	combout => \Mul|Add26B|Carry[21]~34_combout\);

-- Location: LCCOMB_X13_Y29_N8
\Mul|Add32C|Result[27]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[27]~18_combout\ = \Mul|Add32C|Carry[27]~28_combout\ $ (\Mul|Add32B|Result[27]~19_combout\ $ (\Mul|Add26B|Carry~33_combout\ $ (\Mul|Add26B|Carry[21]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[27]~28_combout\,
	datab => \Mul|Add32B|Result[27]~19_combout\,
	datac => \Mul|Add26B|Carry~33_combout\,
	datad => \Mul|Add26B|Carry[21]~34_combout\,
	combout => \Mul|Add32C|Result[27]~18_combout\);

-- Location: LCCOMB_X12_Y28_N28
\Mul|Add18B|Result[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(12) = \Mul|Add18B|Carry[12]~9_combout\ $ (\Mul|Add14|Carry~10_combout\ $ (\Mul|Add14|Carry[8]~9_combout\ $ (\Mul|Add18A|Result\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[12]~9_combout\,
	datab => \Mul|Add14|Carry~10_combout\,
	datac => \Mul|Add14|Carry[8]~9_combout\,
	datad => \Mul|Add18A|Result\(12),
	combout => \Mul|Add18B|Result\(12));

-- Location: LCCOMB_X14_Y28_N18
\Mul|Add18C|Carry[13]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[13]~14_combout\ = (\Mul|Add18B|Result\(12) & ((\Mul|Add18C|Carry[12]~13_combout\) # (\Mul|Add10A|Result\(4) $ (!\Registers_ALU[59]~input_o\)))) # (!\Mul|Add18B|Result\(12) & (\Mul|Add18C|Carry[12]~13_combout\ & (\Mul|Add10A|Result\(4) $ 
-- (!\Registers_ALU[59]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Result\(12),
	datab => \Mul|Add10A|Result\(4),
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add18C|Carry[12]~13_combout\,
	combout => \Mul|Add18C|Carry[13]~14_combout\);

-- Location: LCCOMB_X14_Y28_N8
\Mul|Add32D|Result[27]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[27]~7_combout\ = \Mul|Add18C|Carry~24_combout\ $ (\Mul|Add32D|Carry[27]~12_combout\ $ (\Mul|Add32C|Result[27]~18_combout\ $ (\Mul|Add18C|Carry[13]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|Carry~24_combout\,
	datab => \Mul|Add32D|Carry[27]~12_combout\,
	datac => \Mul|Add32C|Result[27]~18_combout\,
	datad => \Mul|Add18C|Carry[13]~14_combout\,
	combout => \Mul|Add32D|Result[27]~7_combout\);

-- Location: LCCOMB_X6_Y34_N28
\LS|D[27]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[27]~26_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(27))) # (!\LSReplace~0_combout\ & ((\LS|D26~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => LSRDataIn(27),
	datac => \LS|D26~q\,
	datad => \LSReplace~0_combout\,
	combout => \LS|D[27]~26_combout\);

-- Location: FF_X6_Y34_N29
\LS|D27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[27]~26_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D27~q\);

-- Location: LCCOMB_X7_Y28_N28
\ALU_Registers[27]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~124_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D27~q\) # ((\LSR|D27~q\) # (\LS|D27~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D27~q\,
	datab => \LSR|D27~q\,
	datac => \Control_ALU[17]~input_o\,
	datad => \LS|D27~q\,
	combout => \ALU_Registers[27]~124_combout\);

-- Location: LCCOMB_X7_Y28_N24
\ALU_Registers[27]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]~127_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result[27]~7_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[27]~126_combout\) # ((\ALU_Registers[27]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[27]~126_combout\,
	datab => \Mul|Add32D|Result[27]~7_combout\,
	datac => \ALU_Registers[27]~124_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[27]~127_combout\);

-- Location: LCCOMB_X7_Y28_N26
\ALU_Registers[27]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[27]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[27]~127_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[27]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[27]~127_combout\,
	datac => \ALU_Registers[27]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[27]$latch~combout\);

-- Location: IOIBUF_X3_Y0_N22
\PC_ALU[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(28),
	o => \PC_ALU[28]~input_o\);

-- Location: LCCOMB_X4_Y27_N28
\AdderInputA[28]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[28]~34_combout\ = (AddrASelector(1) & (\Registers_ALU[28]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[28]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AddrASelector(1),
	datac => \Registers_ALU[28]~input_o\,
	datad => \PC_ALU[28]~input_o\,
	combout => \AdderInputA[28]~34_combout\);

-- Location: LCCOMB_X5_Y23_N12
\AdderInputA[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(28) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[28]~34_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[28]~34_combout\,
	datac => \AdderInputA[0]~3clkctrl_outclk\,
	datad => AdderInputA(28),
	combout => AdderInputA(28));

-- Location: LCCOMB_X5_Y23_N16
\CRAA32|Carry[28]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[28]~0_combout\ = (AdderInputB(27) & AdderInputA(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(27),
	datac => AdderInputA(27),
	combout => \CRAA32|Carry[28]~0_combout\);

-- Location: IOIBUF_X35_Y0_N22
\Registers_ALU[60]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(60),
	o => \Registers_ALU[60]~input_o\);

-- Location: LCCOMB_X4_Y24_N18
\AdderInputB[28]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[28]~125_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & (!\Registers_ALU[60]~input_o\)) # (!\AdderInputB[29]~24_combout\ & ((\IR_ALU[21]~input_o\))))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[60]~input_o\,
	datab => \IR_ALU[21]~input_o\,
	datac => \AdderInputB[28]~126_combout\,
	datad => \AdderInputB[29]~24_combout\,
	combout => \AdderInputB[28]~125_combout\);

-- Location: LCCOMB_X4_Y23_N28
\AdderInputB[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(28) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[28]~125_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(28),
	datac => \AdderInputB[28]~125_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(28));

-- Location: LCCOMB_X7_Y23_N26
\CRAA32|Carry[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[28]~41_combout\ = (\CRAA32|Carry[27]~40_combout\ & ((AdderInputA(27)) # (AdderInputB(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(27),
	datab => AdderInputB(27),
	datac => \CRAA32|Carry[27]~40_combout\,
	combout => \CRAA32|Carry[28]~41_combout\);

-- Location: LCCOMB_X5_Y23_N18
\CRAA32|Result[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(28) = AdderInputA(28) $ (AdderInputB(28) $ (((\CRAA32|Carry[28]~0_combout\) # (\CRAA32|Carry[28]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(28),
	datab => \CRAA32|Carry[28]~0_combout\,
	datac => AdderInputB(28),
	datad => \CRAA32|Carry[28]~41_combout\,
	combout => \CRAA32|Result\(28));

-- Location: LCCOMB_X4_Y31_N10
\InputORB[28]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[28]~31_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[60]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[60]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[28]~31_combout\);

-- Location: LCCOMB_X4_Y31_N26
\InputORB[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(28) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[28]~31_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[28]~31_combout\,
	datac => InputORB(28),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(28));

-- Location: LCCOMB_X4_Y27_N14
\ALU_Registers[28]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~129_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[28]~input_o\) # ((InputORB(28))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[28]~input_o\,
	datab => \ALU_Registers[22]~1_combout\,
	datac => \CRAA32|Result\(28),
	datad => InputORB(28),
	combout => \ALU_Registers[28]~129_combout\);

-- Location: LCCOMB_X4_Y31_N6
\InputANDB[28]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[28]~58_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[60]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[60]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[28]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[60]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[28]~58_combout\);

-- Location: LCCOMB_X4_Y31_N24
\InputANDB[28]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[28]~59_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[28]~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \InputANDB[28]~58_combout\,
	combout => \InputANDB[28]~59_combout\);

-- Location: LCCOMB_X4_Y31_N20
\InputANDB[28]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(28) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[28]~59_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[28]~59_combout\,
	datab => InputANDB(28),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(28));

-- Location: LCCOMB_X4_Y27_N12
\ALU_CSR[28]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[28]~20_combout\ = (\Registers_ALU[28]~input_o\ & InputANDB(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[28]~input_o\,
	datad => InputANDB(28),
	combout => \ALU_CSR[28]~20_combout\);

-- Location: LCCOMB_X4_Y27_N0
\ALU_Registers[28]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~130_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[28]~20_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[28]~129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[28]~129_combout\,
	datad => \ALU_CSR[28]~20_combout\,
	combout => \ALU_Registers[28]~130_combout\);

-- Location: LCCOMB_X14_Y28_N12
\Mul|Add32D|Carry[28]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[28]~13_combout\ = (\Mul|Add32D|Carry[27]~12_combout\ & ((\Mul|Add32C|Result[27]~18_combout\) # (\Mul|Add18C|Carry~24_combout\ $ (\Mul|Add18C|Carry[13]~14_combout\)))) # (!\Mul|Add32D|Carry[27]~12_combout\ & 
-- (\Mul|Add32C|Result[27]~18_combout\ & (\Mul|Add18C|Carry~24_combout\ $ (\Mul|Add18C|Carry[13]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|Carry~24_combout\,
	datab => \Mul|Add32D|Carry[27]~12_combout\,
	datac => \Mul|Add32C|Result[27]~18_combout\,
	datad => \Mul|Add18C|Carry[13]~14_combout\,
	combout => \Mul|Add32D|Carry[28]~13_combout\);

-- Location: LCCOMB_X13_Y29_N2
\Mul|Add26B|Carry[22]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[22]~36_combout\ = (\Mul|Add26A|Result\(21) & ((\Mul|Add26B|Carry[21]~34_combout\) # (\Mul|Add22|Carry~28_combout\ $ (\Mul|Add22|Carry[17]~27_combout\)))) # (!\Mul|Add26A|Result\(21) & (\Mul|Add26B|Carry[21]~34_combout\ & 
-- (\Mul|Add22|Carry~28_combout\ $ (\Mul|Add22|Carry[17]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(21),
	datab => \Mul|Add22|Carry~28_combout\,
	datac => \Mul|Add22|Carry[17]~27_combout\,
	datad => \Mul|Add26B|Carry[21]~34_combout\,
	combout => \Mul|Add26B|Carry[22]~36_combout\);

-- Location: LCCOMB_X13_Y29_N24
\Mul|Add32C|Carry[28]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[28]~29_combout\ = (\Mul|Add32C|Carry[27]~28_combout\ & ((\Mul|Add32B|Result[27]~19_combout\) # (\Mul|Add26B|Carry~33_combout\ $ (\Mul|Add26B|Carry[21]~34_combout\)))) # (!\Mul|Add32C|Carry[27]~28_combout\ & 
-- (\Mul|Add32B|Result[27]~19_combout\ & (\Mul|Add26B|Carry~33_combout\ $ (\Mul|Add26B|Carry[21]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[27]~28_combout\,
	datab => \Mul|Add32B|Result[27]~19_combout\,
	datac => \Mul|Add26B|Carry~33_combout\,
	datad => \Mul|Add26B|Carry[21]~34_combout\,
	combout => \Mul|Add32C|Carry[28]~29_combout\);

-- Location: LCCOMB_X10_Y27_N4
\Mul|Add32B|Carry[28]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[28]~25_combout\ = (\Mul|Add32B|Carry[27]~24_combout\ & ((\Mul|Add32A|Result[27]~25_combout\) # (\Mul|Add30|Carry~43_combout\ $ (\Mul|Add30|Carry[25]~44_combout\)))) # (!\Mul|Add32B|Carry[27]~24_combout\ & 
-- (\Mul|Add32A|Result[27]~25_combout\ & (\Mul|Add30|Carry~43_combout\ $ (\Mul|Add30|Carry[25]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[27]~24_combout\,
	datab => \Mul|Add30|Carry~43_combout\,
	datac => \Mul|Add32A|Result[27]~25_combout\,
	datad => \Mul|Add30|Carry[25]~44_combout\,
	combout => \Mul|Add32B|Carry[28]~25_combout\);

-- Location: LCCOMB_X10_Y29_N4
\Mul|FPP2|BPP24|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP24|PartialProduct~0_combout\ = (\Registers_ALU[24]~input_o\ & (\Registers_ALU[35]~input_o\ $ (\Registers_ALU[36]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[35]~input_o\,
	datac => \Registers_ALU[36]~input_o\,
	datad => \Registers_ALU[24]~input_o\,
	combout => \Mul|FPP2|BPP24|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y29_N2
\Mul|FPP2|BPP24|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP24|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP24|PartialProduct~0_combout\) # ((\Registers_ALU[23]~input_o\ & !\Mul|BD2|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[37]~input_o\,
	datab => \Registers_ALU[23]~input_o\,
	datac => \Mul|FPP2|BPP24|PartialProduct~0_combout\,
	datad => \Mul|BD2|Select_2M~0_combout\,
	combout => \Mul|FPP2|BPP24|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y27_N18
\Mul|FPP3|BPP22|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP22|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[22]~input_o\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[21]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[22]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[21]~input_o\,
	datad => \Registers_ALU[22]~input_o\,
	combout => \Mul|FPP3|BPP22|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y27_N20
\Mul|Add30|Carry~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~45_combout\ = \Mul|FPP2|BPP24|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP22|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP2|BPP24|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP22|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~45_combout\);

-- Location: LCCOMB_X7_Y27_N16
\Mul|FPP0|BPP28|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP28|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ $ (((\Registers_ALU[28]~input_o\))))) # (!\Registers_ALU[32]~input_o\ & (\Registers_ALU[33]~input_o\ & (!\Registers_ALU[27]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[33]~input_o\,
	datab => \Registers_ALU[27]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[28]~input_o\,
	combout => \Mul|FPP0|BPP28|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N30
\Mul|Add32A|Carry[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[28]~26_combout\ = (\Mul|FPP0|BPP27|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[27]~25_combout\) # (\Mul|FPP1|BPP25|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP27|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[27]~25_combout\ & (\Mul|FPP1|BPP25|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP1|BPP25|PartialProduct~0_combout\,
	datab => \Mul|FPP0|BPP27|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|Add32A|Carry[27]~25_combout\,
	combout => \Mul|Add32A|Carry[28]~26_combout\);

-- Location: LCCOMB_X7_Y27_N14
\Mul|FPP1|BPP26|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP26|PartialProduct~0_combout\ = (\Registers_ALU[26]~input_o\ & ((\Mul|BD1|Select_M~combout\) # ((!\Mul|BD1|Select_2M~0_combout\ & \Registers_ALU[25]~input_o\)))) # (!\Registers_ALU[26]~input_o\ & (((!\Mul|BD1|Select_2M~0_combout\ & 
-- \Registers_ALU[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[26]~input_o\,
	datab => \Mul|BD1|Select_M~combout\,
	datac => \Mul|BD1|Select_2M~0_combout\,
	datad => \Registers_ALU[25]~input_o\,
	combout => \Mul|FPP1|BPP26|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N16
\Mul|Add32A|Result[28]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[28]~26_combout\ = \Mul|FPP0|BPP28|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[28]~26_combout\ $ (\Mul|FPP1|BPP26|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP28|PartialProduct~0_combout\,
	datab => \Mul|Add32A|Carry[28]~26_combout\,
	datac => \Mul|FPP1|BPP26|PartialProduct~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Result[28]~26_combout\);

-- Location: LCCOMB_X10_Y27_N6
\Mul|Add30|Carry[26]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[26]~46_combout\ = (\Mul|FPP2|BPP23|PartialProduct~combout\ & ((\Mul|Add30|Carry[25]~44_combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP21|PartialProduct~0_combout\)))) # (!\Mul|FPP2|BPP23|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[25]~44_combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP21|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP23|PartialProduct~combout\,
	datab => \Registers_ALU[39]~input_o\,
	datac => \Mul|FPP3|BPP21|PartialProduct~0_combout\,
	datad => \Mul|Add30|Carry[25]~44_combout\,
	combout => \Mul|Add30|Carry[26]~46_combout\);

-- Location: LCCOMB_X9_Y27_N2
\Mul|Add32B|Result[28]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[28]~20_combout\ = \Mul|Add32B|Carry[28]~25_combout\ $ (\Mul|Add30|Carry~45_combout\ $ (\Mul|Add32A|Result[28]~26_combout\ $ (\Mul|Add30|Carry[26]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[28]~25_combout\,
	datab => \Mul|Add30|Carry~45_combout\,
	datac => \Mul|Add32A|Result[28]~26_combout\,
	datad => \Mul|Add30|Carry[26]~46_combout\,
	combout => \Mul|Add32B|Result[28]~20_combout\);

-- Location: LCCOMB_X12_Y31_N20
\Mul|Add26A|Carry[22]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[22]~18_combout\ = (\Mul|Add26A|Carry[21]~17_combout\ & ((\Mul|FPP4|BPP19|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP17|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[21]~17_combout\ & 
-- (\Mul|FPP4|BPP19|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP17|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[21]~17_combout\,
	datab => \Mul|FPP4|BPP19|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP17|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[22]~18_combout\);

-- Location: LCCOMB_X11_Y31_N18
\Mul|FPP4|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP20|PartialProduct~0_combout\ = (\Registers_ALU[20]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N4
\Mul|FPP4|BPP20|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP20|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP20|PartialProduct~0_combout\) # ((!\Mul|BD4|Select_2M~0_combout\ & \Registers_ALU[19]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD4|Select_2M~0_combout\,
	datab => \Mul|FPP4|BPP20|PartialProduct~0_combout\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP4|BPP20|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y31_N18
\Mul|FPP5|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP18|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (((\Mul|BD5|Select_M~combout\ & \Registers_ALU[18]~input_o\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[17]~input_o\) # ((\Mul|BD5|Select_M~combout\ & 
-- \Registers_ALU[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[17]~input_o\,
	datac => \Mul|BD5|Select_M~combout\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP5|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y31_N14
\Mul|Add26A|Result[22]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(22) = \Mul|Add26A|Carry[22]~18_combout\ $ (\Mul|FPP4|BPP20|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP18|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[22]~18_combout\,
	datab => \Mul|FPP4|BPP20|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP18|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(22));

-- Location: LCCOMB_X13_Y29_N6
\Mul|Add22|Carry[18]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[18]~29_combout\ = (\Mul|Add22|Carry[17]~27_combout\ & ((\Mul|FPP6|BPP15|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP13|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[17]~27_combout\ & 
-- (\Mul|FPP6|BPP15|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP13|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|FPP7|BPP13|PartialProduct~0_combout\,
	datac => \Mul|Add22|Carry[17]~27_combout\,
	datad => \Mul|FPP6|BPP15|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[18]~29_combout\);

-- Location: LCCOMB_X8_Y32_N20
\Mul|FPP7|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP14|PartialProduct~0_combout\ = (\Mul|BD7|Select_M~combout\ & ((\Registers_ALU[14]~input_o\) # ((!\Mul|BD7|Select_2M~0_combout\ & \Registers_ALU[13]~input_o\)))) # (!\Mul|BD7|Select_M~combout\ & (!\Mul|BD7|Select_2M~0_combout\ & 
-- ((\Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD7|Select_M~combout\,
	datab => \Mul|BD7|Select_2M~0_combout\,
	datac => \Registers_ALU[14]~input_o\,
	datad => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP7|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N26
\Mul|FPP6|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[15]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[15]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N20
\Mul|FPP6|BPP16|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP16|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP16|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[16]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP16|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[16]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP16|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y31_N24
\Mul|Add22|Carry~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~30_combout\ = \Mul|FPP7|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\ $ (\Mul|FPP6|BPP16|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP7|BPP14|PartialProduct~0_combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP6|BPP16|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~30_combout\);

-- Location: LCCOMB_X13_Y31_N18
\Mul|Add26B|Carry~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~35_combout\ = \Mul|Add26A|Result\(22) $ (\Mul|Add22|Carry[18]~29_combout\ $ (\Mul|Add22|Carry~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Result\(22),
	datab => \Mul|Add22|Carry[18]~29_combout\,
	datad => \Mul|Add22|Carry~30_combout\,
	combout => \Mul|Add26B|Carry~35_combout\);

-- Location: LCCOMB_X13_Y31_N8
\Mul|Add32C|Result[28]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[28]~19_combout\ = \Mul|Add26B|Carry[22]~36_combout\ $ (\Mul|Add32C|Carry[28]~29_combout\ $ (\Mul|Add32B|Result[28]~20_combout\ $ (\Mul|Add26B|Carry~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[22]~36_combout\,
	datab => \Mul|Add32C|Carry[28]~29_combout\,
	datac => \Mul|Add32B|Result[28]~20_combout\,
	datad => \Mul|Add26B|Carry~35_combout\,
	combout => \Mul|Add32C|Result[28]~19_combout\);

-- Location: LCCOMB_X14_Y28_N16
\Mul|Add10B|Carry~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~4_combout\ = (!\Mul|Add10A|Result\(4) & \Registers_ALU[59]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add10A|Result\(4),
	datac => \Registers_ALU[59]~input_o\,
	combout => \Mul|Add10B|Carry~4_combout\);

-- Location: LCCOMB_X14_Y28_N22
\Mul|Add18C|Carry[14]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[14]~16_combout\ = (\Mul|Add18B|Result\(13) & ((\Mul|Add18C|Carry[13]~14_combout\) # (\Mul|Add10B|Carry~4_combout\ $ (\Mul|Add10A|Result\(5))))) # (!\Mul|Add18B|Result\(13) & (\Mul|Add18C|Carry[13]~14_combout\ & 
-- (\Mul|Add10B|Carry~4_combout\ $ (\Mul|Add10A|Result\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Result\(13),
	datab => \Mul|Add10B|Carry~4_combout\,
	datac => \Mul|Add10A|Result\(5),
	datad => \Mul|Add18C|Carry[13]~14_combout\,
	combout => \Mul|Add18C|Carry[14]~16_combout\);

-- Location: LCCOMB_X14_Y28_N6
\Mul|Add10B|Carry~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~11_combout\ = (\Registers_ALU[59]~input_o\ & (\Mul|Add10A|Result\(5) & !\Mul|Add10A|Result\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[59]~input_o\,
	datab => \Mul|Add10A|Result\(5),
	datac => \Mul|Add10A|Result\(4),
	combout => \Mul|Add10B|Carry~11_combout\);

-- Location: LCCOMB_X12_Y28_N30
\Mul|Add18B|Carry[14]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[14]~11_combout\ = (\Mul|Add18B|Carry[13]~10_combout\ & ((\Mul|Add18A|Result\(13)) # (\Mul|Add14|Carry~12_combout\ $ (\Mul|Add14|Carry[9]~11_combout\)))) # (!\Mul|Add18B|Carry[13]~10_combout\ & (\Mul|Add18A|Result\(13) & 
-- (\Mul|Add14|Carry~12_combout\ $ (\Mul|Add14|Carry[9]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[13]~10_combout\,
	datab => \Mul|Add14|Carry~12_combout\,
	datac => \Mul|Add14|Carry[9]~11_combout\,
	datad => \Mul|Add18A|Result\(13),
	combout => \Mul|Add18B|Carry[14]~11_combout\);

-- Location: LCCOMB_X13_Y27_N22
\Mul|Add14|Carry[10]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[10]~13_combout\ = (\Mul|Add14|Carry[9]~11_combout\ & ((\Mul|FPP10|BPP7|PartialProduct~combout\) # (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP5|PartialProduct~0_combout\)))) # (!\Mul|Add14|Carry[9]~11_combout\ & 
-- (\Mul|FPP10|BPP7|PartialProduct~combout\ & (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP5|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry[9]~11_combout\,
	datab => \Mul|FPP10|BPP7|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP5|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry[10]~13_combout\);

-- Location: LCCOMB_X13_Y25_N16
\Mul|FPP10|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[8]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[8]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N22
\Mul|FPP10|BPP8|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP8|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP8|PartialProduct~0_combout\) # ((\Registers_ALU[7]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|FPP10|BPP8|PartialProduct~0_combout\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP8|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y27_N28
\Mul|FPP11|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (((\Registers_ALU[6]~input_o\ & \Mul|BD11|Select_M~combout\)) # (!\Mul|BD11|Select_2M~0_combout\))) # (!\Registers_ALU[5]~input_o\ & (\Registers_ALU[6]~input_o\ & 
-- ((\Mul|BD11|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Mul|BD11|Select_2M~0_combout\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y27_N10
\Mul|Add14|Carry~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~14_combout\ = \Mul|FPP10|BPP8|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP6|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP8|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~14_combout\);

-- Location: LCCOMB_X12_Y27_N20
\Mul|FPP8|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP12|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Registers_ALU[48]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	combout => \Mul|FPP8|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N14
\Mul|FPP8|BPP12|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP12|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP12|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Mul|FPP8|BPP12|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP12|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y27_N22
\Mul|FPP9|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP10|PartialProduct~0_combout\ = (\Mul|BD9|Select_2M~0_combout\ & (\Registers_ALU[10]~input_o\ & ((\Mul|BD9|Select_M~combout\)))) # (!\Mul|BD9|Select_2M~0_combout\ & ((\Registers_ALU[9]~input_o\) # ((\Registers_ALU[10]~input_o\ & 
-- \Mul|BD9|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_2M~0_combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Mul|BD9|Select_M~combout\,
	combout => \Mul|FPP9|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y28_N0
\Mul|Add18A|Carry[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[14]~10_combout\ = (\Mul|Add18A|Carry[13]~9_combout\ & ((\Mul|FPP8|BPP11|PartialProduct~combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP9|PartialProduct~0_combout\)))) # (!\Mul|Add18A|Carry[13]~9_combout\ & 
-- (\Mul|FPP8|BPP11|PartialProduct~combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP9|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[13]~9_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP11|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP9|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[14]~10_combout\);

-- Location: LCCOMB_X12_Y28_N26
\Mul|Add18A|Result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(14) = \Mul|FPP8|BPP12|PartialProduct~combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP10|PartialProduct~0_combout\ $ (\Mul|Add18A|Carry[14]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP12|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP9|BPP10|PartialProduct~0_combout\,
	datad => \Mul|Add18A|Carry[14]~10_combout\,
	combout => \Mul|Add18A|Result\(14));

-- Location: LCCOMB_X14_Y28_N4
\Mul|Add18B|Result[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(14) = \Mul|Add18B|Carry[14]~11_combout\ $ (\Mul|Add14|Carry[10]~13_combout\ $ (\Mul|Add14|Carry~14_combout\ $ (\Mul|Add18A|Result\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[14]~11_combout\,
	datab => \Mul|Add14|Carry[10]~13_combout\,
	datac => \Mul|Add14|Carry~14_combout\,
	datad => \Mul|Add18A|Result\(14),
	combout => \Mul|Add18B|Result\(14));

-- Location: LCCOMB_X13_Y30_N14
\Mul|FPP13|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP2|PartialProduct~0_combout\ = (\Mul|FPP13|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[1]~input_o\) # ((\Mul|BD13|Select_M~combout\ & \Registers_ALU[2]~input_o\)))) # (!\Mul|FPP13|BPP1|PartialProduct~0_combout\ & 
-- (\Mul|BD13|Select_M~combout\ & (\Registers_ALU[2]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP1|PartialProduct~0_combout\,
	datab => \Mul|BD13|Select_M~combout\,
	datac => \Registers_ALU[2]~input_o\,
	datad => \Registers_ALU[1]~input_o\,
	combout => \Mul|FPP13|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y26_N30
\Mul|FPP12|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP4|PartialProduct~0_combout\ = (\Registers_ALU[4]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[4]~input_o\,
	datab => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y30_N4
\Mul|FPP12|BPP4|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP4|PartialProduct~combout\ = \Registers_ALU[57]~input_o\ $ (((\Mul|FPP12|BPP4|PartialProduct~0_combout\) # ((\Registers_ALU[3]~input_o\ & \Mul|FPP12|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[3]~input_o\,
	datab => \Mul|FPP12|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP4|PartialProduct~combout\);

-- Location: LCCOMB_X14_Y30_N6
\Mul|Add10A|Carry[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry[6]~2_combout\ = (\Mul|Add10A|Carry[5]~1_combout\ & ((\Mul|FPP12|BPP3|PartialProduct~combout\) # (\Registers_ALU[59]~input_o\ $ (\Mul|FPP13|BPP1|PartialProduct~1_combout\)))) # (!\Mul|Add10A|Carry[5]~1_combout\ & 
-- (\Mul|FPP12|BPP3|PartialProduct~combout\ & (\Registers_ALU[59]~input_o\ $ (\Mul|FPP13|BPP1|PartialProduct~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|Carry[5]~1_combout\,
	datab => \Mul|FPP12|BPP3|PartialProduct~combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|FPP13|BPP1|PartialProduct~1_combout\,
	combout => \Mul|Add10A|Carry[6]~2_combout\);

-- Location: LCCOMB_X14_Y30_N0
\Mul|Add10A|Result[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(6) = \Mul|FPP13|BPP2|PartialProduct~0_combout\ $ (\Mul|FPP12|BPP4|PartialProduct~combout\ $ (\Registers_ALU[59]~input_o\ $ (\Mul|Add10A|Carry[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP2|PartialProduct~0_combout\,
	datab => \Mul|FPP12|BPP4|PartialProduct~combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[6]~2_combout\,
	combout => \Mul|Add10A|Result\(6));

-- Location: LCCOMB_X14_Y28_N28
\Mul|Add10B|Carry~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~10_combout\ = \Mul|Add10A|Result\(6) $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[59]~input_o\ $ (\Registers_ALU[60]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => \Mul|Add10A|Result\(6),
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|Add10B|Carry~10_combout\);

-- Location: LCCOMB_X14_Y28_N2
\Mul|Add18C|Carry~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~15_combout\ = \Mul|Add10B|Carry~11_combout\ $ (\Mul|Add18B|Result\(14) $ (\Mul|Add10B|Carry~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10B|Carry~11_combout\,
	datac => \Mul|Add18B|Result\(14),
	datad => \Mul|Add10B|Carry~10_combout\,
	combout => \Mul|Add18C|Carry~15_combout\);

-- Location: LCCOMB_X14_Y28_N24
\Mul|Add32D|Result[28]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[28]~8_combout\ = \Mul|Add32D|Carry[28]~13_combout\ $ (\Mul|Add32C|Result[28]~19_combout\ $ (\Mul|Add18C|Carry[14]~16_combout\ $ (\Mul|Add18C|Carry~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[28]~13_combout\,
	datab => \Mul|Add32C|Result[28]~19_combout\,
	datac => \Mul|Add18C|Carry[14]~16_combout\,
	datad => \Mul|Add18C|Carry~15_combout\,
	combout => \Mul|Add32D|Result[28]~8_combout\);

-- Location: LCCOMB_X6_Y34_N8
\LS|D[28]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[28]~27_combout\ = (\LSReplace~0_combout\ & (LSRDataIn(28))) # (!\LSReplace~0_combout\ & ((\LS|D27~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => LSRDataIn(28),
	datad => \LS|D27~q\,
	combout => \LS|D[28]~27_combout\);

-- Location: FF_X5_Y31_N5
\LS|D28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LS|D[28]~27_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D28~q\);

-- Location: LCCOMB_X5_Y31_N28
\ALU_Registers[28]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~128_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D28~q\) # ((\LS|D28~q\) # (\LSR|D28~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ASR|D28~q\,
	datac => \LS|D28~q\,
	datad => \LSR|D28~q\,
	combout => \ALU_Registers[28]~128_combout\);

-- Location: LCCOMB_X4_Y27_N6
\ALU_Registers[28]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]~131_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result[28]~8_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[28]~130_combout\) # ((\ALU_Registers[28]~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[28]~130_combout\,
	datab => \Mul|Add32D|Result[28]~8_combout\,
	datac => \ALU_Registers[28]~128_combout\,
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[28]~131_combout\);

-- Location: LCCOMB_X4_Y27_N22
\ALU_Registers[28]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[28]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[28]~131_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[28]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[28]~131_combout\,
	datac => \ALU_Registers[28]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[28]$latch~combout\);

-- Location: IOIBUF_X54_Y0_N1
\PC_ALU[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(29),
	o => \PC_ALU[29]~input_o\);

-- Location: LCCOMB_X10_Y23_N30
\AdderInputA[29]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[29]~5_combout\ = (AddrASelector(1) & (\Registers_ALU[29]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[29]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[29]~input_o\,
	datac => AddrASelector(1),
	datad => \PC_ALU[29]~input_o\,
	combout => \AdderInputA[29]~5_combout\);

-- Location: LCCOMB_X10_Y23_N24
\AdderInputA[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(29) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[29]~5_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputA[29]~5_combout\,
	datab => AdderInputA(29),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(29));

-- Location: IOIBUF_X0_Y55_N8
\Registers_ALU[61]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(61),
	o => \Registers_ALU[61]~input_o\);

-- Location: LCCOMB_X4_Y24_N26
\AdderInputB[29]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[29]~26_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & (!\Registers_ALU[61]~input_o\)) # (!\AdderInputB[29]~24_combout\ & ((\IR_ALU[22]~input_o\))))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \IR_ALU[22]~input_o\,
	datac => \AdderInputB[28]~126_combout\,
	datad => \AdderInputB[29]~24_combout\,
	combout => \AdderInputB[29]~26_combout\);

-- Location: LCCOMB_X3_Y24_N30
\AdderInputB[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(29) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[29]~26_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(29),
	datac => \AdderInputB[29]~26_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(29));

-- Location: LCCOMB_X6_Y23_N28
\CRAA32|Carry[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[29]~42_combout\ = (AdderInputA(28) & ((\CRAA32|Carry[28]~0_combout\) # ((AdderInputB(28)) # (\CRAA32|Carry[28]~41_combout\)))) # (!AdderInputA(28) & (AdderInputB(28) & ((\CRAA32|Carry[28]~0_combout\) # (\CRAA32|Carry[28]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Carry[28]~0_combout\,
	datab => AdderInputA(28),
	datac => AdderInputB(28),
	datad => \CRAA32|Carry[28]~41_combout\,
	combout => \CRAA32|Carry[29]~42_combout\);

-- Location: LCCOMB_X6_Y23_N20
\CRAA32|Result[29]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[29]~15_combout\ = AdderInputA(29) $ (AdderInputB(29) $ (\CRAA32|Carry[29]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(29),
	datac => AdderInputB(29),
	datad => \CRAA32|Carry[29]~42_combout\,
	combout => \CRAA32|Result[29]~15_combout\);

-- Location: LCCOMB_X5_Y29_N30
\InputORB[29]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[29]~32_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[61]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[61]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[29]~32_combout\);

-- Location: LCCOMB_X5_Y29_N4
\InputORB[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(29) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[29]~32_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => InputORB(29),
	datac => \InputORB[29]~32_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(29));

-- Location: LCCOMB_X5_Y29_N28
\ALU_Registers[29]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~133_combout\ = (\ALU_Registers[22]~1_combout\ & ((\Registers_ALU[29]~input_o\) # ((InputORB(29))))) # (!\ALU_Registers[22]~1_combout\ & (((\CRAA32|Result[29]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~1_combout\,
	datab => \Registers_ALU[29]~input_o\,
	datac => \CRAA32|Result[29]~15_combout\,
	datad => InputORB(29),
	combout => \ALU_Registers[29]~133_combout\);

-- Location: LCCOMB_X3_Y30_N2
\InputANDB[29]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[29]~60_combout\ = (\Control_ALU[28]~input_o\ & (((\Registers_ALU[61]~input_o\)))) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & ((\Registers_ALU[61]~input_o\))) # (!\Control_ALU[26]~input_o\ & (\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[24]~input_o\,
	datab => \Control_ALU[28]~input_o\,
	datac => \Registers_ALU[61]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[29]~60_combout\);

-- Location: LCCOMB_X3_Y30_N8
\InputANDB[29]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[29]~61_combout\ = (\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[29]~60_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \IR_ALU[12]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	datad => \InputANDB[29]~60_combout\,
	combout => \InputANDB[29]~61_combout\);

-- Location: LCCOMB_X5_Y29_N6
\InputANDB[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(29) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[29]~61_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[29]~61_combout\,
	datac => \InputANDB[0]~3clkctrl_outclk\,
	datad => InputANDB(29),
	combout => InputANDB(29));

-- Location: LCCOMB_X5_Y29_N2
\ALU_CSR[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[29]~21_combout\ = (\Registers_ALU[29]~input_o\ & InputANDB(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[29]~input_o\,
	datad => InputANDB(29),
	combout => \ALU_CSR[29]~21_combout\);

-- Location: LCCOMB_X5_Y29_N22
\ALU_Registers[29]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~134_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~4_combout\ & ((\ALU_CSR[29]~21_combout\))) # (!\ALU_Registers[22]~4_combout\ & (\ALU_Registers[29]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[29]~133_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \ALU_Registers[22]~4_combout\,
	datad => \ALU_CSR[29]~21_combout\,
	combout => \ALU_Registers[29]~134_combout\);

-- Location: LCCOMB_X5_Y31_N10
\LS|D[29]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[29]~28_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(29)))) # (!\LSReplace~0_combout\ & (\LS|D28~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D28~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(29),
	combout => \LS|D[29]~28_combout\);

-- Location: FF_X5_Y31_N11
\LS|D29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[29]~28_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D29~q\);

-- Location: LCCOMB_X5_Y29_N16
\ALU_Registers[29]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~132_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D29~q\) # ((\LSR|D29~q\) # (\LS|D29~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ASR|D29~q\,
	datac => \LSR|D29~q\,
	datad => \LS|D29~q\,
	combout => \ALU_Registers[29]~132_combout\);

-- Location: LCCOMB_X14_Y28_N14
\Mul|Add32D|Carry[29]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[29]~14_combout\ = (\Mul|Add32D|Carry[28]~13_combout\ & ((\Mul|Add32C|Result[28]~19_combout\) # (\Mul|Add18C|Carry[14]~16_combout\ $ (\Mul|Add18C|Carry~15_combout\)))) # (!\Mul|Add32D|Carry[28]~13_combout\ & 
-- (\Mul|Add32C|Result[28]~19_combout\ & (\Mul|Add18C|Carry[14]~16_combout\ $ (\Mul|Add18C|Carry~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[28]~13_combout\,
	datab => \Mul|Add32C|Result[28]~19_combout\,
	datac => \Mul|Add18C|Carry[14]~16_combout\,
	datad => \Mul|Add18C|Carry~15_combout\,
	combout => \Mul|Add32D|Carry[29]~14_combout\);

-- Location: LCCOMB_X13_Y31_N12
\Mul|Add32C|Carry[29]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[29]~30_combout\ = (\Mul|Add32C|Carry[28]~29_combout\ & ((\Mul|Add32B|Result[28]~20_combout\) # (\Mul|Add26B|Carry[22]~36_combout\ $ (\Mul|Add26B|Carry~35_combout\)))) # (!\Mul|Add32C|Carry[28]~29_combout\ & 
-- (\Mul|Add32B|Result[28]~20_combout\ & (\Mul|Add26B|Carry[22]~36_combout\ $ (\Mul|Add26B|Carry~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[22]~36_combout\,
	datab => \Mul|Add32C|Carry[28]~29_combout\,
	datac => \Mul|Add32B|Result[28]~20_combout\,
	datad => \Mul|Add26B|Carry~35_combout\,
	combout => \Mul|Add32C|Carry[29]~30_combout\);

-- Location: LCCOMB_X7_Y27_N8
\Mul|Add32A|Carry[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[29]~27_combout\ = (\Mul|Add32A|Carry[28]~26_combout\ & ((\Mul|FPP0|BPP28|PartialProduct~0_combout\) # (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP26|PartialProduct~0_combout\)))) # (!\Mul|Add32A|Carry[28]~26_combout\ & 
-- (\Mul|FPP0|BPP28|PartialProduct~0_combout\ & (\Registers_ALU[35]~input_o\ $ (\Mul|FPP1|BPP26|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[28]~26_combout\,
	datab => \Mul|FPP0|BPP28|PartialProduct~0_combout\,
	datac => \Registers_ALU[35]~input_o\,
	datad => \Mul|FPP1|BPP26|PartialProduct~0_combout\,
	combout => \Mul|Add32A|Carry[29]~27_combout\);

-- Location: LCCOMB_X7_Y27_N24
\Mul|FPP1|BPP27|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP27|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (\Registers_ALU[27]~input_o\ & (\Mul|BD1|Select_M~combout\))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[26]~input_o\) # ((\Registers_ALU[27]~input_o\ & 
-- \Mul|BD1|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[27]~input_o\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Registers_ALU[26]~input_o\,
	combout => \Mul|FPP1|BPP27|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N26
\Mul|FPP0|BPP29|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP29|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[29]~input_o\ $ ((\Registers_ALU[33]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & !\Registers_ALU[28]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[29]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[28]~input_o\,
	combout => \Mul|FPP0|BPP29|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N14
\Mul|Add32A|Result[29]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[29]~27_combout\ = \Mul|Add32A|Carry[29]~27_combout\ $ (\Mul|FPP1|BPP27|PartialProduct~0_combout\ $ (\Mul|FPP0|BPP29|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[29]~27_combout\,
	datab => \Mul|FPP1|BPP27|PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP29|PartialProduct~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Result[29]~27_combout\);

-- Location: LCCOMB_X9_Y27_N14
\Mul|Add30|Carry[27]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[27]~48_combout\ = (\Mul|Add30|Carry[26]~46_combout\ & ((\Mul|FPP2|BPP24|PartialProduct~combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP22|PartialProduct~0_combout\)))) # (!\Mul|Add30|Carry[26]~46_combout\ & 
-- (\Mul|FPP2|BPP24|PartialProduct~combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP22|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[26]~46_combout\,
	datab => \Mul|FPP2|BPP24|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP22|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[27]~48_combout\);

-- Location: LCCOMB_X8_Y27_N18
\Mul|FPP2|BPP25|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP25|PartialProduct~0_combout\ = (\Registers_ALU[25]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[25]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP25|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N12
\Mul|FPP2|BPP25|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP25|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP25|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Mul|FPP2|BPP25|PartialProduct~0_combout\,
	datac => \Registers_ALU[24]~input_o\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP25|PartialProduct~combout\);

-- Location: LCCOMB_X9_Y27_N12
\Mul|FPP3|BPP23|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP23|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Registers_ALU[23]~input_o\ & (\Mul|BD3|Select_M~combout\))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[22]~input_o\) # ((\Registers_ALU[23]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[23]~input_o\,
	datac => \Mul|BD3|Select_M~combout\,
	datad => \Registers_ALU[22]~input_o\,
	combout => \Mul|FPP3|BPP23|PartialProduct~0_combout\);

-- Location: LCCOMB_X9_Y27_N26
\Mul|Add30|Carry~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~47_combout\ = \Mul|FPP2|BPP25|PartialProduct~combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP23|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP25|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP23|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry~47_combout\);

-- Location: LCCOMB_X9_Y27_N0
\Mul|Add32B|Carry[29]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[29]~26_combout\ = (\Mul|Add32B|Carry[28]~25_combout\ & ((\Mul|Add32A|Result[28]~26_combout\) # (\Mul|Add30|Carry~45_combout\ $ (\Mul|Add30|Carry[26]~46_combout\)))) # (!\Mul|Add32B|Carry[28]~25_combout\ & 
-- (\Mul|Add32A|Result[28]~26_combout\ & (\Mul|Add30|Carry~45_combout\ $ (\Mul|Add30|Carry[26]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[28]~25_combout\,
	datab => \Mul|Add30|Carry~45_combout\,
	datac => \Mul|Add32A|Result[28]~26_combout\,
	datad => \Mul|Add30|Carry[26]~46_combout\,
	combout => \Mul|Add32B|Carry[29]~26_combout\);

-- Location: LCCOMB_X9_Y27_N8
\Mul|Add32B|Result[29]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[29]~21_combout\ = \Mul|Add32A|Result[29]~27_combout\ $ (\Mul|Add30|Carry[27]~48_combout\ $ (\Mul|Add30|Carry~47_combout\ $ (\Mul|Add32B|Carry[29]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[29]~27_combout\,
	datab => \Mul|Add30|Carry[27]~48_combout\,
	datac => \Mul|Add30|Carry~47_combout\,
	datad => \Mul|Add32B|Carry[29]~26_combout\,
	combout => \Mul|Add32B|Result[29]~21_combout\);

-- Location: LCCOMB_X13_Y31_N26
\Mul|Add26B|Carry[23]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[23]~38_combout\ = (\Mul|Add26B|Carry[22]~36_combout\ & ((\Mul|Add26A|Result\(22)) # (\Mul|Add22|Carry~30_combout\ $ (\Mul|Add22|Carry[18]~29_combout\)))) # (!\Mul|Add26B|Carry[22]~36_combout\ & (\Mul|Add26A|Result\(22) & 
-- (\Mul|Add22|Carry~30_combout\ $ (\Mul|Add22|Carry[18]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[22]~36_combout\,
	datab => \Mul|Add22|Carry~30_combout\,
	datac => \Mul|Add22|Carry[18]~29_combout\,
	datad => \Mul|Add26A|Result\(22),
	combout => \Mul|Add26B|Carry[23]~38_combout\);

-- Location: LCCOMB_X13_Y33_N22
\Mul|FPP6|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[16]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N16
\Mul|FPP6|BPP17|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP17|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP17|PartialProduct~0_combout\) # ((\Registers_ALU[17]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[17]~input_o\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Mul|FPP6|BPP17|PartialProduct~0_combout\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP17|PartialProduct~combout\);

-- Location: LCCOMB_X7_Y30_N0
\Mul|FPP7|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP15|PartialProduct~0_combout\ = (\Registers_ALU[15]~input_o\ & ((\Mul|BD7|Select_M~combout\) # ((\Registers_ALU[14]~input_o\ & !\Mul|BD7|Select_2M~0_combout\)))) # (!\Registers_ALU[15]~input_o\ & (\Registers_ALU[14]~input_o\ & 
-- ((!\Mul|BD7|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datab => \Registers_ALU[14]~input_o\,
	datac => \Mul|BD7|Select_M~combout\,
	datad => \Mul|BD7|Select_2M~0_combout\,
	combout => \Mul|FPP7|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y31_N20
\Mul|Add22|Carry~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~32_combout\ = \Mul|FPP6|BPP17|PartialProduct~combout\ $ (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP15|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP17|PartialProduct~combout\,
	datac => \Registers_ALU[47]~input_o\,
	datad => \Mul|FPP7|BPP15|PartialProduct~0_combout\,
	combout => \Mul|Add22|Carry~32_combout\);

-- Location: LCCOMB_X13_Y31_N14
\Mul|Add22|Carry[19]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[19]~31_combout\ = (\Mul|Add22|Carry[18]~29_combout\ & ((\Mul|FPP6|BPP16|PartialProduct~combout\) # (\Mul|FPP7|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\)))) # (!\Mul|Add22|Carry[18]~29_combout\ & 
-- (\Mul|FPP6|BPP16|PartialProduct~combout\ & (\Mul|FPP7|BPP14|PartialProduct~0_combout\ $ (\Registers_ALU[47]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP14|PartialProduct~0_combout\,
	datab => \Registers_ALU[47]~input_o\,
	datac => \Mul|Add22|Carry[18]~29_combout\,
	datad => \Mul|FPP6|BPP16|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[19]~31_combout\);

-- Location: LCCOMB_X11_Y31_N6
\Mul|Add26A|Carry[23]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[23]~19_combout\ = (\Mul|Add26A|Carry[22]~18_combout\ & ((\Mul|FPP4|BPP20|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP18|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[22]~18_combout\ & 
-- (\Mul|FPP4|BPP20|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP18|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[22]~18_combout\,
	datab => \Mul|FPP4|BPP20|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP18|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[23]~19_combout\);

-- Location: LCCOMB_X12_Y31_N4
\Mul|FPP5|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[19]~input_o\ & ((\Mul|BD5|Select_M~combout\) # ((!\Mul|BD5|Select_2M~0_combout\ & \Registers_ALU[18]~input_o\)))) # (!\Registers_ALU[19]~input_o\ & (((!\Mul|BD5|Select_2M~0_combout\ & 
-- \Registers_ALU[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[19]~input_o\,
	datab => \Mul|BD5|Select_M~combout\,
	datac => \Mul|BD5|Select_2M~0_combout\,
	datad => \Registers_ALU[18]~input_o\,
	combout => \Mul|FPP5|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N22
\Mul|FPP4|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP21|PartialProduct~0_combout\ = (\Registers_ALU[21]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP4|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N28
\Mul|FPP4|BPP21|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP21|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP21|PartialProduct~0_combout\) # ((\Registers_ALU[20]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[41]~input_o\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Mul|FPP4|BPP21|PartialProduct~0_combout\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP21|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y31_N10
\Mul|Add26A|Result[23]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(23) = \Registers_ALU[43]~input_o\ $ (\Mul|Add26A|Carry[23]~19_combout\ $ (\Mul|FPP5|BPP19|PartialProduct~0_combout\ $ (\Mul|FPP4|BPP21|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Mul|Add26A|Carry[23]~19_combout\,
	datac => \Mul|FPP5|BPP19|PartialProduct~0_combout\,
	datad => \Mul|FPP4|BPP21|PartialProduct~combout\,
	combout => \Mul|Add26A|Result\(23));

-- Location: LCCOMB_X13_Y31_N2
\Mul|Add26B|Carry~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~37_combout\ = \Mul|Add22|Carry~32_combout\ $ (\Mul|Add22|Carry[19]~31_combout\ $ (\Mul|Add26A|Result\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add22|Carry~32_combout\,
	datac => \Mul|Add22|Carry[19]~31_combout\,
	datad => \Mul|Add26A|Result\(23),
	combout => \Mul|Add26B|Carry~37_combout\);

-- Location: LCCOMB_X13_Y31_N4
\Mul|Add32C|Result[29]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[29]~20_combout\ = \Mul|Add32C|Carry[29]~30_combout\ $ (\Mul|Add32B|Result[29]~21_combout\ $ (\Mul|Add26B|Carry[23]~38_combout\ $ (\Mul|Add26B|Carry~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[29]~30_combout\,
	datab => \Mul|Add32B|Result[29]~21_combout\,
	datac => \Mul|Add26B|Carry[23]~38_combout\,
	datad => \Mul|Add26B|Carry~37_combout\,
	combout => \Mul|Add32C|Result[29]~20_combout\);

-- Location: LCCOMB_X14_Y28_N20
\Mul|Add18C|Carry[15]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[15]~18_combout\ = (\Mul|Add18B|Result\(14) & ((\Mul|Add18C|Carry[14]~16_combout\) # (\Mul|Add10B|Carry~11_combout\ $ (\Mul|Add10B|Carry~10_combout\)))) # (!\Mul|Add18B|Result\(14) & (\Mul|Add18C|Carry[14]~16_combout\ & 
-- (\Mul|Add10B|Carry~11_combout\ $ (\Mul|Add10B|Carry~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10B|Carry~11_combout\,
	datab => \Mul|Add18B|Result\(14),
	datac => \Mul|Add18C|Carry[14]~16_combout\,
	datad => \Mul|Add10B|Carry~10_combout\,
	combout => \Mul|Add18C|Carry[15]~18_combout\);

-- Location: LCCOMB_X14_Y28_N26
\Mul|BD14|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD14|Select_M~combout\ = \Registers_ALU[59]~input_o\ $ (\Registers_ALU[60]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|BD14|Select_M~combout\);

-- Location: LCCOMB_X14_Y28_N0
\Mul|Add10B|Carry[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry[7]~5_combout\ = (\Mul|Add10A|Result\(6) & ((\Mul|Add10B|Carry~11_combout\) # ((\Mul|BD14|Select_M~combout\ & \Registers_ALU[0]~input_o\)))) # (!\Mul|Add10A|Result\(6) & (\Mul|BD14|Select_M~combout\ & (\Registers_ALU[0]~input_o\ & 
-- \Mul|Add10B|Carry~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD14|Select_M~combout\,
	datab => \Mul|Add10A|Result\(6),
	datac => \Registers_ALU[0]~input_o\,
	datad => \Mul|Add10B|Carry~11_combout\,
	combout => \Mul|Add10B|Carry[7]~5_combout\);

-- Location: LCCOMB_X14_Y28_N30
\Mul|Add18B|Carry[15]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[15]~12_combout\ = (\Mul|Add18B|Carry[14]~11_combout\ & ((\Mul|Add18A|Result\(14)) # (\Mul|Add14|Carry[10]~13_combout\ $ (\Mul|Add14|Carry~14_combout\)))) # (!\Mul|Add18B|Carry[14]~11_combout\ & (\Mul|Add18A|Result\(14) & 
-- (\Mul|Add14|Carry[10]~13_combout\ $ (\Mul|Add14|Carry~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[14]~11_combout\,
	datab => \Mul|Add14|Carry[10]~13_combout\,
	datac => \Mul|Add14|Carry~14_combout\,
	datad => \Mul|Add18A|Result\(14),
	combout => \Mul|Add18B|Carry[15]~12_combout\);

-- Location: LCCOMB_X13_Y27_N24
\Mul|Add14|Carry[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[11]~15_combout\ = (\Mul|FPP10|BPP8|PartialProduct~combout\ & ((\Mul|Add14|Carry[10]~13_combout\) # (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP6|PartialProduct~0_combout\)))) # (!\Mul|FPP10|BPP8|PartialProduct~combout\ & 
-- (\Mul|Add14|Carry[10]~13_combout\ & (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP6|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[55]~input_o\,
	datab => \Mul|FPP10|BPP8|PartialProduct~combout\,
	datac => \Mul|Add14|Carry[10]~13_combout\,
	datad => \Mul|FPP11|BPP6|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry[11]~15_combout\);

-- Location: LCCOMB_X12_Y27_N10
\Mul|Add18A|Carry[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[15]~11_combout\ = (\Mul|FPP8|BPP12|PartialProduct~combout\ & ((\Mul|Add18A|Carry[14]~10_combout\) # (\Mul|FPP9|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\)))) # (!\Mul|FPP8|BPP12|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[14]~10_combout\ & (\Mul|FPP9|BPP10|PartialProduct~0_combout\ $ (\Registers_ALU[51]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP9|BPP10|PartialProduct~0_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP12|PartialProduct~combout\,
	datad => \Mul|Add18A|Carry[14]~10_combout\,
	combout => \Mul|Add18A|Carry[15]~11_combout\);

-- Location: LCCOMB_X12_Y27_N2
\Mul|FPP8|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[13]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Registers_ALU[48]~input_o\,
	datac => \Registers_ALU[13]~input_o\,
	combout => \Mul|FPP8|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N8
\Mul|FPP8|BPP13|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP13|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP13|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[12]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Mul|FPP8|BPP13|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP13|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y27_N12
\Mul|FPP9|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP11|PartialProduct~0_combout\ = (\Mul|BD9|Select_2M~0_combout\ & (((\Registers_ALU[11]~input_o\ & \Mul|BD9|Select_M~combout\)))) # (!\Mul|BD9|Select_2M~0_combout\ & ((\Registers_ALU[10]~input_o\) # ((\Registers_ALU[11]~input_o\ & 
-- \Mul|BD9|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_2M~0_combout\,
	datab => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Mul|BD9|Select_M~combout\,
	combout => \Mul|FPP9|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N4
\Mul|Add18A|Result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(15) = \Mul|Add18A|Carry[15]~11_combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP8|BPP13|PartialProduct~combout\ $ (\Mul|FPP9|BPP11|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[15]~11_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP13|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP11|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Result\(15));

-- Location: LCCOMB_X13_Y25_N0
\Mul|FPP10|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[52]~input_o\,
	datac => \Registers_ALU[9]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N26
\Mul|FPP10|BPP9|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP9|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP9|PartialProduct~0_combout\) # ((\Registers_ALU[8]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[53]~input_o\,
	datab => \Mul|FPP10|BPP9|PartialProduct~0_combout\,
	datac => \Registers_ALU[8]~input_o\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP9|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y27_N14
\Mul|FPP11|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & ((\Mul|BD11|Select_M~combout\) # ((\Registers_ALU[6]~input_o\ & !\Mul|BD11|Select_2M~0_combout\)))) # (!\Registers_ALU[7]~input_o\ & (\Registers_ALU[6]~input_o\ & 
-- (!\Mul|BD11|Select_2M~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Registers_ALU[6]~input_o\,
	datac => \Mul|BD11|Select_2M~0_combout\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y27_N24
\Mul|Add14|Carry~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~16_combout\ = \Mul|FPP10|BPP9|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP7|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|FPP10|BPP9|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~16_combout\);

-- Location: LCCOMB_X14_Y27_N26
\Mul|Add18B|Result[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(15) = \Mul|Add18B|Carry[15]~12_combout\ $ (\Mul|Add14|Carry[11]~15_combout\ $ (\Mul|Add18A|Result\(15) $ (\Mul|Add14|Carry~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[15]~12_combout\,
	datab => \Mul|Add14|Carry[11]~15_combout\,
	datac => \Mul|Add18A|Result\(15),
	datad => \Mul|Add14|Carry~16_combout\,
	combout => \Mul|Add18B|Result\(15));

-- Location: LCCOMB_X16_Y30_N26
\Mul|FPP14|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & ((\Registers_ALU[61]~input_o\ & (!\Registers_ALU[59]~input_o\ & !\Registers_ALU[60]~input_o\)) # (!\Registers_ALU[61]~input_o\ & (\Registers_ALU[59]~input_o\ & 
-- \Registers_ALU[60]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|FPP14|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X16_Y30_N8
\Mul|FPP14|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP1|PartialProduct~1_combout\ = \Registers_ALU[61]~input_o\ $ (((\Mul|FPP14|BPP1|PartialProduct~0_combout\) # ((\Registers_ALU[1]~input_o\ & \Mul|BD14|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Mul|FPP14|BPP1|PartialProduct~0_combout\,
	datad => \Mul|BD14|Select_M~combout\,
	combout => \Mul|FPP14|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X13_Y30_N12
\Mul|FPP12|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP5|PartialProduct~0_combout\ = (\Registers_ALU[5]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y30_N26
\Mul|FPP12|BPP5|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP5|PartialProduct~combout\ = \Registers_ALU[57]~input_o\ $ (((\Mul|FPP12|BPP5|PartialProduct~0_combout\) # ((\Registers_ALU[4]~input_o\ & \Mul|FPP12|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP5|PartialProduct~0_combout\,
	datab => \Registers_ALU[57]~input_o\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP5|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y30_N30
\Mul|FPP13|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & ((\Mul|FPP13|BPP1|PartialProduct~0_combout\) # ((\Mul|BD13|Select_M~combout\ & \Registers_ALU[3]~input_o\)))) # (!\Registers_ALU[2]~input_o\ & (\Mul|BD13|Select_M~combout\ & 
-- (\Registers_ALU[3]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => \Mul|BD13|Select_M~combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|FPP13|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP13|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y30_N2
\Mul|Add10A|Carry[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry[7]~3_combout\ = (\Mul|FPP12|BPP4|PartialProduct~combout\ & ((\Mul|Add10A|Carry[6]~2_combout\) # (\Mul|FPP13|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\)))) # (!\Mul|FPP12|BPP4|PartialProduct~combout\ & 
-- (\Mul|Add10A|Carry[6]~2_combout\ & (\Mul|FPP13|BPP2|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP2|PartialProduct~0_combout\,
	datab => \Mul|FPP12|BPP4|PartialProduct~combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[6]~2_combout\,
	combout => \Mul|Add10A|Carry[7]~3_combout\);

-- Location: LCCOMB_X14_Y30_N12
\Mul|Add10A|Result[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(7) = \Mul|FPP12|BPP5|PartialProduct~combout\ $ (\Mul|FPP13|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\ $ (\Mul|Add10A|Carry[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP5|PartialProduct~combout\,
	datab => \Mul|FPP13|BPP3|PartialProduct~0_combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[7]~3_combout\,
	combout => \Mul|Add10A|Result\(7));

-- Location: LCCOMB_X16_Y30_N4
\Mul|Add6|Carry~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry~0_combout\ = (\Registers_ALU[61]~input_o\ & ((\Registers_ALU[59]~input_o\ $ (!\Registers_ALU[60]~input_o\)) # (!\Registers_ALU[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|Add6|Carry~0_combout\);

-- Location: LCCOMB_X14_Y29_N28
\Mul|Add10B|Carry~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~6_combout\ = \Mul|FPP14|BPP1|PartialProduct~1_combout\ $ (\Mul|Add10A|Result\(7) $ (\Mul|Add6|Carry~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP14|BPP1|PartialProduct~1_combout\,
	datac => \Mul|Add10A|Result\(7),
	datad => \Mul|Add6|Carry~0_combout\,
	combout => \Mul|Add10B|Carry~6_combout\);

-- Location: LCCOMB_X14_Y29_N10
\Mul|Add18C|Carry~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~17_combout\ = \Mul|Add10B|Carry[7]~5_combout\ $ (\Mul|Add18B|Result\(15) $ (\Mul|Add10B|Carry~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add10B|Carry[7]~5_combout\,
	datac => \Mul|Add18B|Result\(15),
	datad => \Mul|Add10B|Carry~6_combout\,
	combout => \Mul|Add18C|Carry~17_combout\);

-- Location: LCCOMB_X14_Y29_N8
\Mul|Add32D|Result[29]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result\(29) = \Mul|Add32D|Carry[29]~14_combout\ $ (\Mul|Add32C|Result[29]~20_combout\ $ (\Mul|Add18C|Carry[15]~18_combout\ $ (\Mul|Add18C|Carry~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[29]~14_combout\,
	datab => \Mul|Add32C|Result[29]~20_combout\,
	datac => \Mul|Add18C|Carry[15]~18_combout\,
	datad => \Mul|Add18C|Carry~17_combout\,
	combout => \Mul|Add32D|Result\(29));

-- Location: LCCOMB_X5_Y29_N8
\ALU_Registers[29]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]~135_combout\ = (\Control_ALU[31]~input_o\ & (((\Mul|Add32D|Result\(29))))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[29]~134_combout\) # ((\ALU_Registers[29]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[29]~134_combout\,
	datab => \ALU_Registers[29]~132_combout\,
	datac => \Mul|Add32D|Result\(29),
	datad => \Control_ALU[31]~input_o\,
	combout => \ALU_Registers[29]~135_combout\);

-- Location: LCCOMB_X5_Y29_N0
\ALU_Registers[29]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[29]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[29]~135_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[29]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[29]~135_combout\,
	datab => \ALU_Registers[29]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[29]$latch~combout\);

-- Location: IOIBUF_X27_Y73_N22
\Registers_ALU[62]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(62),
	o => \Registers_ALU[62]~input_o\);

-- Location: LCCOMB_X5_Y30_N30
\InputORB[30]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[30]~33_combout\ = (\InputORB[0]~0_combout\ & ((\Registers_ALU[62]~input_o\))) # (!\InputORB[0]~0_combout\ & (\IR_ALU[24]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \IR_ALU[24]~input_o\,
	datac => \Registers_ALU[62]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[30]~33_combout\);

-- Location: LCCOMB_X5_Y30_N6
\InputORB[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(30) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((\InputORB[30]~33_combout\))) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (InputORB(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(30),
	datab => \InputORB[30]~33_combout\,
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(30));

-- Location: LCCOMB_X4_Y31_N28
\InputANDB[30]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[30]~62_combout\ = (\Control_ALU[26]~input_o\ & (\Registers_ALU[62]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\Control_ALU[28]~input_o\ & (\Registers_ALU[62]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[26]~input_o\,
	datab => \Registers_ALU[62]~input_o\,
	datac => \IR_ALU[24]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \InputANDB[30]~62_combout\);

-- Location: LCCOMB_X4_Y31_N18
\InputANDB[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[30]~63_combout\ = (\Control_ALU[31]~input_o\ & (((\IR_ALU[12]~input_o\)))) # (!\Control_ALU[31]~input_o\ & ((\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\InputANDB[30]~62_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[31]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \IR_ALU[12]~input_o\,
	datad => \InputANDB[30]~62_combout\,
	combout => \InputANDB[30]~63_combout\);

-- Location: LCCOMB_X6_Y30_N0
\InputANDB[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(30) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[30]~63_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputANDB[30]~63_combout\,
	datab => InputANDB(30),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(30));

-- Location: LCCOMB_X6_Y30_N26
\ALU_Registers[30]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~137_combout\ = (\ALU_Registers[22]~4_combout\ & (\Registers_ALU[30]~input_o\ & ((InputANDB(30))))) # (!\ALU_Registers[22]~4_combout\ & ((\Registers_ALU[30]~input_o\) # ((InputORB(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[22]~4_combout\,
	datab => \Registers_ALU[30]~input_o\,
	datac => InputORB(30),
	datad => InputANDB(30),
	combout => \ALU_Registers[30]~137_combout\);

-- Location: IOIBUF_X60_Y0_N22
\PC_ALU[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(30),
	o => \PC_ALU[30]~input_o\);

-- Location: LCCOMB_X10_Y23_N28
\AdderInputA[30]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[30]~4_combout\ = (AddrASelector(1) & (\Registers_ALU[30]~input_o\)) # (!AddrASelector(1) & ((\PC_ALU[30]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[30]~input_o\,
	datab => \PC_ALU[30]~input_o\,
	datac => AddrASelector(1),
	combout => \AdderInputA[30]~4_combout\);

-- Location: LCCOMB_X10_Y23_N6
\AdderInputA[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(30) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((\AdderInputA[30]~4_combout\))) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (AdderInputA(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(30),
	datac => \AdderInputA[30]~4_combout\,
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(30));

-- Location: LCCOMB_X4_Y24_N16
\AdderInputB[30]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[30]~25_combout\ = (\AdderInputB[28]~126_combout\ & ((\AdderInputB[29]~24_combout\ & ((!\Registers_ALU[62]~input_o\))) # (!\AdderInputB[29]~24_combout\ & (\IR_ALU[23]~input_o\)))) # (!\AdderInputB[28]~126_combout\ & 
-- (((\AdderInputB[29]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[23]~input_o\,
	datab => \Registers_ALU[62]~input_o\,
	datac => \AdderInputB[28]~126_combout\,
	datad => \AdderInputB[29]~24_combout\,
	combout => \AdderInputB[30]~25_combout\);

-- Location: LCCOMB_X3_Y24_N14
\AdderInputB[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(30) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[30]~25_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(30),
	datac => \AdderInputB[30]~25_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(30));

-- Location: LCCOMB_X6_Y23_N10
\CRAA32|Result[30]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[30]~16_combout\ = AdderInputB(30) $ (((AdderInputB(29) & ((AdderInputA(29)) # (\CRAA32|Carry[29]~42_combout\))) # (!AdderInputB(29) & (AdderInputA(29) & \CRAA32|Carry[29]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(30),
	datab => AdderInputB(29),
	datac => AdderInputA(29),
	datad => \CRAA32|Carry[29]~42_combout\,
	combout => \CRAA32|Result[30]~16_combout\);

-- Location: LCCOMB_X6_Y30_N4
\ALU_Registers[30]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~138_combout\ = (\ALU_Registers[22]~4_combout\ & (((\ALU_Registers[30]~137_combout\)))) # (!\ALU_Registers[22]~4_combout\ & (AdderInputA(30) $ (((\CRAA32|Result[30]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(30),
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[30]~137_combout\,
	datad => \CRAA32|Result[30]~16_combout\,
	combout => \ALU_Registers[30]~138_combout\);

-- Location: LCCOMB_X6_Y30_N10
\ALU_Registers[30]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~139_combout\ = (!\Control_ALU[17]~input_o\ & ((\ALU_Registers[22]~1_combout\ & (\ALU_Registers[30]~137_combout\)) # (!\ALU_Registers[22]~1_combout\ & ((\ALU_Registers[30]~138_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[17]~input_o\,
	datab => \ALU_Registers[30]~137_combout\,
	datac => \ALU_Registers[30]~138_combout\,
	datad => \ALU_Registers[22]~1_combout\,
	combout => \ALU_Registers[30]~139_combout\);

-- Location: LCCOMB_X6_Y36_N4
\LS|D[30]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[30]~29_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(30)))) # (!\LSReplace~0_combout\ & (\LS|D29~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LSReplace~0_combout\,
	datac => \LS|D29~q\,
	datad => LSRDataIn(30),
	combout => \LS|D[30]~29_combout\);

-- Location: FF_X6_Y33_N5
\LS|D30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	asdata => \LS|D[30]~29_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D30~q\);

-- Location: LCCOMB_X6_Y30_N8
\ALU_Registers[30]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~136_combout\ = (\Control_ALU[17]~input_o\ & ((\ASR|D30~q\) # ((\LS|D30~q\) # (\LSR|D30~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D30~q\,
	datab => \Control_ALU[17]~input_o\,
	datac => \LS|D30~q\,
	datad => \LSR|D30~q\,
	combout => \ALU_Registers[30]~136_combout\);

-- Location: LCCOMB_X13_Y31_N10
\Mul|Add32C|Carry[30]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[30]~31_combout\ = (\Mul|Add32C|Carry[29]~30_combout\ & ((\Mul|Add32B|Result[29]~21_combout\) # (\Mul|Add26B|Carry[23]~38_combout\ $ (\Mul|Add26B|Carry~37_combout\)))) # (!\Mul|Add32C|Carry[29]~30_combout\ & 
-- (\Mul|Add32B|Result[29]~21_combout\ & (\Mul|Add26B|Carry[23]~38_combout\ $ (\Mul|Add26B|Carry~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[29]~30_combout\,
	datab => \Mul|Add32B|Result[29]~21_combout\,
	datac => \Mul|Add26B|Carry[23]~38_combout\,
	datad => \Mul|Add26B|Carry~37_combout\,
	combout => \Mul|Add32C|Carry[30]~31_combout\);

-- Location: LCCOMB_X13_Y31_N0
\Mul|Add26B|Carry[24]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[24]~40_combout\ = (\Mul|Add26B|Carry[23]~38_combout\ & ((\Mul|Add26A|Result\(23)) # (\Mul|Add22|Carry~32_combout\ $ (\Mul|Add22|Carry[19]~31_combout\)))) # (!\Mul|Add26B|Carry[23]~38_combout\ & (\Mul|Add26A|Result\(23) & 
-- (\Mul|Add22|Carry~32_combout\ $ (\Mul|Add22|Carry[19]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26B|Carry[23]~38_combout\,
	datab => \Mul|Add22|Carry~32_combout\,
	datac => \Mul|Add22|Carry[19]~31_combout\,
	datad => \Mul|Add26A|Result\(23),
	combout => \Mul|Add26B|Carry[24]~40_combout\);

-- Location: LCCOMB_X9_Y27_N6
\Mul|Add32B|Carry[30]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[30]~27_combout\ = (\Mul|Add32A|Result[29]~27_combout\ & ((\Mul|Add32B|Carry[29]~26_combout\) # (\Mul|Add30|Carry[27]~48_combout\ $ (\Mul|Add30|Carry~47_combout\)))) # (!\Mul|Add32A|Result[29]~27_combout\ & 
-- (\Mul|Add32B|Carry[29]~26_combout\ & (\Mul|Add30|Carry[27]~48_combout\ $ (\Mul|Add30|Carry~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Result[29]~27_combout\,
	datab => \Mul|Add30|Carry[27]~48_combout\,
	datac => \Mul|Add30|Carry~47_combout\,
	datad => \Mul|Add32B|Carry[29]~26_combout\,
	combout => \Mul|Add32B|Carry[30]~27_combout\);

-- Location: LCCOMB_X7_Y27_N20
\Mul|FPP0|BPP30|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP30|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & ((\Registers_ALU[33]~input_o\ $ (\Registers_ALU[30]~input_o\)))) # (!\Registers_ALU[32]~input_o\ & (!\Registers_ALU[29]~input_o\ & (\Registers_ALU[33]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[29]~input_o\,
	datab => \Registers_ALU[32]~input_o\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Registers_ALU[30]~input_o\,
	combout => \Mul|FPP0|BPP30|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y27_N18
\Mul|FPP1|BPP28|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP28|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (((\Mul|BD1|Select_M~combout\ & \Registers_ALU[28]~input_o\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[27]~input_o\) # ((\Mul|BD1|Select_M~combout\ & 
-- \Registers_ALU[28]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Registers_ALU[27]~input_o\,
	datac => \Mul|BD1|Select_M~combout\,
	datad => \Registers_ALU[28]~input_o\,
	combout => \Mul|FPP1|BPP28|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N6
\Mul|Add32A|Carry[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[30]~28_combout\ = (\Mul|Add32A|Carry[29]~27_combout\ & ((\Mul|FPP0|BPP29|PartialProduct~0_combout\) # (\Mul|FPP1|BPP27|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|Add32A|Carry[29]~27_combout\ & 
-- (\Mul|FPP0|BPP29|PartialProduct~0_combout\ & (\Mul|FPP1|BPP27|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32A|Carry[29]~27_combout\,
	datab => \Mul|FPP1|BPP27|PartialProduct~0_combout\,
	datac => \Mul|FPP0|BPP29|PartialProduct~0_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Carry[30]~28_combout\);

-- Location: LCCOMB_X8_Y27_N4
\Mul|Add32A|Result[30]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Result[30]~28_combout\ = \Mul|FPP0|BPP30|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP28|PartialProduct~0_combout\ $ (\Mul|Add32A|Carry[30]~28_combout\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP30|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP28|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[30]~28_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Result[30]~28_combout\);

-- Location: LCCOMB_X9_Y27_N28
\Mul|Add30|Carry[28]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[28]~50_combout\ = (\Mul|FPP2|BPP25|PartialProduct~combout\ & ((\Mul|Add30|Carry[27]~48_combout\) # (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP23|PartialProduct~0_combout\)))) # (!\Mul|FPP2|BPP25|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[27]~48_combout\ & (\Registers_ALU[39]~input_o\ $ (\Mul|FPP3|BPP23|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP2|BPP25|PartialProduct~combout\,
	datab => \Mul|Add30|Carry[27]~48_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP3|BPP23|PartialProduct~0_combout\,
	combout => \Mul|Add30|Carry[28]~50_combout\);

-- Location: LCCOMB_X6_Y29_N30
\Mul|FPP3|BPP24|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP24|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (\Mul|BD3|Select_M~combout\ & ((\Registers_ALU[24]~input_o\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[23]~input_o\) # ((\Mul|BD3|Select_M~combout\ & 
-- \Registers_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Mul|BD3|Select_M~combout\,
	datac => \Registers_ALU[23]~input_o\,
	datad => \Registers_ALU[24]~input_o\,
	combout => \Mul|FPP3|BPP24|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N20
\Mul|FPP2|BPP26|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP26|PartialProduct~0_combout\ = (\Registers_ALU[26]~input_o\ & (\Registers_ALU[36]~input_o\ $ (\Registers_ALU[35]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[36]~input_o\,
	datac => \Registers_ALU[26]~input_o\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|FPP2|BPP26|PartialProduct~0_combout\);

-- Location: LCCOMB_X8_Y27_N2
\Mul|FPP2|BPP26|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP26|PartialProduct~combout\ = \Registers_ALU[37]~input_o\ $ (((\Mul|FPP2|BPP26|PartialProduct~0_combout\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[25]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_2M~0_combout\,
	datab => \Mul|FPP2|BPP26|PartialProduct~0_combout\,
	datac => \Registers_ALU[25]~input_o\,
	datad => \Registers_ALU[37]~input_o\,
	combout => \Mul|FPP2|BPP26|PartialProduct~combout\);

-- Location: LCCOMB_X8_Y27_N28
\Mul|Add30|Carry~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry~49_combout\ = \Mul|FPP3|BPP24|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\ $ (\Mul|FPP2|BPP26|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP24|PartialProduct~0_combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|FPP2|BPP26|PartialProduct~combout\,
	combout => \Mul|Add30|Carry~49_combout\);

-- Location: LCCOMB_X9_Y27_N30
\Mul|Add32B|Result[30]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Result[30]~22_combout\ = \Mul|Add32B|Carry[30]~27_combout\ $ (\Mul|Add32A|Result[30]~28_combout\ $ (\Mul|Add30|Carry[28]~50_combout\ $ (\Mul|Add30|Carry~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[30]~27_combout\,
	datab => \Mul|Add32A|Result[30]~28_combout\,
	datac => \Mul|Add30|Carry[28]~50_combout\,
	datad => \Mul|Add30|Carry~49_combout\,
	combout => \Mul|Add32B|Result[30]~22_combout\);

-- Location: LCCOMB_X13_Y31_N6
\Mul|Add22|Carry[20]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[20]~33_combout\ = (\Mul|Add22|Carry[19]~31_combout\ & ((\Mul|FPP6|BPP17|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP15|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[19]~31_combout\ & 
-- (\Mul|FPP6|BPP17|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP15|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|FPP7|BPP15|PartialProduct~0_combout\,
	datac => \Mul|Add22|Carry[19]~31_combout\,
	datad => \Mul|FPP6|BPP17|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[20]~33_combout\);

-- Location: LCCOMB_X11_Y31_N26
\Mul|Add26A|Carry[24]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[24]~20_combout\ = (\Mul|Add26A|Carry[23]~19_combout\ & ((\Mul|FPP4|BPP21|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP19|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[23]~19_combout\ & 
-- (\Mul|FPP4|BPP21|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP19|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[23]~19_combout\,
	datab => \Mul|FPP4|BPP21|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP19|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[24]~20_combout\);

-- Location: LCCOMB_X11_Y31_N2
\Mul|FPP4|BPP22|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP22|PartialProduct~0_combout\ = (\Registers_ALU[22]~input_o\ & (\Registers_ALU[39]~input_o\ $ (\Registers_ALU[40]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[39]~input_o\,
	datab => \Registers_ALU[22]~input_o\,
	datac => \Registers_ALU[40]~input_o\,
	combout => \Mul|FPP4|BPP22|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N16
\Mul|FPP4|BPP22|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP22|PartialProduct~combout\ = \Registers_ALU[41]~input_o\ $ (((\Mul|FPP4|BPP22|PartialProduct~0_combout\) # ((\Registers_ALU[21]~input_o\ & !\Mul|BD4|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP22|PartialProduct~0_combout\,
	datab => \Registers_ALU[21]~input_o\,
	datac => \Registers_ALU[41]~input_o\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP22|PartialProduct~combout\);

-- Location: LCCOMB_X11_Y31_N12
\Mul|FPP5|BPP20|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP20|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (\Registers_ALU[20]~input_o\ & (\Mul|BD5|Select_M~combout\))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[19]~input_o\) # ((\Registers_ALU[20]~input_o\ & 
-- \Mul|BD5|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Mul|BD5|Select_M~combout\,
	datad => \Registers_ALU[19]~input_o\,
	combout => \Mul|FPP5|BPP20|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N8
\Mul|Add26A|Result[24]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Result\(24) = \Mul|Add26A|Carry[24]~20_combout\ $ (\Mul|FPP4|BPP22|PartialProduct~combout\ $ (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP20|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[24]~20_combout\,
	datab => \Mul|FPP4|BPP22|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Result\(24));

-- Location: LCCOMB_X7_Y30_N10
\Mul|FPP7|BPP16|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP16|PartialProduct~0_combout\ = (\Registers_ALU[15]~input_o\ & (((\Registers_ALU[16]~input_o\ & \Mul|BD7|Select_M~combout\)) # (!\Mul|BD7|Select_2M~0_combout\))) # (!\Registers_ALU[15]~input_o\ & (\Registers_ALU[16]~input_o\ & 
-- (\Mul|BD7|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datab => \Registers_ALU[16]~input_o\,
	datac => \Mul|BD7|Select_M~combout\,
	datad => \Mul|BD7|Select_2M~0_combout\,
	combout => \Mul|FPP7|BPP16|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N10
\Mul|FPP6|BPP18|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP18|PartialProduct~0_combout\ = (\Registers_ALU[17]~input_o\ & ((\Registers_ALU[43]~input_o\ & (!\Registers_ALU[45]~input_o\ & \Registers_ALU[44]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (\Registers_ALU[45]~input_o\ & 
-- !\Registers_ALU[44]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[45]~input_o\,
	datac => \Registers_ALU[44]~input_o\,
	datad => \Registers_ALU[17]~input_o\,
	combout => \Mul|FPP6|BPP18|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N28
\Mul|FPP6|BPP18|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP18|PartialProduct~combout\ = \Registers_ALU[45]~input_o\ $ (((\Mul|FPP6|BPP18|PartialProduct~0_combout\) # ((\Mul|BD6|Select_M~combout\ & \Registers_ALU[18]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP6|BPP18|PartialProduct~0_combout\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Registers_ALU[18]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP18|PartialProduct~combout\);

-- Location: LCCOMB_X14_Y27_N12
\Mul|Add22|Carry~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry~34_combout\ = \Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP16|PartialProduct~0_combout\ $ (\Mul|FPP6|BPP18|PartialProduct~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datac => \Mul|FPP7|BPP16|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP18|PartialProduct~combout\,
	combout => \Mul|Add22|Carry~34_combout\);

-- Location: LCCOMB_X13_Y31_N28
\Mul|Add26B|Carry~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry~39_combout\ = \Mul|Add22|Carry[20]~33_combout\ $ (\Mul|Add26A|Result\(24) $ (\Mul|Add22|Carry~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[20]~33_combout\,
	datab => \Mul|Add26A|Result\(24),
	datac => \Mul|Add22|Carry~34_combout\,
	combout => \Mul|Add26B|Carry~39_combout\);

-- Location: LCCOMB_X13_Y31_N22
\Mul|Add32C|Result[30]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Result[30]~21_combout\ = \Mul|Add32C|Carry[30]~31_combout\ $ (\Mul|Add26B|Carry[24]~40_combout\ $ (\Mul|Add32B|Result[30]~22_combout\ $ (\Mul|Add26B|Carry~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[30]~31_combout\,
	datab => \Mul|Add26B|Carry[24]~40_combout\,
	datac => \Mul|Add32B|Result[30]~22_combout\,
	datad => \Mul|Add26B|Carry~39_combout\,
	combout => \Mul|Add32C|Result[30]~21_combout\);

-- Location: LCCOMB_X14_Y29_N20
\Mul|Add32D|Carry[30]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[30]~15_combout\ = (\Mul|Add32D|Carry[29]~14_combout\ & ((\Mul|Add32C|Result[29]~20_combout\) # (\Mul|Add18C|Carry[15]~18_combout\ $ (\Mul|Add18C|Carry~17_combout\)))) # (!\Mul|Add32D|Carry[29]~14_combout\ & 
-- (\Mul|Add32C|Result[29]~20_combout\ & (\Mul|Add18C|Carry[15]~18_combout\ $ (\Mul|Add18C|Carry~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Carry[29]~14_combout\,
	datab => \Mul|Add32C|Result[29]~20_combout\,
	datac => \Mul|Add18C|Carry[15]~18_combout\,
	datad => \Mul|Add18C|Carry~17_combout\,
	combout => \Mul|Add32D|Carry[30]~15_combout\);

-- Location: LCCOMB_X14_Y29_N22
\Mul|Add18C|Carry[16]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[16]~20_combout\ = (\Mul|Add18C|Carry[15]~18_combout\ & ((\Mul|Add18B|Result\(15)) # (\Mul|Add10B|Carry[7]~5_combout\ $ (\Mul|Add10B|Carry~6_combout\)))) # (!\Mul|Add18C|Carry[15]~18_combout\ & (\Mul|Add18B|Result\(15) & 
-- (\Mul|Add10B|Carry[7]~5_combout\ $ (\Mul|Add10B|Carry~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|Carry[15]~18_combout\,
	datab => \Mul|Add10B|Carry[7]~5_combout\,
	datac => \Mul|Add18B|Result\(15),
	datad => \Mul|Add10B|Carry~6_combout\,
	combout => \Mul|Add18C|Carry[16]~20_combout\);

-- Location: LCCOMB_X13_Y30_N22
\Mul|FPP12|BPP6|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP6|PartialProduct~0_combout\ = (\Registers_ALU[6]~input_o\ & (\Registers_ALU[55]~input_o\ $ (\Registers_ALU[56]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Registers_ALU[6]~input_o\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Registers_ALU[56]~input_o\,
	combout => \Mul|FPP12|BPP6|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y30_N8
\Mul|FPP12|BPP6|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP6|PartialProduct~combout\ = \Registers_ALU[57]~input_o\ $ (((\Mul|FPP12|BPP6|PartialProduct~0_combout\) # ((\Registers_ALU[5]~input_o\ & \Mul|FPP12|BPP1|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP6|PartialProduct~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[57]~input_o\,
	datad => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	combout => \Mul|FPP12|BPP6|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y30_N28
\Mul|FPP13|BPP4|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP4|PartialProduct~0_combout\ = (\Mul|FPP13|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[3]~input_o\) # ((\Registers_ALU[4]~input_o\ & \Mul|BD13|Select_M~combout\)))) # (!\Mul|FPP13|BPP1|PartialProduct~0_combout\ & 
-- (((\Registers_ALU[4]~input_o\ & \Mul|BD13|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[3]~input_o\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD13|Select_M~combout\,
	combout => \Mul|FPP13|BPP4|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y30_N10
\Mul|Add10A|Carry[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry[8]~4_combout\ = (\Mul|FPP12|BPP5|PartialProduct~combout\ & ((\Mul|Add10A|Carry[7]~3_combout\) # (\Mul|FPP13|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\)))) # (!\Mul|FPP12|BPP5|PartialProduct~combout\ & 
-- (\Mul|Add10A|Carry[7]~3_combout\ & (\Mul|FPP13|BPP3|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP5|PartialProduct~combout\,
	datab => \Mul|FPP13|BPP3|PartialProduct~0_combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[7]~3_combout\,
	combout => \Mul|Add10A|Carry[8]~4_combout\);

-- Location: LCCOMB_X14_Y30_N16
\Mul|Add10A|Result[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Result\(8) = \Mul|FPP12|BPP6|PartialProduct~combout\ $ (\Mul|FPP13|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\ $ (\Mul|Add10A|Carry[8]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP6|PartialProduct~combout\,
	datab => \Mul|FPP13|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[8]~4_combout\,
	combout => \Mul|Add10A|Result\(8));

-- Location: LCCOMB_X16_Y30_N2
\Mul|FPP14|BPP2|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP2|PartialProduct~0_combout\ = (\Registers_ALU[1]~input_o\ & ((\Registers_ALU[61]~input_o\ & (!\Registers_ALU[59]~input_o\ & !\Registers_ALU[60]~input_o\)) # (!\Registers_ALU[61]~input_o\ & (\Registers_ALU[59]~input_o\ & 
-- \Registers_ALU[60]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|FPP14|BPP2|PartialProduct~0_combout\);

-- Location: LCCOMB_X16_Y30_N20
\Mul|FPP14|BPP2|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP2|PartialProduct~combout\ = \Registers_ALU[61]~input_o\ $ (((\Mul|FPP14|BPP2|PartialProduct~0_combout\) # ((\Mul|BD14|Select_M~combout\ & \Registers_ALU[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD14|Select_M~combout\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[61]~input_o\,
	datad => \Mul|FPP14|BPP2|PartialProduct~0_combout\,
	combout => \Mul|FPP14|BPP2|PartialProduct~combout\);

-- Location: LCCOMB_X16_Y30_N30
\Mul|Add6|Carry~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry~1_combout\ = \Mul|FPP14|BPP2|PartialProduct~combout\ $ (((\Registers_ALU[0]~input_o\ & (\Registers_ALU[61]~input_o\ $ (\Registers_ALU[62]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Mul|FPP14|BPP2|PartialProduct~combout\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[62]~input_o\,
	combout => \Mul|Add6|Carry~1_combout\);

-- Location: LCCOMB_X14_Y29_N16
\Mul|Add10B|Carry~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry~8_combout\ = \Mul|Add10A|Result\(8) $ (\Mul|Add6|Carry~1_combout\ $ (((!\Mul|Add6|Carry~0_combout\) # (!\Mul|FPP14|BPP1|PartialProduct~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|Result\(8),
	datab => \Mul|Add6|Carry~1_combout\,
	datac => \Mul|FPP14|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add6|Carry~0_combout\,
	combout => \Mul|Add10B|Carry~8_combout\);

-- Location: LCCOMB_X14_Y29_N14
\Mul|Add10B|Carry[8]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry[8]~7_combout\ = (\Mul|Add10B|Carry[7]~5_combout\ & ((\Mul|Add10A|Result\(7)) # (\Mul|FPP14|BPP1|PartialProduct~1_combout\ $ (\Mul|Add6|Carry~0_combout\)))) # (!\Mul|Add10B|Carry[7]~5_combout\ & (\Mul|Add10A|Result\(7) & 
-- (\Mul|FPP14|BPP1|PartialProduct~1_combout\ $ (\Mul|Add6|Carry~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP14|BPP1|PartialProduct~1_combout\,
	datab => \Mul|Add10B|Carry[7]~5_combout\,
	datac => \Mul|Add10A|Result\(7),
	datad => \Mul|Add6|Carry~0_combout\,
	combout => \Mul|Add10B|Carry[8]~7_combout\);

-- Location: LCCOMB_X13_Y25_N24
\Mul|FPP10|BPP10|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP10|PartialProduct~0_combout\ = (\Registers_ALU[10]~input_o\ & (\Registers_ALU[52]~input_o\ $ (\Registers_ALU[51]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[10]~input_o\,
	datac => \Registers_ALU[52]~input_o\,
	datad => \Registers_ALU[51]~input_o\,
	combout => \Mul|FPP10|BPP10|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y25_N18
\Mul|FPP10|BPP10|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP10|PartialProduct~combout\ = \Registers_ALU[53]~input_o\ $ (((\Mul|FPP10|BPP10|PartialProduct~0_combout\) # ((\Registers_ALU[9]~input_o\ & !\Mul|BD10|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Mul|FPP10|BPP10|PartialProduct~0_combout\,
	datac => \Registers_ALU[53]~input_o\,
	datad => \Mul|BD10|Select_2M~0_combout\,
	combout => \Mul|FPP10|BPP10|PartialProduct~combout\);

-- Location: LCCOMB_X13_Y27_N8
\Mul|FPP11|BPP8|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP8|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & (((\Registers_ALU[8]~input_o\ & \Mul|BD11|Select_M~combout\)) # (!\Mul|BD11|Select_2M~0_combout\))) # (!\Registers_ALU[7]~input_o\ & (((\Registers_ALU[8]~input_o\ & 
-- \Mul|BD11|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|BD11|Select_2M~0_combout\,
	datac => \Registers_ALU[8]~input_o\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP8|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y27_N10
\Mul|Add14|Carry~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry~18_combout\ = \Mul|FPP10|BPP10|PartialProduct~combout\ $ (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP8|PartialProduct~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP10|BPP10|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry~18_combout\);

-- Location: LCCOMB_X14_Y27_N18
\Mul|Add18B|Carry[16]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[16]~13_combout\ = (\Mul|Add18B|Carry[15]~12_combout\ & ((\Mul|Add18A|Result\(15)) # (\Mul|Add14|Carry[11]~15_combout\ $ (\Mul|Add14|Carry~16_combout\)))) # (!\Mul|Add18B|Carry[15]~12_combout\ & (\Mul|Add18A|Result\(15) & 
-- (\Mul|Add14|Carry[11]~15_combout\ $ (\Mul|Add14|Carry~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18B|Carry[15]~12_combout\,
	datab => \Mul|Add14|Carry[11]~15_combout\,
	datac => \Mul|Add18A|Result\(15),
	datad => \Mul|Add14|Carry~16_combout\,
	combout => \Mul|Add18B|Carry[16]~13_combout\);

-- Location: LCCOMB_X12_Y27_N16
\Mul|FPP8|BPP14|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP14|PartialProduct~0_combout\ = (\Registers_ALU[14]~input_o\ & (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[48]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Registers_ALU[48]~input_o\,
	datac => \Registers_ALU[14]~input_o\,
	combout => \Mul|FPP8|BPP14|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N6
\Mul|FPP8|BPP14|PartialProduct\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP14|PartialProduct~combout\ = \Registers_ALU[49]~input_o\ $ (((\Mul|FPP8|BPP14|PartialProduct~0_combout\) # ((!\Mul|BD8|Select_2M~0_combout\ & \Registers_ALU[13]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[49]~input_o\,
	datac => \Registers_ALU[13]~input_o\,
	datad => \Mul|FPP8|BPP14|PartialProduct~0_combout\,
	combout => \Mul|FPP8|BPP14|PartialProduct~combout\);

-- Location: LCCOMB_X12_Y27_N30
\Mul|FPP9|BPP12|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP12|PartialProduct~0_combout\ = (\Mul|BD9|Select_2M~0_combout\ & (((\Registers_ALU[12]~input_o\ & \Mul|BD9|Select_M~combout\)))) # (!\Mul|BD9|Select_2M~0_combout\ & ((\Registers_ALU[11]~input_o\) # ((\Registers_ALU[12]~input_o\ & 
-- \Mul|BD9|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD9|Select_2M~0_combout\,
	datab => \Registers_ALU[11]~input_o\,
	datac => \Registers_ALU[12]~input_o\,
	datad => \Mul|BD9|Select_M~combout\,
	combout => \Mul|FPP9|BPP12|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N28
\Mul|Add18A|Carry[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[16]~12_combout\ = (\Mul|Add18A|Carry[15]~11_combout\ & ((\Mul|FPP8|BPP13|PartialProduct~combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP11|PartialProduct~0_combout\)))) # (!\Mul|Add18A|Carry[15]~11_combout\ & 
-- (\Mul|FPP8|BPP13|PartialProduct~combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP11|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18A|Carry[15]~11_combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP8|BPP13|PartialProduct~combout\,
	datad => \Mul|FPP9|BPP11|PartialProduct~0_combout\,
	combout => \Mul|Add18A|Carry[16]~12_combout\);

-- Location: LCCOMB_X12_Y27_N26
\Mul|Add18A|Result[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Result\(16) = \Mul|FPP8|BPP14|PartialProduct~combout\ $ (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP12|PartialProduct~0_combout\ $ (\Mul|Add18A|Carry[16]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP14|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP9|BPP12|PartialProduct~0_combout\,
	datad => \Mul|Add18A|Carry[16]~12_combout\,
	combout => \Mul|Add18A|Result\(16));

-- Location: LCCOMB_X14_Y27_N28
\Mul|Add14|Carry[12]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[12]~17_combout\ = (\Mul|FPP10|BPP9|PartialProduct~combout\ & ((\Mul|Add14|Carry[11]~15_combout\) # (\Mul|FPP11|BPP7|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\)))) # (!\Mul|FPP10|BPP9|PartialProduct~combout\ & 
-- (\Mul|Add14|Carry[11]~15_combout\ & (\Mul|FPP11|BPP7|PartialProduct~0_combout\ $ (\Registers_ALU[55]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP7|PartialProduct~0_combout\,
	datab => \Mul|FPP10|BPP9|PartialProduct~combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|Add14|Carry[11]~15_combout\,
	combout => \Mul|Add14|Carry[12]~17_combout\);

-- Location: LCCOMB_X14_Y27_N20
\Mul|Add18B|Result[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Result\(16) = \Mul|Add14|Carry~18_combout\ $ (\Mul|Add18B|Carry[16]~13_combout\ $ (\Mul|Add18A|Result\(16) $ (\Mul|Add14|Carry[12]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry~18_combout\,
	datab => \Mul|Add18B|Carry[16]~13_combout\,
	datac => \Mul|Add18A|Result\(16),
	datad => \Mul|Add14|Carry[12]~17_combout\,
	combout => \Mul|Add18B|Result\(16));

-- Location: LCCOMB_X14_Y29_N18
\Mul|Add18C|Carry~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry~19_combout\ = \Mul|Add10B|Carry~8_combout\ $ (\Mul|Add10B|Carry[8]~7_combout\ $ (\Mul|Add18B|Result\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mul|Add10B|Carry~8_combout\,
	datac => \Mul|Add10B|Carry[8]~7_combout\,
	datad => \Mul|Add18B|Result\(16),
	combout => \Mul|Add18C|Carry~19_combout\);

-- Location: LCCOMB_X14_Y29_N0
\Mul|Add32D|Result[30]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[30]~9_combout\ = \Mul|Add32C|Result[30]~21_combout\ $ (\Mul|Add32D|Carry[30]~15_combout\ $ (\Mul|Add18C|Carry[16]~20_combout\ $ (\Mul|Add18C|Carry~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[30]~21_combout\,
	datab => \Mul|Add32D|Carry[30]~15_combout\,
	datac => \Mul|Add18C|Carry[16]~20_combout\,
	datad => \Mul|Add18C|Carry~19_combout\,
	combout => \Mul|Add32D|Result[30]~9_combout\);

-- Location: LCCOMB_X6_Y30_N16
\ALU_Registers[30]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]~140_combout\ = (\Control_ALU[31]~input_o\ & (((!\Mul|Add32D|Result[30]~9_combout\)))) # (!\Control_ALU[31]~input_o\ & ((\ALU_Registers[30]~139_combout\) # ((\ALU_Registers[30]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[30]~139_combout\,
	datab => \Control_ALU[31]~input_o\,
	datac => \ALU_Registers[30]~136_combout\,
	datad => \Mul|Add32D|Result[30]~9_combout\,
	combout => \ALU_Registers[30]~140_combout\);

-- Location: LCCOMB_X6_Y30_N6
\ALU_Registers[30]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[30]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[30]~140_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[30]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[30]~140_combout\,
	datac => \ALU_Registers[31]~11clkctrl_outclk\,
	datad => \ALU_Registers[30]$latch~combout\,
	combout => \ALU_Registers[30]$latch~combout\);

-- Location: IOIBUF_X115_Y30_N8
\Registers_ALU[63]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Registers_ALU(63),
	o => \Registers_ALU[63]~input_o\);

-- Location: LCCOMB_X5_Y30_N24
\InputANDB[31]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[31]~64_combout\ = (\Control_ALU[28]~input_o\ & (\Registers_ALU[63]~input_o\)) # (!\Control_ALU[28]~input_o\ & ((\Control_ALU[26]~input_o\ & (\Registers_ALU[63]~input_o\)) # (!\Control_ALU[26]~input_o\ & ((\IR_ALU[24]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[63]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datac => \Control_ALU[28]~input_o\,
	datad => \Control_ALU[26]~input_o\,
	combout => \InputANDB[31]~64_combout\);

-- Location: LCCOMB_X6_Y30_N28
\InputANDB[31]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputANDB[31]~65_combout\ = (\Control_ALU[30]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[30]~input_o\ & ((\Control_ALU[31]~input_o\ & (\IR_ALU[12]~input_o\)) # (!\Control_ALU[31]~input_o\ & ((\InputANDB[31]~64_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \IR_ALU[12]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \Control_ALU[31]~input_o\,
	datad => \InputANDB[31]~64_combout\,
	combout => \InputANDB[31]~65_combout\);

-- Location: LCCOMB_X6_Y30_N30
\InputANDB[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputANDB(31) = (GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & (\InputANDB[31]~65_combout\)) # (!GLOBAL(\InputANDB[0]~3clkctrl_outclk\) & ((InputANDB(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \InputANDB[31]~65_combout\,
	datac => InputANDB(31),
	datad => \InputANDB[0]~3clkctrl_outclk\,
	combout => InputANDB(31));

-- Location: LCCOMB_X5_Y30_N22
\InputORB[31]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \InputORB[31]~34_combout\ = (\InputORB[0]~0_combout\ & (\Registers_ALU[63]~input_o\)) # (!\InputORB[0]~0_combout\ & ((\IR_ALU[24]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[63]~input_o\,
	datab => \IR_ALU[24]~input_o\,
	datad => \InputORB[0]~0_combout\,
	combout => \InputORB[31]~34_combout\);

-- Location: LCCOMB_X5_Y30_N8
\InputORB[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- InputORB(31) = (GLOBAL(\InputORB[0]~2clkctrl_outclk\) & (\InputORB[31]~34_combout\)) # (!GLOBAL(\InputORB[0]~2clkctrl_outclk\) & ((InputORB(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \InputORB[31]~34_combout\,
	datac => InputORB(31),
	datad => \InputORB[0]~2clkctrl_outclk\,
	combout => InputORB(31));

-- Location: LCCOMB_X6_Y30_N22
\ALU_Registers[31]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~142_combout\ = (\Registers_ALU[31]~input_o\ & (((InputANDB(31))) # (!\ALU_Registers[22]~4_combout\))) # (!\Registers_ALU[31]~input_o\ & (!\ALU_Registers[22]~4_combout\ & ((InputORB(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[31]~input_o\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => InputANDB(31),
	datad => InputORB(31),
	combout => \ALU_Registers[31]~142_combout\);

-- Location: LCCOMB_X4_Y24_N2
\AdderInputB[31]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~17_combout\ = (\AddrBSelector[4]~1_combout\ & (\IR_ALU[24]~input_o\ & ((\AddrBSelector[1]~2_combout\) # (!\AdderInputB[31]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrBSelector[4]~1_combout\,
	datab => \AdderInputB[31]~16_combout\,
	datac => \AddrBSelector[1]~2_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[31]~17_combout\);

-- Location: LCCOMB_X8_Y24_N10
\AdderInputB[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~15_combout\ = (!\Registers_ALU[63]~input_o\ & ((\Control_ALU[22]~input_o\) # ((\Control_ALU[21]~input_o\) # (\Control_ALU[8]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[63]~input_o\,
	datab => \Control_ALU[22]~input_o\,
	datac => \Control_ALU[21]~input_o\,
	datad => \Control_ALU[8]~input_o\,
	combout => \AdderInputB[31]~15_combout\);

-- Location: LCCOMB_X6_Y22_N30
\AdderInputB[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~18_combout\ = (\AdderInputB[11]~14_combout\ & ((\AdderInputB[31]~17_combout\) # ((\AdderInputB[31]~15_combout\)))) # (!\AdderInputB[11]~14_combout\ & (((\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AdderInputB[31]~17_combout\,
	datab => \AdderInputB[31]~15_combout\,
	datac => \IR_ALU[24]~input_o\,
	datad => \AdderInputB[11]~14_combout\,
	combout => \AdderInputB[31]~18_combout\);

-- Location: LCCOMB_X6_Y22_N24
\AdderInputB[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputB[31]~19_combout\ = (\AddrASelector[1]~4_combout\ & ((\AdderInputB[31]~18_combout\) # ((\Control_ALU[14]~input_o\ & !\IR_ALU[24]~input_o\)))) # (!\AddrASelector[1]~4_combout\ & (\Control_ALU[14]~input_o\ & ((!\IR_ALU[24]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \AddrASelector[1]~4_combout\,
	datab => \Control_ALU[14]~input_o\,
	datac => \AdderInputB[31]~18_combout\,
	datad => \IR_ALU[24]~input_o\,
	combout => \AdderInputB[31]~19_combout\);

-- Location: LCCOMB_X6_Y22_N6
\AdderInputB[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputB(31) = (GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & ((\AdderInputB[31]~19_combout\))) # (!GLOBAL(\AdderInputB[0]~21clkctrl_outclk\) & (AdderInputB(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputB(31),
	datac => \AdderInputB[31]~19_combout\,
	datad => \AdderInputB[0]~21clkctrl_outclk\,
	combout => AdderInputB(31));

-- Location: IOIBUF_X49_Y0_N1
\PC_ALU[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_PC_ALU(31),
	o => \PC_ALU[31]~input_o\);

-- Location: LCCOMB_X6_Y27_N30
\AdderInputA[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \AdderInputA[31]~0_combout\ = (AddrASelector(1) & ((\Registers_ALU[31]~input_o\))) # (!AddrASelector(1) & (\PC_ALU[31]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PC_ALU[31]~input_o\,
	datab => \Registers_ALU[31]~input_o\,
	datad => AddrASelector(1),
	combout => \AdderInputA[31]~0_combout\);

-- Location: LCCOMB_X6_Y27_N22
\AdderInputA[31]\ : cycloneive_lcell_comb
-- Equation(s):
-- AdderInputA(31) = (GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & (\AdderInputA[31]~0_combout\)) # (!GLOBAL(\AdderInputA[0]~3clkctrl_outclk\) & ((AdderInputA(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \AdderInputA[31]~0_combout\,
	datac => AdderInputA(31),
	datad => \AdderInputA[0]~3clkctrl_outclk\,
	combout => AdderInputA(31));

-- Location: LCCOMB_X6_Y23_N2
\CRAA32|Carry[31]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[31]~43_combout\ = (AdderInputA(29) & ((AdderInputB(29)) # (\CRAA32|Carry[29]~42_combout\))) # (!AdderInputA(29) & (AdderInputB(29) & \CRAA32|Carry[29]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => AdderInputA(29),
	datac => AdderInputB(29),
	datad => \CRAA32|Carry[29]~42_combout\,
	combout => \CRAA32|Carry[31]~43_combout\);

-- Location: LCCOMB_X6_Y23_N24
\CRAA32|Carry[31]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carry[31]~44_combout\ = (AdderInputA(30) & ((AdderInputB(30)) # (\CRAA32|Carry[31]~43_combout\))) # (!AdderInputA(30) & (AdderInputB(30) & \CRAA32|Carry[31]~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(30),
	datac => AdderInputB(30),
	datad => \CRAA32|Carry[31]~43_combout\,
	combout => \CRAA32|Carry[31]~44_combout\);

-- Location: LCCOMB_X6_Y23_N18
\CRAA32|Result[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result[31]~0_combout\ = AdderInputB(31) $ (AdderInputA(31) $ (\CRAA32|Carry[31]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputB(31),
	datac => AdderInputA(31),
	datad => \CRAA32|Carry[31]~44_combout\,
	combout => \CRAA32|Result[31]~0_combout\);

-- Location: LCCOMB_X6_Y30_N12
\ALU_Registers[31]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~143_combout\ = (\ALU_Registers[22]~4_combout\ & (\ALU_Registers[31]~142_combout\)) # (!\ALU_Registers[22]~4_combout\ & ((\ALU_Registers[22]~1_combout\ & (\ALU_Registers[31]~142_combout\)) # (!\ALU_Registers[22]~1_combout\ & 
-- ((\CRAA32|Result[31]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[31]~142_combout\,
	datab => \ALU_Registers[22]~4_combout\,
	datac => \ALU_Registers[22]~1_combout\,
	datad => \CRAA32|Result[31]~0_combout\,
	combout => \ALU_Registers[31]~143_combout\);

-- Location: LCCOMB_X8_Y34_N4
\LS|D[31]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \LS|D[31]~30_combout\ = (\LSReplace~0_combout\ & ((LSRDataIn(31)))) # (!\LSReplace~0_combout\ & (\LS|D30~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LS|D30~q\,
	datac => \LSReplace~0_combout\,
	datad => LSRDataIn(31),
	combout => \LS|D[31]~30_combout\);

-- Location: FF_X8_Y34_N5
\LS|D31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Reloj~inputclkctrl_outclk\,
	d => \LS|D[31]~30_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \Control_ALU[18]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \LS|D31~q\);

-- Location: LCCOMB_X7_Y34_N20
\ALU_Registers[31]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~141_combout\ = (\ASR|D31~q\) # ((\LSR|D31~q\) # (\LS|D31~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ASR|D31~q\,
	datac => \LSR|D31~q\,
	datad => \LS|D31~q\,
	combout => \ALU_Registers[31]~141_combout\);

-- Location: LCCOMB_X7_Y30_N16
\ALU_Registers[31]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~144_combout\ = (!\Control_ALU[31]~input_o\ & ((\Control_ALU[17]~input_o\ & ((\ALU_Registers[31]~141_combout\))) # (!\Control_ALU[17]~input_o\ & (\ALU_Registers[31]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[31]~143_combout\,
	datab => \Control_ALU[17]~input_o\,
	datac => \Control_ALU[31]~input_o\,
	datad => \ALU_Registers[31]~141_combout\,
	combout => \ALU_Registers[31]~144_combout\);

-- Location: LCCOMB_X16_Y30_N6
\Mul|FPP15|BPP1|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP15|BPP1|PartialProduct~0_combout\ = (\Registers_ALU[0]~input_o\ & (\Registers_ALU[61]~input_o\ $ (\Registers_ALU[63]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[63]~input_o\,
	combout => \Mul|FPP15|BPP1|PartialProduct~0_combout\);

-- Location: LCCOMB_X16_Y30_N24
\Mul|FPP15|BPP1|PartialProduct~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP15|BPP1|PartialProduct~1_combout\ = (\Mul|FPP15|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[1]~input_o\) # (\Registers_ALU[61]~input_o\ $ (!\Registers_ALU[62]~input_o\)))) # (!\Mul|FPP15|BPP1|PartialProduct~0_combout\ & 
-- (\Registers_ALU[1]~input_o\ & (\Registers_ALU[61]~input_o\ $ (\Registers_ALU[62]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP15|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[1]~input_o\,
	datac => \Registers_ALU[61]~input_o\,
	datad => \Registers_ALU[62]~input_o\,
	combout => \Mul|FPP15|BPP1|PartialProduct~1_combout\);

-- Location: LCCOMB_X13_Y27_N26
\Mul|FPP11|BPP9|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP11|BPP9|PartialProduct~0_combout\ = (\Registers_ALU[9]~input_o\ & ((\Mul|BD11|Select_M~combout\) # ((!\Mul|BD11|Select_2M~0_combout\ & \Registers_ALU[8]~input_o\)))) # (!\Registers_ALU[9]~input_o\ & (!\Mul|BD11|Select_2M~0_combout\ & 
-- (\Registers_ALU[8]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[9]~input_o\,
	datab => \Mul|BD11|Select_2M~0_combout\,
	datac => \Registers_ALU[8]~input_o\,
	datad => \Mul|BD11|Select_M~combout\,
	combout => \Mul|FPP11|BPP9|PartialProduct~0_combout\);

-- Location: LCCOMB_X12_Y27_N24
\Mul|FPP9|BPP13|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP9|BPP13|PartialProduct~0_combout\ = (\Registers_ALU[12]~input_o\ & (((\Mul|BD9|Select_M~combout\ & \Registers_ALU[13]~input_o\)) # (!\Mul|BD9|Select_2M~0_combout\))) # (!\Registers_ALU[12]~input_o\ & (\Mul|BD9|Select_M~combout\ & 
-- (\Registers_ALU[13]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datab => \Mul|BD9|Select_M~combout\,
	datac => \Registers_ALU[13]~input_o\,
	datad => \Mul|BD9|Select_2M~0_combout\,
	combout => \Mul|FPP9|BPP13|PartialProduct~0_combout\);

-- Location: LCCOMB_X10_Y24_N16
\Mul|FPP10|BPP11|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP10|BPP11|PartialProduct~0_combout\ = (\Mul|BD10|Select_2M~0_combout\ & (\Mul|BD10|Select_M~combout\ & (\Registers_ALU[11]~input_o\))) # (!\Mul|BD10|Select_2M~0_combout\ & ((\Registers_ALU[10]~input_o\) # ((\Mul|BD10|Select_M~combout\ & 
-- \Registers_ALU[11]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD10|Select_2M~0_combout\,
	datab => \Mul|BD10|Select_M~combout\,
	datac => \Registers_ALU[11]~input_o\,
	datad => \Registers_ALU[10]~input_o\,
	combout => \Mul|FPP10|BPP11|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y27_N16
\Mul|FPP12|BPP7|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP12|BPP7|PartialProduct~0_combout\ = (\Registers_ALU[7]~input_o\ & ((\Mul|BD12|Select_M~combout\) # ((\Mul|FPP12|BPP1|PartialProduct~0_combout\ & \Registers_ALU[6]~input_o\)))) # (!\Registers_ALU[7]~input_o\ & 
-- (\Mul|FPP12|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[6]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[7]~input_o\,
	datab => \Mul|FPP12|BPP1|PartialProduct~0_combout\,
	datac => \Mul|BD12|Select_M~combout\,
	datad => \Registers_ALU[6]~input_o\,
	combout => \Mul|FPP12|BPP7|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y27_N6
\Mul|Add32D|Result[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~13_combout\ = \Mul|FPP11|BPP9|PartialProduct~0_combout\ $ (\Mul|FPP9|BPP13|PartialProduct~0_combout\ $ (\Mul|FPP10|BPP11|PartialProduct~0_combout\ $ (\Mul|FPP12|BPP7|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP11|BPP9|PartialProduct~0_combout\,
	datab => \Mul|FPP9|BPP13|PartialProduct~0_combout\,
	datac => \Mul|FPP10|BPP11|PartialProduct~0_combout\,
	datad => \Mul|FPP12|BPP7|PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~13_combout\);

-- Location: LCCOMB_X13_Y30_N18
\Mul|FPP13|BPP5|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP13|BPP5|PartialProduct~0_combout\ = (\Mul|FPP13|BPP1|PartialProduct~0_combout\ & ((\Registers_ALU[4]~input_o\) # ((\Registers_ALU[5]~input_o\ & \Mul|BD13|Select_M~combout\)))) # (!\Mul|FPP13|BPP1|PartialProduct~0_combout\ & 
-- (\Registers_ALU[5]~input_o\ & ((\Mul|BD13|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP13|BPP1|PartialProduct~0_combout\,
	datab => \Registers_ALU[5]~input_o\,
	datac => \Registers_ALU[4]~input_o\,
	datad => \Mul|BD13|Select_M~combout\,
	combout => \Mul|FPP13|BPP5|PartialProduct~0_combout\);

-- Location: LCCOMB_X16_Y30_N0
\Mul|FPP14|BPP3|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP14|BPP3|PartialProduct~0_combout\ = (\Registers_ALU[2]~input_o\ & ((\Registers_ALU[61]~input_o\ & (!\Registers_ALU[59]~input_o\ & !\Registers_ALU[60]~input_o\)) # (!\Registers_ALU[61]~input_o\ & (\Registers_ALU[59]~input_o\ & 
-- \Registers_ALU[60]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[2]~input_o\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Registers_ALU[60]~input_o\,
	combout => \Mul|FPP14|BPP3|PartialProduct~0_combout\);

-- Location: LCCOMB_X14_Y30_N18
\Mul|Add32D|Result[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~14_combout\ = \Mul|FPP13|BPP5|PartialProduct~0_combout\ $ (((\Mul|FPP14|BPP3|PartialProduct~0_combout\) # ((\Mul|BD14|Select_M~combout\ & \Registers_ALU[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD14|Select_M~combout\,
	datab => \Mul|FPP13|BPP5|PartialProduct~0_combout\,
	datac => \Registers_ALU[3]~input_o\,
	datad => \Mul|FPP14|BPP3|PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~14_combout\);

-- Location: LCCOMB_X14_Y30_N8
\Mul|Add32D|Result[31]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~15_combout\ = \Mul|FPP15|BPP1|PartialProduct~1_combout\ $ (\Mul|Add32D|Result[31]~13_combout\ $ (\Mul|Add32D|Result[31]~6_combout\ $ (\Mul|Add32D|Result[31]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP15|BPP1|PartialProduct~1_combout\,
	datab => \Mul|Add32D|Result[31]~13_combout\,
	datac => \Mul|Add32D|Result[31]~6_combout\,
	datad => \Mul|Add32D|Result[31]~14_combout\,
	combout => \Mul|Add32D|Result[31]~15_combout\);

-- Location: LCCOMB_X16_Y30_N12
\Mul|FPP0|BPP31|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP0|BPP31|PartialProduct~0_combout\ = (\Registers_ALU[32]~input_o\ & (\Registers_ALU[31]~input_o\)) # (!\Registers_ALU[32]~input_o\ & (((\Registers_ALU[33]~input_o\ & \Registers_ALU[30]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[31]~input_o\,
	datab => \Registers_ALU[33]~input_o\,
	datac => \Registers_ALU[32]~input_o\,
	datad => \Registers_ALU[30]~input_o\,
	combout => \Mul|FPP0|BPP31|PartialProduct~0_combout\);

-- Location: LCCOMB_X16_Y30_N18
\Mul|BD15|Select_M\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|BD15|Select_M~combout\ = \Registers_ALU[62]~input_o\ $ (\Registers_ALU[61]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[62]~input_o\,
	datac => \Registers_ALU[61]~input_o\,
	combout => \Mul|BD15|Select_M~combout\);

-- Location: LCCOMB_X16_Y30_N14
\Mul|Add32D|Result[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~16_combout\ = \Mul|FPP0|BPP31|PartialProduct~0_combout\ $ (((\Registers_ALU[63]~input_o\ & ((!\Mul|BD15|Select_M~combout\) # (!\Registers_ALU[0]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP31|PartialProduct~0_combout\,
	datab => \Registers_ALU[0]~input_o\,
	datac => \Registers_ALU[63]~input_o\,
	datad => \Mul|BD15|Select_M~combout\,
	combout => \Mul|Add32D|Result[31]~16_combout\);

-- Location: LCCOMB_X10_Y30_N16
\Mul|Add32D|Result[31]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~17_combout\ = \Registers_ALU[45]~input_o\ $ (\Registers_ALU[47]~input_o\ $ (\Registers_ALU[43]~input_o\ $ (\Registers_ALU[41]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[45]~input_o\,
	datab => \Registers_ALU[47]~input_o\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Registers_ALU[41]~input_o\,
	combout => \Mul|Add32D|Result[31]~17_combout\);

-- Location: LCCOMB_X9_Y30_N8
\Mul|Add32D|Result[31]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~18_combout\ = \Mul|Add32D|Result[31]~16_combout\ $ (\Mul|Add32D|Result[31]~2_combout\ $ (\Registers_ALU[33]~input_o\ $ (\Mul|Add32D|Result[31]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Result[31]~16_combout\,
	datab => \Mul|Add32D|Result[31]~2_combout\,
	datac => \Registers_ALU[33]~input_o\,
	datad => \Mul|Add32D|Result[31]~17_combout\,
	combout => \Mul|Add32D|Result[31]~18_combout\);

-- Location: LCCOMB_X8_Y27_N22
\Mul|Add30|Carry[29]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add30|Carry[29]~51_combout\ = (\Mul|FPP2|BPP26|PartialProduct~combout\ & ((\Mul|Add30|Carry[28]~50_combout\) # (\Mul|FPP3|BPP24|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\)))) # (!\Mul|FPP2|BPP26|PartialProduct~combout\ & 
-- (\Mul|Add30|Carry[28]~50_combout\ & (\Mul|FPP3|BPP24|PartialProduct~0_combout\ $ (\Registers_ALU[39]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP3|BPP24|PartialProduct~0_combout\,
	datab => \Mul|FPP2|BPP26|PartialProduct~combout\,
	datac => \Registers_ALU[39]~input_o\,
	datad => \Mul|Add30|Carry[28]~50_combout\,
	combout => \Mul|Add30|Carry[29]~51_combout\);

-- Location: LCCOMB_X8_Y27_N8
\Mul|Add32A|Carry[31]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32A|Carry[31]~29_combout\ = (\Mul|FPP0|BPP30|PartialProduct~0_combout\ & ((\Mul|Add32A|Carry[30]~28_combout\) # (\Mul|FPP1|BPP28|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\)))) # (!\Mul|FPP0|BPP30|PartialProduct~0_combout\ & 
-- (\Mul|Add32A|Carry[30]~28_combout\ & (\Mul|FPP1|BPP28|PartialProduct~0_combout\ $ (\Registers_ALU[35]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP0|BPP30|PartialProduct~0_combout\,
	datab => \Mul|FPP1|BPP28|PartialProduct~0_combout\,
	datac => \Mul|Add32A|Carry[30]~28_combout\,
	datad => \Registers_ALU[35]~input_o\,
	combout => \Mul|Add32A|Carry[31]~29_combout\);

-- Location: LCCOMB_X8_Y27_N10
\Mul|Add32D|Result[31]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~19_combout\ = \Mul|Add30|Carry[29]~51_combout\ $ (\Mul|Add32A|Carry[31]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add30|Carry[29]~51_combout\,
	datac => \Mul|Add32A|Carry[31]~29_combout\,
	combout => \Mul|Add32D|Result[31]~19_combout\);

-- Location: LCCOMB_X14_Y29_N12
\Mul|Add18C|Carry[17]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18C|Carry[17]~21_combout\ = (\Mul|Add18C|Carry[16]~20_combout\ & ((\Mul|Add18B|Result\(16)) # (\Mul|Add10B|Carry~8_combout\ $ (!\Mul|Add10B|Carry[8]~7_combout\)))) # (!\Mul|Add18C|Carry[16]~20_combout\ & (\Mul|Add18B|Result\(16) & 
-- (\Mul|Add10B|Carry~8_combout\ $ (!\Mul|Add10B|Carry[8]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|Carry[16]~20_combout\,
	datab => \Mul|Add10B|Carry~8_combout\,
	datac => \Mul|Add10B|Carry[8]~7_combout\,
	datad => \Mul|Add18B|Result\(16),
	combout => \Mul|Add18C|Carry[17]~21_combout\);

-- Location: LCCOMB_X14_Y27_N22
\Mul|Add18B|Carry[17]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18B|Carry[17]~14_combout\ = (\Mul|Add18B|Carry[16]~13_combout\ & ((\Mul|Add18A|Result\(16)) # (\Mul|Add14|Carry~18_combout\ $ (\Mul|Add14|Carry[12]~17_combout\)))) # (!\Mul|Add18B|Carry[16]~13_combout\ & (\Mul|Add18A|Result\(16) & 
-- (\Mul|Add14|Carry~18_combout\ $ (\Mul|Add14|Carry[12]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add14|Carry~18_combout\,
	datab => \Mul|Add18B|Carry[16]~13_combout\,
	datac => \Mul|Add18A|Result\(16),
	datad => \Mul|Add14|Carry[12]~17_combout\,
	combout => \Mul|Add18B|Carry[17]~14_combout\);

-- Location: LCCOMB_X13_Y31_N16
\Mul|Add32C|Carry[31]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32C|Carry[31]~32_combout\ = (\Mul|Add32C|Carry[30]~31_combout\ & ((\Mul|Add32B|Result[30]~22_combout\) # (\Mul|Add26B|Carry[24]~40_combout\ $ (\Mul|Add26B|Carry~39_combout\)))) # (!\Mul|Add32C|Carry[30]~31_combout\ & 
-- (\Mul|Add32B|Result[30]~22_combout\ & (\Mul|Add26B|Carry[24]~40_combout\ $ (\Mul|Add26B|Carry~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Carry[30]~31_combout\,
	datab => \Mul|Add26B|Carry[24]~40_combout\,
	datac => \Mul|Add32B|Result[30]~22_combout\,
	datad => \Mul|Add26B|Carry~39_combout\,
	combout => \Mul|Add32C|Carry[31]~32_combout\);

-- Location: LCCOMB_X14_Y29_N26
\Mul|Add6|Carry~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry~2_combout\ = (!\Mul|Add6|Carry~0_combout\) # (!\Mul|FPP14|BPP1|PartialProduct~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mul|FPP14|BPP1|PartialProduct~1_combout\,
	datad => \Mul|Add6|Carry~0_combout\,
	combout => \Mul|Add6|Carry~2_combout\);

-- Location: LCCOMB_X14_Y29_N24
\Mul|Add10B|Carry[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10B|Carry[9]~9_combout\ = (\Mul|Add10B|Carry[8]~7_combout\ & ((\Mul|Add10A|Result\(8)) # (\Mul|Add6|Carry~2_combout\ $ (!\Mul|Add6|Carry~1_combout\)))) # (!\Mul|Add10B|Carry[8]~7_combout\ & (\Mul|Add10A|Result\(8) & (\Mul|Add6|Carry~2_combout\ $ 
-- (!\Mul|Add6|Carry~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add6|Carry~2_combout\,
	datab => \Mul|Add10B|Carry[8]~7_combout\,
	datac => \Mul|Add6|Carry~1_combout\,
	datad => \Mul|Add10A|Result\(8),
	combout => \Mul|Add10B|Carry[9]~9_combout\);

-- Location: LCCOMB_X14_Y29_N30
\Mul|Add32D|Result[31]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~21_combout\ = \Mul|Add18C|Carry[17]~21_combout\ $ (\Mul|Add18B|Carry[17]~14_combout\ $ (\Mul|Add32C|Carry[31]~32_combout\ $ (\Mul|Add10B|Carry[9]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add18C|Carry[17]~21_combout\,
	datab => \Mul|Add18B|Carry[17]~14_combout\,
	datac => \Mul|Add32C|Carry[31]~32_combout\,
	datad => \Mul|Add10B|Carry[9]~9_combout\,
	combout => \Mul|Add32D|Result[31]~21_combout\);

-- Location: LCCOMB_X14_Y30_N26
\Mul|Add10A|Carry[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add10A|Carry[9]~5_combout\ = (\Mul|FPP12|BPP6|PartialProduct~combout\ & ((\Mul|Add10A|Carry[8]~4_combout\) # (\Mul|FPP13|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\)))) # (!\Mul|FPP12|BPP6|PartialProduct~combout\ & 
-- (\Mul|Add10A|Carry[8]~4_combout\ & (\Mul|FPP13|BPP4|PartialProduct~0_combout\ $ (\Registers_ALU[59]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP12|BPP6|PartialProduct~combout\,
	datab => \Mul|FPP13|BPP4|PartialProduct~0_combout\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add10A|Carry[8]~4_combout\,
	combout => \Mul|Add10A|Carry[9]~5_combout\);

-- Location: LCCOMB_X16_Y30_N10
\Mul|Add6|Carry[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry[5]~3_combout\ = (\Registers_ALU[0]~input_o\ & (\Registers_ALU[61]~input_o\ $ (\Registers_ALU[62]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datac => \Registers_ALU[0]~input_o\,
	datad => \Registers_ALU[62]~input_o\,
	combout => \Mul|Add6|Carry[5]~3_combout\);

-- Location: LCCOMB_X16_Y30_N28
\Mul|Add6|Carry[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add6|Carry[5]~4_combout\ = (\Mul|Add6|Carry[5]~3_combout\ & ((\Mul|FPP14|BPP2|PartialProduct~combout\) # ((\Mul|Add6|Carry~0_combout\ & \Mul|FPP14|BPP1|PartialProduct~1_combout\)))) # (!\Mul|Add6|Carry[5]~3_combout\ & (\Mul|Add6|Carry~0_combout\ & 
-- (\Mul|FPP14|BPP1|PartialProduct~1_combout\ & \Mul|FPP14|BPP2|PartialProduct~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add6|Carry[5]~3_combout\,
	datab => \Mul|Add6|Carry~0_combout\,
	datac => \Mul|FPP14|BPP1|PartialProduct~1_combout\,
	datad => \Mul|FPP14|BPP2|PartialProduct~combout\,
	combout => \Mul|Add6|Carry[5]~4_combout\);

-- Location: LCCOMB_X9_Y27_N16
\Mul|Add32B|Carry[31]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32B|Carry[31]~28_combout\ = (\Mul|Add32B|Carry[30]~27_combout\ & ((\Mul|Add32A|Result[30]~28_combout\) # (\Mul|Add30|Carry[28]~50_combout\ $ (\Mul|Add30|Carry~49_combout\)))) # (!\Mul|Add32B|Carry[30]~27_combout\ & 
-- (\Mul|Add32A|Result[30]~28_combout\ & (\Mul|Add30|Carry[28]~50_combout\ $ (\Mul|Add30|Carry~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32B|Carry[30]~27_combout\,
	datab => \Mul|Add32A|Result[30]~28_combout\,
	datac => \Mul|Add30|Carry[28]~50_combout\,
	datad => \Mul|Add30|Carry~49_combout\,
	combout => \Mul|Add32B|Carry[31]~28_combout\);

-- Location: LCCOMB_X13_Y31_N30
\Mul|Add26B|Carry[25]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26B|Carry[25]~41_combout\ = (\Mul|Add26A|Result\(24) & ((\Mul|Add26B|Carry[24]~40_combout\) # (\Mul|Add22|Carry[20]~33_combout\ $ (\Mul|Add22|Carry~34_combout\)))) # (!\Mul|Add26A|Result\(24) & (\Mul|Add26B|Carry[24]~40_combout\ & 
-- (\Mul|Add22|Carry[20]~33_combout\ $ (\Mul|Add22|Carry~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add22|Carry[20]~33_combout\,
	datab => \Mul|Add26A|Result\(24),
	datac => \Mul|Add22|Carry~34_combout\,
	datad => \Mul|Add26B|Carry[24]~40_combout\,
	combout => \Mul|Add26B|Carry[25]~41_combout\);

-- Location: LCCOMB_X14_Y30_N24
\Mul|Add32D|Result[31]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~22_combout\ = \Mul|Add10A|Carry[9]~5_combout\ $ (\Mul|Add6|Carry[5]~4_combout\ $ (\Mul|Add32B|Carry[31]~28_combout\ $ (\Mul|Add26B|Carry[25]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add10A|Carry[9]~5_combout\,
	datab => \Mul|Add6|Carry[5]~4_combout\,
	datac => \Mul|Add32B|Carry[31]~28_combout\,
	datad => \Mul|Add26B|Carry[25]~41_combout\,
	combout => \Mul|Add32D|Result[31]~22_combout\);

-- Location: LCCOMB_X11_Y31_N30
\Mul|Add26A|Carry[25]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add26A|Carry[25]~21_combout\ = (\Mul|Add26A|Carry[24]~20_combout\ & ((\Mul|FPP4|BPP22|PartialProduct~combout\) # (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP20|PartialProduct~0_combout\)))) # (!\Mul|Add26A|Carry[24]~20_combout\ & 
-- (\Mul|FPP4|BPP22|PartialProduct~combout\ & (\Registers_ALU[43]~input_o\ $ (\Mul|FPP5|BPP20|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[24]~20_combout\,
	datab => \Mul|FPP4|BPP22|PartialProduct~combout\,
	datac => \Registers_ALU[43]~input_o\,
	datad => \Mul|FPP5|BPP20|PartialProduct~0_combout\,
	combout => \Mul|Add26A|Carry[25]~21_combout\);

-- Location: LCCOMB_X14_Y27_N4
\Mul|Add14|Carry[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add14|Carry[13]~19_combout\ = (\Mul|FPP10|BPP10|PartialProduct~combout\ & ((\Mul|Add14|Carry[12]~17_combout\) # (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP8|PartialProduct~0_combout\)))) # (!\Mul|FPP10|BPP10|PartialProduct~combout\ & 
-- (\Mul|Add14|Carry[12]~17_combout\ & (\Registers_ALU[55]~input_o\ $ (\Mul|FPP11|BPP8|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP10|BPP10|PartialProduct~combout\,
	datab => \Mul|Add14|Carry[12]~17_combout\,
	datac => \Registers_ALU[55]~input_o\,
	datad => \Mul|FPP11|BPP8|PartialProduct~0_combout\,
	combout => \Mul|Add14|Carry[13]~19_combout\);

-- Location: LCCOMB_X14_Y27_N30
\Mul|Add22|Carry[21]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add22|Carry[21]~35_combout\ = (\Mul|Add22|Carry[20]~33_combout\ & ((\Mul|FPP6|BPP18|PartialProduct~combout\) # (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP16|PartialProduct~0_combout\)))) # (!\Mul|Add22|Carry[20]~33_combout\ & 
-- (\Mul|FPP6|BPP18|PartialProduct~combout\ & (\Registers_ALU[47]~input_o\ $ (\Mul|FPP7|BPP16|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[47]~input_o\,
	datab => \Mul|Add22|Carry[20]~33_combout\,
	datac => \Mul|FPP7|BPP16|PartialProduct~0_combout\,
	datad => \Mul|FPP6|BPP18|PartialProduct~combout\,
	combout => \Mul|Add22|Carry[21]~35_combout\);

-- Location: LCCOMB_X12_Y27_N18
\Mul|Add18A|Carry[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add18A|Carry[17]~13_combout\ = (\Mul|FPP8|BPP14|PartialProduct~combout\ & ((\Mul|Add18A|Carry[16]~12_combout\) # (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP12|PartialProduct~0_combout\)))) # (!\Mul|FPP8|BPP14|PartialProduct~combout\ & 
-- (\Mul|Add18A|Carry[16]~12_combout\ & (\Registers_ALU[51]~input_o\ $ (\Mul|FPP9|BPP12|PartialProduct~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP8|BPP14|PartialProduct~combout\,
	datab => \Registers_ALU[51]~input_o\,
	datac => \Mul|FPP9|BPP12|PartialProduct~0_combout\,
	datad => \Mul|Add18A|Carry[16]~12_combout\,
	combout => \Mul|Add18A|Carry[17]~13_combout\);

-- Location: LCCOMB_X14_Y27_N0
\Mul|Add32D|Result[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~23_combout\ = \Mul|Add26A|Carry[25]~21_combout\ $ (\Mul|Add14|Carry[13]~19_combout\ $ (\Mul|Add22|Carry[21]~35_combout\ $ (\Mul|Add18A|Carry[17]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add26A|Carry[25]~21_combout\,
	datab => \Mul|Add14|Carry[13]~19_combout\,
	datac => \Mul|Add22|Carry[21]~35_combout\,
	datad => \Mul|Add18A|Carry[17]~13_combout\,
	combout => \Mul|Add32D|Result[31]~23_combout\);

-- Location: LCCOMB_X14_Y29_N2
\Mul|Add32D|Carry[31]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Carry[31]~16_combout\ = (\Mul|Add32C|Result[30]~21_combout\ & ((\Mul|Add32D|Carry[30]~15_combout\) # (\Mul|Add18C|Carry[16]~20_combout\ $ (!\Mul|Add18C|Carry~19_combout\)))) # (!\Mul|Add32C|Result[30]~21_combout\ & 
-- (\Mul|Add32D|Carry[30]~15_combout\ & (\Mul|Add18C|Carry[16]~20_combout\ $ (!\Mul|Add18C|Carry~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32C|Result[30]~21_combout\,
	datab => \Mul|Add32D|Carry[30]~15_combout\,
	datac => \Mul|Add18C|Carry[16]~20_combout\,
	datad => \Mul|Add18C|Carry~19_combout\,
	combout => \Mul|Add32D|Carry[31]~16_combout\);

-- Location: LCCOMB_X16_Y30_N16
\Mul|Add32D|Result[31]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~20_combout\ = \Registers_ALU[61]~input_o\ $ (\Registers_ALU[63]~input_o\ $ (\Registers_ALU[59]~input_o\ $ (\Mul|Add32D|Carry[31]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[61]~input_o\,
	datab => \Registers_ALU[63]~input_o\,
	datac => \Registers_ALU[59]~input_o\,
	datad => \Mul|Add32D|Carry[31]~16_combout\,
	combout => \Mul|Add32D|Result[31]~20_combout\);

-- Location: LCCOMB_X14_Y30_N22
\Mul|Add32D|Result[31]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~24_combout\ = \Mul|Add32D|Result[31]~21_combout\ $ (\Mul|Add32D|Result[31]~22_combout\ $ (\Mul|Add32D|Result[31]~23_combout\ $ (\Mul|Add32D|Result[31]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Result[31]~21_combout\,
	datab => \Mul|Add32D|Result[31]~22_combout\,
	datac => \Mul|Add32D|Result[31]~23_combout\,
	datad => \Mul|Add32D|Result[31]~20_combout\,
	combout => \Mul|Add32D|Result[31]~24_combout\);

-- Location: LCCOMB_X9_Y30_N14
\Mul|Add32D|Result[31]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~25_combout\ = \Mul|Add32D|Result[31]~15_combout\ $ (\Mul|Add32D|Result[31]~18_combout\ $ (\Mul|Add32D|Result[31]~19_combout\ $ (\Mul|Add32D|Result[31]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|Add32D|Result[31]~15_combout\,
	datab => \Mul|Add32D|Result[31]~18_combout\,
	datac => \Mul|Add32D|Result[31]~19_combout\,
	datad => \Mul|Add32D|Result[31]~24_combout\,
	combout => \Mul|Add32D|Result[31]~25_combout\);

-- Location: LCCOMB_X7_Y30_N22
\Mul|FPP7|BPP17|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP7|BPP17|PartialProduct~0_combout\ = (\Registers_ALU[17]~input_o\ & ((\Mul|BD7|Select_M~combout\) # ((\Registers_ALU[16]~input_o\ & !\Mul|BD7|Select_2M~0_combout\)))) # (!\Registers_ALU[17]~input_o\ & (((\Registers_ALU[16]~input_o\ & 
-- !\Mul|BD7|Select_2M~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[17]~input_o\,
	datab => \Mul|BD7|Select_M~combout\,
	datac => \Registers_ALU[16]~input_o\,
	datad => \Mul|BD7|Select_2M~0_combout\,
	combout => \Mul|FPP7|BPP17|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y30_N24
\Mul|FPP8|BPP15|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP8|BPP15|PartialProduct~0_combout\ = (\Mul|BD8|Select_2M~0_combout\ & (((\Mul|BD8|Select_M~combout\ & \Registers_ALU[15]~input_o\)))) # (!\Mul|BD8|Select_2M~0_combout\ & ((\Registers_ALU[14]~input_o\) # ((\Mul|BD8|Select_M~combout\ & 
-- \Registers_ALU[15]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD8|Select_2M~0_combout\,
	datab => \Registers_ALU[14]~input_o\,
	datac => \Mul|BD8|Select_M~combout\,
	datad => \Registers_ALU[15]~input_o\,
	combout => \Mul|FPP8|BPP15|PartialProduct~0_combout\);

-- Location: LCCOMB_X13_Y33_N14
\Mul|FPP6|BPP19|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP6|BPP19|PartialProduct~0_combout\ = (\Registers_ALU[18]~input_o\ & ((\Registers_ALU[43]~input_o\ & (\Registers_ALU[44]~input_o\ & !\Registers_ALU[45]~input_o\)) # (!\Registers_ALU[43]~input_o\ & (!\Registers_ALU[44]~input_o\ & 
-- \Registers_ALU[45]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[43]~input_o\,
	datab => \Registers_ALU[44]~input_o\,
	datac => \Registers_ALU[18]~input_o\,
	datad => \Registers_ALU[45]~input_o\,
	combout => \Mul|FPP6|BPP19|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N10
\Mul|FPP5|BPP21|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP5|BPP21|PartialProduct~0_combout\ = (\Mul|BD5|Select_2M~0_combout\ & (((\Mul|BD5|Select_M~combout\ & \Registers_ALU[21]~input_o\)))) # (!\Mul|BD5|Select_2M~0_combout\ & ((\Registers_ALU[20]~input_o\) # ((\Mul|BD5|Select_M~combout\ & 
-- \Registers_ALU[21]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD5|Select_2M~0_combout\,
	datab => \Registers_ALU[20]~input_o\,
	datac => \Mul|BD5|Select_M~combout\,
	datad => \Registers_ALU[21]~input_o\,
	combout => \Mul|FPP5|BPP21|PartialProduct~0_combout\);

-- Location: LCCOMB_X11_Y31_N20
\Mul|Add32D|Result[31]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~11_combout\ = \Mul|FPP5|BPP21|PartialProduct~0_combout\ $ (((\Mul|FPP6|BPP19|PartialProduct~0_combout\) # ((\Registers_ALU[19]~input_o\ & \Mul|BD6|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[19]~input_o\,
	datab => \Mul|BD6|Select_M~combout\,
	datac => \Mul|FPP6|BPP19|PartialProduct~0_combout\,
	datad => \Mul|FPP5|BPP21|PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~11_combout\);

-- Location: LCCOMB_X10_Y29_N0
\Mul|FPP4|BPP23|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP4|BPP23|PartialProduct~0_combout\ = (\Registers_ALU[22]~input_o\ & (((\Registers_ALU[23]~input_o\ & \Mul|BD4|Select_M~combout\)) # (!\Mul|BD4|Select_2M~0_combout\))) # (!\Registers_ALU[22]~input_o\ & (\Registers_ALU[23]~input_o\ & 
-- (\Mul|BD4|Select_M~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[22]~input_o\,
	datab => \Registers_ALU[23]~input_o\,
	datac => \Mul|BD4|Select_M~combout\,
	datad => \Mul|BD4|Select_2M~0_combout\,
	combout => \Mul|FPP4|BPP23|PartialProduct~0_combout\);

-- Location: LCCOMB_X4_Y30_N8
\Mul|FPP2|BPP27|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP2|BPP27|PartialProduct~0_combout\ = (\Mul|BD2|Select_M~combout\ & ((\Registers_ALU[27]~input_o\) # ((!\Mul|BD2|Select_2M~0_combout\ & \Registers_ALU[26]~input_o\)))) # (!\Mul|BD2|Select_M~combout\ & (!\Mul|BD2|Select_2M~0_combout\ & 
-- (\Registers_ALU[26]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD2|Select_M~combout\,
	datab => \Mul|BD2|Select_2M~0_combout\,
	datac => \Registers_ALU[26]~input_o\,
	datad => \Registers_ALU[27]~input_o\,
	combout => \Mul|FPP2|BPP27|PartialProduct~0_combout\);

-- Location: LCCOMB_X5_Y29_N18
\Mul|FPP1|BPP29|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP1|BPP29|PartialProduct~0_combout\ = (\Mul|BD1|Select_2M~0_combout\ & (\Mul|BD1|Select_M~combout\ & ((\Registers_ALU[29]~input_o\)))) # (!\Mul|BD1|Select_2M~0_combout\ & ((\Registers_ALU[28]~input_o\) # ((\Mul|BD1|Select_M~combout\ & 
-- \Registers_ALU[29]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD1|Select_2M~0_combout\,
	datab => \Mul|BD1|Select_M~combout\,
	datac => \Registers_ALU[28]~input_o\,
	datad => \Registers_ALU[29]~input_o\,
	combout => \Mul|FPP1|BPP29|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y30_N6
\Mul|FPP3|BPP25|PartialProduct~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|FPP3|BPP25|PartialProduct~0_combout\ = (\Mul|BD3|Select_2M~0_combout\ & (((\Registers_ALU[25]~input_o\ & \Mul|BD3|Select_M~combout\)))) # (!\Mul|BD3|Select_2M~0_combout\ & ((\Registers_ALU[24]~input_o\) # ((\Registers_ALU[25]~input_o\ & 
-- \Mul|BD3|Select_M~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|BD3|Select_2M~0_combout\,
	datab => \Registers_ALU[24]~input_o\,
	datac => \Registers_ALU[25]~input_o\,
	datad => \Mul|BD3|Select_M~combout\,
	combout => \Mul|FPP3|BPP25|PartialProduct~0_combout\);

-- Location: LCCOMB_X7_Y30_N28
\Mul|Add32D|Result[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~10_combout\ = \Mul|FPP4|BPP23|PartialProduct~0_combout\ $ (\Mul|FPP2|BPP27|PartialProduct~0_combout\ $ (\Mul|FPP1|BPP29|PartialProduct~0_combout\ $ (\Mul|FPP3|BPP25|PartialProduct~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP4|BPP23|PartialProduct~0_combout\,
	datab => \Mul|FPP2|BPP27|PartialProduct~0_combout\,
	datac => \Mul|FPP1|BPP29|PartialProduct~0_combout\,
	datad => \Mul|FPP3|BPP25|PartialProduct~0_combout\,
	combout => \Mul|Add32D|Result[31]~10_combout\);

-- Location: LCCOMB_X7_Y30_N2
\Mul|Add32D|Result[31]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mul|Add32D|Result[31]~12_combout\ = \Mul|FPP7|BPP17|PartialProduct~0_combout\ $ (\Mul|FPP8|BPP15|PartialProduct~0_combout\ $ (\Mul|Add32D|Result[31]~11_combout\ $ (\Mul|Add32D|Result[31]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mul|FPP7|BPP17|PartialProduct~0_combout\,
	datab => \Mul|FPP8|BPP15|PartialProduct~0_combout\,
	datac => \Mul|Add32D|Result[31]~11_combout\,
	datad => \Mul|Add32D|Result[31]~10_combout\,
	combout => \Mul|Add32D|Result[31]~12_combout\);

-- Location: LCCOMB_X7_Y30_N8
\ALU_Registers[31]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]~145_combout\ = (\ALU_Registers[31]~144_combout\) # ((\Control_ALU[31]~input_o\ & (\Mul|Add32D|Result[31]~25_combout\ $ (\Mul|Add32D|Result[31]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_Registers[31]~144_combout\,
	datab => \Mul|Add32D|Result[31]~25_combout\,
	datac => \Control_ALU[31]~input_o\,
	datad => \Mul|Add32D|Result[31]~12_combout\,
	combout => \ALU_Registers[31]~145_combout\);

-- Location: LCCOMB_X7_Y30_N14
\ALU_Registers[31]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_Registers[31]$latch~combout\ = (GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & (\ALU_Registers[31]~145_combout\)) # (!GLOBAL(\ALU_Registers[31]~11clkctrl_outclk\) & ((\ALU_Registers[31]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_Registers[31]~145_combout\,
	datac => \ALU_Registers[31]$latch~combout\,
	datad => \ALU_Registers[31]~11clkctrl_outclk\,
	combout => \ALU_Registers[31]$latch~combout\);

-- Location: LCCOMB_X3_Y24_N24
\ALUPCSelector~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUPCSelector~0_combout\ = (\Control_ALU[7]~input_o\) # ((\Control_ALU[5]~input_o\) # (\Control_ALU[10]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[7]~input_o\,
	datac => \Control_ALU[5]~input_o\,
	datad => \Control_ALU[10]~input_o\,
	combout => \ALUPCSelector~0_combout\);

-- Location: CLKCTRL_G18
\ALUPCSelector~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ALUPCSelector~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ALUPCSelector~0clkctrl_outclk\);

-- Location: LCCOMB_X8_Y24_N28
\ALU_PC[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[0]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(0))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(0),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[0]$latch~combout\,
	combout => \ALU_PC[0]$latch~combout\);

-- Location: LCCOMB_X8_Y24_N2
\ALU_PC[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[1]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[1]~1_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[1]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[1]~1_combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[1]$latch~combout\,
	combout => \ALU_PC[1]$latch~combout\);

-- Location: LCCOMB_X7_Y24_N4
\ALU_PC[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[2]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(2))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[2]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(2),
	datab => \ALU_PC[2]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[2]$latch~combout\);

-- Location: LCCOMB_X10_Y23_N0
\ALU_PC[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[3]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[3]~2_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[3]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[3]~2_combout\,
	datab => \ALU_PC[3]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[3]$latch~combout\);

-- Location: LCCOMB_X10_Y23_N2
\ALU_PC[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[4]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(4))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[4]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(4),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[4]$latch~combout\,
	combout => \ALU_PC[4]$latch~combout\);

-- Location: LCCOMB_X12_Y23_N22
\ALU_PC[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[5]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[5]~3_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[5]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[5]~3_combout\,
	datac => \ALU_PC[5]$latch~combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[5]$latch~combout\);

-- Location: LCCOMB_X12_Y23_N24
\ALU_PC[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[6]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(6)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[6]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[6]$latch~combout\,
	datac => \CRAA32|Result\(6),
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[6]$latch~combout\);

-- Location: LCCOMB_X9_Y26_N10
\ALU_PC[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[7]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[7]~4_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[7]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[7]$latch~combout\,
	datac => \CRAA32|Result[7]~4_combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[7]$latch~combout\);

-- Location: LCCOMB_X9_Y26_N24
\ALU_PC[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[8]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(8))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(8),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[8]$latch~combout\,
	combout => \ALU_PC[8]$latch~combout\);

-- Location: LCCOMB_X1_Y56_N4
\ALU_PC[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[9]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[9]~5_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[9]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[9]~5_combout\,
	datac => \ALU_PC[9]$latch~combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[9]$latch~combout\);

-- Location: LCCOMB_X12_Y23_N26
\ALU_PC[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[10]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(10))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[10]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(10),
	datac => \ALU_PC[10]$latch~combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[10]$latch~combout\);

-- Location: LCCOMB_X8_Y22_N10
\ALU_PC[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[11]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[11]~6_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[11]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[11]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result[11]~6_combout\,
	combout => \ALU_PC[11]$latch~combout\);

-- Location: LCCOMB_X8_Y22_N20
\ALU_PC[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[12]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(12)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[12]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[12]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result\(12),
	combout => \ALU_PC[12]$latch~combout\);

-- Location: LCCOMB_X5_Y23_N8
\ALU_PC[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[13]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[13]~7_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[13]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[13]$latch~combout\,
	datac => \CRAA32|Result[13]~7_combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[13]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N16
\ALU_PC[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[14]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(14))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[14]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(14),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[14]$latch~combout\,
	combout => \ALU_PC[14]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N26
\ALU_PC[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[15]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[15]~8_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[15]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[15]$latch~combout\,
	datab => \CRAA32|Result[15]~8_combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[15]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N12
\ALU_PC[16]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[16]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(16))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[16]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(16),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[16]$latch~combout\,
	combout => \ALU_PC[16]$latch~combout\);

-- Location: LCCOMB_X6_Y22_N26
\ALU_PC[17]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[17]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[17]~9_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[17]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[17]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result[17]~9_combout\,
	combout => \ALU_PC[17]$latch~combout\);

-- Location: LCCOMB_X6_Y22_N20
\ALU_PC[18]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[18]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(18)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[18]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[18]$latch~combout\,
	datac => \CRAA32|Result\(18),
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[18]$latch~combout\);

-- Location: LCCOMB_X6_Y24_N16
\ALU_PC[19]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[19]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[19]~10_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[19]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[19]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result[19]~10_combout\,
	combout => \ALU_PC[19]$latch~combout\);

-- Location: LCCOMB_X6_Y24_N18
\ALU_PC[20]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[20]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(20))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[20]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(20),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[20]$latch~combout\,
	combout => \ALU_PC[20]$latch~combout\);

-- Location: LCCOMB_X6_Y27_N10
\ALU_PC[21]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[21]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[21]~11_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[21]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[21]~11_combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[21]$latch~combout\,
	combout => \ALU_PC[21]$latch~combout\);

-- Location: LCCOMB_X6_Y27_N28
\ALU_PC[22]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[22]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(22)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[22]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[22]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result\(22),
	combout => \ALU_PC[22]$latch~combout\);

-- Location: LCCOMB_X7_Y24_N18
\ALU_PC[23]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[23]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[23]~12_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[23]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[23]~12_combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[23]$latch~combout\,
	combout => \ALU_PC[23]$latch~combout\);

-- Location: LCCOMB_X7_Y25_N18
\ALU_PC[24]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[24]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(24))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[24]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(24),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[24]$latch~combout\,
	combout => \ALU_PC[24]$latch~combout\);

-- Location: LCCOMB_X8_Y24_N16
\ALU_PC[25]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[25]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[25]~13_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[25]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[25]~13_combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[25]$latch~combout\,
	combout => \ALU_PC[25]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N6
\ALU_PC[26]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[26]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result\(26))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[26]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(26),
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \ALU_PC[26]$latch~combout\,
	combout => \ALU_PC[26]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N8
\ALU_PC[27]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[27]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[27]~14_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[27]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[27]~14_combout\,
	datac => \ALU_PC[27]$latch~combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[27]$latch~combout\);

-- Location: LCCOMB_X5_Y23_N22
\ALU_PC[28]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[28]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(28)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[28]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[28]$latch~combout\,
	datac => \CRAA32|Result\(28),
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[28]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N22
\ALU_PC[29]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[29]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\CRAA32|Result[29]~15_combout\)) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\ALU_PC[29]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[29]~15_combout\,
	datac => \ALU_PC[29]$latch~combout\,
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[29]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N4
\CRAA32|Result[30]\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Result\(30) = AdderInputA(30) $ (\CRAA32|Result[30]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => AdderInputA(30),
	datad => \CRAA32|Result[30]~16_combout\,
	combout => \CRAA32|Result\(30));

-- Location: LCCOMB_X6_Y23_N16
\ALU_PC[30]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[30]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(30)))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[30]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_PC[30]$latch~combout\,
	datac => \CRAA32|Result\(30),
	datad => \ALUPCSelector~0clkctrl_outclk\,
	combout => \ALU_PC[30]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N26
\ALU_PC[31]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_PC[31]$latch~combout\ = (GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & ((\CRAA32|Result[31]~0_combout\))) # (!GLOBAL(\ALUPCSelector~0clkctrl_outclk\) & (\ALU_PC[31]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_PC[31]$latch~combout\,
	datac => \ALUPCSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result[31]~0_combout\,
	combout => \ALU_PC[31]$latch~combout\);

-- Location: IOIBUF_X0_Y68_N8
\Control_ALU[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(29),
	o => \Control_ALU[29]~input_o\);

-- Location: LCCOMB_X1_Y36_N26
\ALU_CSR[31]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]~23_combout\ = (\Control_ALU[29]~input_o\) # ((\Control_ALU[30]~input_o\) # ((\Control_ALU[27]~input_o\) # (\Control_ALU[28]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[29]~input_o\,
	datab => \Control_ALU[30]~input_o\,
	datac => \Control_ALU[27]~input_o\,
	datad => \Control_ALU[28]~input_o\,
	combout => \ALU_CSR[31]~23_combout\);

-- Location: CLKCTRL_G1
\ALU_CSR[31]~23clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ALU_CSR[31]~23clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ALU_CSR[31]~23clkctrl_outclk\);

-- Location: LCCOMB_X2_Y31_N18
\ALUCSRSelector[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- ALUCSRSelector(1) = (\Control_ALU[28]~input_o\) # (\Control_ALU[30]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Control_ALU[28]~input_o\,
	datac => \Control_ALU[30]~input_o\,
	combout => ALUCSRSelector(1));

-- Location: LCCOMB_X7_Y35_N16
\ALU_CSR[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[0]~22_combout\ = (\Registers_ALU[0]~input_o\ & (((InputANDB(0))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[0]~input_o\ & (!ALUCSRSelector(1) & (InputORB(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[0]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(0),
	datad => InputANDB(0),
	combout => \ALU_CSR[0]~22_combout\);

-- Location: LCCOMB_X7_Y35_N28
\ALU_CSR[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[0]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[0]~22_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[0]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[0]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[0]~22_combout\,
	combout => \ALU_CSR[0]$latch~combout\);

-- Location: LCCOMB_X1_Y33_N12
\ALU_CSR[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[1]~24_combout\ = (ALUCSRSelector(1) & (InputANDB(1) & (\Registers_ALU[1]~input_o\))) # (!ALUCSRSelector(1) & (((\Registers_ALU[1]~input_o\) # (InputORB(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => InputANDB(1),
	datac => \Registers_ALU[1]~input_o\,
	datad => InputORB(1),
	combout => \ALU_CSR[1]~24_combout\);

-- Location: LCCOMB_X1_Y33_N18
\ALU_CSR[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[1]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[1]~24_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[1]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[1]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[1]~24_combout\,
	combout => \ALU_CSR[1]$latch~combout\);

-- Location: LCCOMB_X2_Y32_N16
\ALU_CSR[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[2]~25_combout\ = (\Registers_ALU[2]~input_o\ & (((InputANDB(2))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[2]~input_o\ & (!ALUCSRSelector(1) & (InputORB(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[2]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(2),
	datad => InputANDB(2),
	combout => \ALU_CSR[2]~25_combout\);

-- Location: LCCOMB_X2_Y32_N22
\ALU_CSR[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[2]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[2]~25_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[2]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[31]~23clkctrl_outclk\,
	datac => \ALU_CSR[2]$latch~combout\,
	datad => \ALU_CSR[2]~25_combout\,
	combout => \ALU_CSR[2]$latch~combout\);

-- Location: LCCOMB_X2_Y31_N16
\ALU_CSR[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[3]~26_combout\ = (\Registers_ALU[3]~input_o\ & ((InputANDB(3)) # ((!ALUCSRSelector(1))))) # (!\Registers_ALU[3]~input_o\ & (((!ALUCSRSelector(1) & InputORB(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputANDB(3),
	datab => \Registers_ALU[3]~input_o\,
	datac => ALUCSRSelector(1),
	datad => InputORB(3),
	combout => \ALU_CSR[3]~26_combout\);

-- Location: LCCOMB_X2_Y31_N4
\ALU_CSR[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[3]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[3]~26_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[3]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[3]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[3]~26_combout\,
	combout => \ALU_CSR[3]$latch~combout\);

-- Location: LCCOMB_X4_Y33_N16
\ALU_CSR[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[4]~27_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[4]~input_o\ & ((InputANDB(4))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[4]~input_o\) # ((InputORB(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[4]~input_o\,
	datac => InputORB(4),
	datad => InputANDB(4),
	combout => \ALU_CSR[4]~27_combout\);

-- Location: LCCOMB_X4_Y33_N4
\ALU_CSR[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[4]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[4]~27_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[4]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[4]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[4]~27_combout\,
	combout => \ALU_CSR[4]$latch~combout\);

-- Location: LCCOMB_X6_Y33_N2
\ALU_CSR[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[5]~28_combout\ = (\Registers_ALU[5]~input_o\ & (((InputANDB(5))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[5]~input_o\ & (!ALUCSRSelector(1) & (InputORB(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[5]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(5),
	datad => InputANDB(5),
	combout => \ALU_CSR[5]~28_combout\);

-- Location: LCCOMB_X6_Y33_N28
\ALU_CSR[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[5]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[5]~28_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[5]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[5]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[5]~28_combout\,
	combout => \ALU_CSR[5]$latch~combout\);

-- Location: LCCOMB_X4_Y35_N24
\ALU_CSR[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[6]~29_combout\ = (\Registers_ALU[6]~input_o\ & (((InputANDB(6))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[6]~input_o\ & (!ALUCSRSelector(1) & (InputORB(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[6]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(6),
	datad => InputANDB(6),
	combout => \ALU_CSR[6]~29_combout\);

-- Location: LCCOMB_X3_Y35_N30
\ALU_CSR[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[6]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[6]~29_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[6]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[6]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[6]~29_combout\,
	combout => \ALU_CSR[6]$latch~combout\);

-- Location: LCCOMB_X6_Y28_N0
\ALU_CSR[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[7]~30_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[7]~input_o\ & ((InputANDB(7))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[7]~input_o\) # ((InputORB(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[7]~input_o\,
	datac => InputORB(7),
	datad => InputANDB(7),
	combout => \ALU_CSR[7]~30_combout\);

-- Location: LCCOMB_X6_Y28_N26
\ALU_CSR[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[7]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[7]~30_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[7]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[7]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[7]~30_combout\,
	combout => \ALU_CSR[7]$latch~combout\);

-- Location: LCCOMB_X1_Y32_N16
\ALU_CSR[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[8]~31_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[8]~input_o\ & (InputANDB(8)))) # (!ALUCSRSelector(1) & ((\Registers_ALU[8]~input_o\) # ((InputORB(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[8]~input_o\,
	datac => InputANDB(8),
	datad => InputORB(8),
	combout => \ALU_CSR[8]~31_combout\);

-- Location: LCCOMB_X1_Y32_N4
\ALU_CSR[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[8]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[8]~31_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[8]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[8]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[8]~31_combout\,
	combout => \ALU_CSR[8]$latch~combout\);

-- Location: LCCOMB_X1_Y35_N28
\ALU_CSR[9]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[9]~32_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[9]~input_o\ & ((InputANDB(9))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[9]~input_o\) # ((InputORB(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[9]~input_o\,
	datac => InputORB(9),
	datad => InputANDB(9),
	combout => \ALU_CSR[9]~32_combout\);

-- Location: LCCOMB_X1_Y35_N10
\ALU_CSR[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[9]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[9]~32_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[9]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[9]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[9]~32_combout\,
	combout => \ALU_CSR[9]$latch~combout\);

-- Location: LCCOMB_X3_Y33_N10
\ALU_CSR[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[10]~33_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[10]~input_o\ & ((InputANDB(10))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[10]~input_o\) # ((InputORB(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[10]~input_o\,
	datac => InputORB(10),
	datad => InputANDB(10),
	combout => \ALU_CSR[10]~33_combout\);

-- Location: LCCOMB_X3_Y33_N12
\ALU_CSR[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[10]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[10]~33_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[10]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[10]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[10]~33_combout\,
	combout => \ALU_CSR[10]$latch~combout\);

-- Location: LCCOMB_X3_Y31_N18
\ALU_CSR[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[11]~34_combout\ = (\Registers_ALU[11]~input_o\ & (((InputANDB(11))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[11]~input_o\ & (!ALUCSRSelector(1) & (InputORB(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[11]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(11),
	datad => InputANDB(11),
	combout => \ALU_CSR[11]~34_combout\);

-- Location: LCCOMB_X3_Y31_N26
\ALU_CSR[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[11]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[11]~34_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[11]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[11]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[11]~34_combout\,
	combout => \ALU_CSR[11]$latch~combout\);

-- Location: LCCOMB_X1_Y31_N6
\ALU_CSR[12]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[12]~35_combout\ = (\Registers_ALU[12]~input_o\ & (((InputANDB(12))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[12]~input_o\ & (!ALUCSRSelector(1) & (InputORB(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[12]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(12),
	datad => InputANDB(12),
	combout => \ALU_CSR[12]~35_combout\);

-- Location: LCCOMB_X1_Y31_N30
\ALU_CSR[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[12]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[12]~35_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[12]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[12]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[12]~35_combout\,
	combout => \ALU_CSR[12]$latch~combout\);

-- Location: LCCOMB_X3_Y32_N18
\ALU_CSR[13]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[13]~36_combout\ = (ALUCSRSelector(1) & (InputANDB(13) & (\Registers_ALU[13]~input_o\))) # (!ALUCSRSelector(1) & (((\Registers_ALU[13]~input_o\) # (InputORB(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => InputANDB(13),
	datac => \Registers_ALU[13]~input_o\,
	datad => InputORB(13),
	combout => \ALU_CSR[13]~36_combout\);

-- Location: LCCOMB_X3_Y32_N4
\ALU_CSR[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[13]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[13]~36_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[13]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[13]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[13]~36_combout\,
	combout => \ALU_CSR[13]$latch~combout\);

-- Location: LCCOMB_X8_Y32_N2
\ALU_CSR[14]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[14]~37_combout\ = (\Registers_ALU[14]~input_o\ & (((InputANDB(14))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[14]~input_o\ & (!ALUCSRSelector(1) & (InputORB(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[14]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(14),
	datad => InputANDB(14),
	combout => \ALU_CSR[14]~37_combout\);

-- Location: LCCOMB_X8_Y32_N0
\ALU_CSR[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[14]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[14]~37_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[14]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[14]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[14]~37_combout\,
	combout => \ALU_CSR[14]$latch~combout\);

-- Location: LCCOMB_X6_Y32_N24
\ALU_CSR[15]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[15]~38_combout\ = (\Registers_ALU[15]~input_o\ & (((InputANDB(15))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[15]~input_o\ & (!ALUCSRSelector(1) & ((InputORB(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[15]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputANDB(15),
	datad => InputORB(15),
	combout => \ALU_CSR[15]~38_combout\);

-- Location: LCCOMB_X7_Y32_N10
\ALU_CSR[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[15]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[15]~38_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[15]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[15]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[15]~38_combout\,
	combout => \ALU_CSR[15]$latch~combout\);

-- Location: LCCOMB_X6_Y33_N0
\ALU_CSR[16]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[16]~39_combout\ = (\Registers_ALU[16]~input_o\ & (((InputANDB(16))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[16]~input_o\ & (!ALUCSRSelector(1) & ((InputORB(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[16]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputANDB(16),
	datad => InputORB(16),
	combout => \ALU_CSR[16]~39_combout\);

-- Location: LCCOMB_X6_Y33_N6
\ALU_CSR[16]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[16]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[16]~39_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[16]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[16]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[16]~39_combout\,
	combout => \ALU_CSR[16]$latch~combout\);

-- Location: LCCOMB_X2_Y32_N18
\ALU_CSR[17]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[17]~40_combout\ = (ALUCSRSelector(1) & (((\Registers_ALU[17]~input_o\ & InputANDB(17))))) # (!ALUCSRSelector(1) & ((InputORB(17)) # ((\Registers_ALU[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(17),
	datab => ALUCSRSelector(1),
	datac => \Registers_ALU[17]~input_o\,
	datad => InputANDB(17),
	combout => \ALU_CSR[17]~40_combout\);

-- Location: LCCOMB_X2_Y32_N4
\ALU_CSR[17]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[17]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[17]~40_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[17]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[17]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[17]~40_combout\,
	combout => \ALU_CSR[17]$latch~combout\);

-- Location: LCCOMB_X5_Y35_N14
\ALU_CSR[18]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[18]~41_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[18]~input_o\ & ((InputANDB(18))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[18]~input_o\) # ((InputORB(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[18]~input_o\,
	datac => InputORB(18),
	datad => InputANDB(18),
	combout => \ALU_CSR[18]~41_combout\);

-- Location: LCCOMB_X6_Y35_N22
\ALU_CSR[18]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[18]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[18]~41_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[18]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[18]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[18]~41_combout\,
	combout => \ALU_CSR[18]$latch~combout\);

-- Location: LCCOMB_X8_Y35_N10
\ALU_CSR[19]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[19]~42_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[19]~input_o\ & ((InputANDB(19))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[19]~input_o\) # ((InputORB(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[19]~input_o\,
	datac => InputORB(19),
	datad => InputANDB(19),
	combout => \ALU_CSR[19]~42_combout\);

-- Location: LCCOMB_X9_Y35_N4
\ALU_CSR[19]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[19]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[19]~42_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[19]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[19]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[19]~42_combout\,
	combout => \ALU_CSR[19]$latch~combout\);

-- Location: LCCOMB_X5_Y32_N24
\ALU_CSR[20]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[20]~43_combout\ = (ALUCSRSelector(1) & (InputANDB(20) & (\Registers_ALU[20]~input_o\))) # (!ALUCSRSelector(1) & (((\Registers_ALU[20]~input_o\) # (InputORB(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => InputANDB(20),
	datac => \Registers_ALU[20]~input_o\,
	datad => InputORB(20),
	combout => \ALU_CSR[20]~43_combout\);

-- Location: LCCOMB_X4_Y32_N10
\ALU_CSR[20]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[20]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[20]~43_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[20]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[20]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[20]~43_combout\,
	combout => \ALU_CSR[20]$latch~combout\);

-- Location: LCCOMB_X5_Y31_N6
\ALU_CSR[21]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[21]~44_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[21]~input_o\ & ((InputANDB(21))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[21]~input_o\) # ((InputORB(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[21]~input_o\,
	datac => InputORB(21),
	datad => InputANDB(21),
	combout => \ALU_CSR[21]~44_combout\);

-- Location: LCCOMB_X5_Y31_N12
\ALU_CSR[21]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[21]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[21]~44_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[21]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[21]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[21]~44_combout\,
	combout => \ALU_CSR[21]$latch~combout\);

-- Location: LCCOMB_X6_Y31_N20
\ALU_CSR[22]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[22]~45_combout\ = (ALUCSRSelector(1) & (((\Registers_ALU[22]~input_o\ & InputANDB(22))))) # (!ALUCSRSelector(1) & ((InputORB(22)) # ((\Registers_ALU[22]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => InputORB(22),
	datab => ALUCSRSelector(1),
	datac => \Registers_ALU[22]~input_o\,
	datad => InputANDB(22),
	combout => \ALU_CSR[22]~45_combout\);

-- Location: LCCOMB_X6_Y31_N16
\ALU_CSR[22]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[22]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[22]~45_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[22]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[22]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[22]~45_combout\,
	combout => \ALU_CSR[22]$latch~combout\);

-- Location: LCCOMB_X7_Y32_N0
\ALU_CSR[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[23]~46_combout\ = (\Registers_ALU[23]~input_o\ & (((InputANDB(23))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[23]~input_o\ & (!ALUCSRSelector(1) & ((InputORB(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[23]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputANDB(23),
	datad => InputORB(23),
	combout => \ALU_CSR[23]~46_combout\);

-- Location: LCCOMB_X7_Y32_N28
\ALU_CSR[23]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[23]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[23]~46_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[23]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[23]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[23]~46_combout\,
	combout => \ALU_CSR[23]$latch~combout\);

-- Location: LCCOMB_X8_Y33_N18
\ALU_CSR[24]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[24]~47_combout\ = (\Registers_ALU[24]~input_o\ & (((InputANDB(24))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[24]~input_o\ & (!ALUCSRSelector(1) & (InputORB(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[24]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(24),
	datad => InputANDB(24),
	combout => \ALU_CSR[24]~47_combout\);

-- Location: LCCOMB_X8_Y33_N22
\ALU_CSR[24]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[24]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[24]~47_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[24]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[24]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[24]~47_combout\,
	combout => \ALU_CSR[24]$latch~combout\);

-- Location: LCCOMB_X7_Y31_N0
\ALU_CSR[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[25]~48_combout\ = (\Registers_ALU[25]~input_o\ & ((InputANDB(25)) # ((!ALUCSRSelector(1))))) # (!\Registers_ALU[25]~input_o\ & (((!ALUCSRSelector(1) & InputORB(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[25]~input_o\,
	datab => InputANDB(25),
	datac => ALUCSRSelector(1),
	datad => InputORB(25),
	combout => \ALU_CSR[25]~48_combout\);

-- Location: LCCOMB_X7_Y31_N26
\ALU_CSR[25]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[25]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[25]~48_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[25]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[25]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[25]~48_combout\,
	combout => \ALU_CSR[25]$latch~combout\);

-- Location: LCCOMB_X7_Y35_N18
\ALU_CSR[26]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[26]~49_combout\ = (\Registers_ALU[26]~input_o\ & (((InputANDB(26))) # (!ALUCSRSelector(1)))) # (!\Registers_ALU[26]~input_o\ & (!ALUCSRSelector(1) & (InputORB(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Registers_ALU[26]~input_o\,
	datab => ALUCSRSelector(1),
	datac => InputORB(26),
	datad => InputANDB(26),
	combout => \ALU_CSR[26]~49_combout\);

-- Location: LCCOMB_X7_Y35_N26
\ALU_CSR[26]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[26]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[26]~49_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[26]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[26]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[26]~49_combout\,
	combout => \ALU_CSR[26]$latch~combout\);

-- Location: LCCOMB_X7_Y28_N10
\ALU_CSR[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[27]~50_combout\ = (ALUCSRSelector(1) & (((\Registers_ALU[27]~input_o\ & InputANDB(27))))) # (!ALUCSRSelector(1) & ((InputORB(27)) # ((\Registers_ALU[27]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => InputORB(27),
	datac => \Registers_ALU[27]~input_o\,
	datad => InputANDB(27),
	combout => \ALU_CSR[27]~50_combout\);

-- Location: LCCOMB_X7_Y28_N20
\ALU_CSR[27]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[27]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[27]~50_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[27]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[27]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[27]~50_combout\,
	combout => \ALU_CSR[27]$latch~combout\);

-- Location: LCCOMB_X4_Y31_N12
\ALU_CSR[28]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[28]~51_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[28]~input_o\ & ((InputANDB(28))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[28]~input_o\) # ((InputORB(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[28]~input_o\,
	datac => InputORB(28),
	datad => InputANDB(28),
	combout => \ALU_CSR[28]~51_combout\);

-- Location: LCCOMB_X4_Y31_N8
\ALU_CSR[28]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[28]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[28]~51_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[28]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[28]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[28]~51_combout\,
	combout => \ALU_CSR[28]$latch~combout\);

-- Location: LCCOMB_X5_Y29_N24
\ALU_CSR[29]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[29]~52_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[29]~input_o\ & ((InputANDB(29))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[29]~input_o\) # ((InputORB(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[29]~input_o\,
	datac => InputORB(29),
	datad => InputANDB(29),
	combout => \ALU_CSR[29]~52_combout\);

-- Location: LCCOMB_X4_Y29_N12
\ALU_CSR[29]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[29]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[29]~52_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[29]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_CSR[29]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[29]~52_combout\,
	combout => \ALU_CSR[29]$latch~combout\);

-- Location: LCCOMB_X6_Y30_N2
\ALU_CSR[30]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[30]~53_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[30]~input_o\ & ((InputANDB(30))))) # (!ALUCSRSelector(1) & ((\Registers_ALU[30]~input_o\) # ((InputORB(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[30]~input_o\,
	datac => InputORB(30),
	datad => InputANDB(30),
	combout => \ALU_CSR[30]~53_combout\);

-- Location: LCCOMB_X6_Y30_N24
\ALU_CSR[30]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[30]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[30]~53_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[30]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[30]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[30]~53_combout\,
	combout => \ALU_CSR[30]$latch~combout\);

-- Location: LCCOMB_X6_Y30_N20
\ALU_CSR[31]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]~54_combout\ = (ALUCSRSelector(1) & (\Registers_ALU[31]~input_o\ & (InputANDB(31)))) # (!ALUCSRSelector(1) & ((\Registers_ALU[31]~input_o\) # ((InputORB(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ALUCSRSelector(1),
	datab => \Registers_ALU[31]~input_o\,
	datac => InputANDB(31),
	datad => InputORB(31),
	combout => \ALU_CSR[31]~54_combout\);

-- Location: LCCOMB_X6_Y30_N14
\ALU_CSR[31]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_CSR[31]$latch~combout\ = (GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & ((\ALU_CSR[31]~54_combout\))) # (!GLOBAL(\ALU_CSR[31]~23clkctrl_outclk\) & (\ALU_CSR[31]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_CSR[31]$latch~combout\,
	datac => \ALU_CSR[31]~23clkctrl_outclk\,
	datad => \ALU_CSR[31]~54_combout\,
	combout => \ALU_CSR[31]$latch~combout\);

-- Location: LCCOMB_X1_Y24_N8
\ALUMARSelector~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUMARSelector~0_combout\ = (\Control_ALU[12]~input_o\) # ((\Control_ALU[25]~input_o\) # (\Control_ALU[33]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Control_ALU[12]~input_o\,
	datac => \Control_ALU[25]~input_o\,
	datad => \Control_ALU[33]~input_o\,
	combout => \ALUMARSelector~0_combout\);

-- Location: CLKCTRL_G15
\ALUMARSelector~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \ALUMARSelector~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \ALUMARSelector~0clkctrl_outclk\);

-- Location: LCCOMB_X8_Y24_N14
\ALU_MAR[0]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[0]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(0))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[0]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(0),
	datac => \ALU_MAR[0]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[0]$latch~combout\);

-- Location: LCCOMB_X10_Y23_N20
\ALU_MAR[1]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[1]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result[1]~1_combout\))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[1]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[1]$latch~combout\,
	datac => \CRAA32|Result[1]~1_combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[1]$latch~combout\);

-- Location: LCCOMB_X7_Y24_N12
\ALU_MAR[2]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[2]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(2)))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[2]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_MAR[2]$latch~combout\,
	datac => \CRAA32|Result\(2),
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[2]$latch~combout\);

-- Location: LCCOMB_X10_Y23_N18
\ALU_MAR[3]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[3]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result[3]~2_combout\))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[3]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[3]$latch~combout\,
	datac => \CRAA32|Result[3]~2_combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[3]$latch~combout\);

-- Location: LCCOMB_X10_Y23_N16
\ALU_MAR[4]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[4]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(4))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[4]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(4),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[4]$latch~combout\,
	combout => \ALU_MAR[4]$latch~combout\);

-- Location: LCCOMB_X17_Y4_N24
\ALU_MAR[5]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[5]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[5]~3_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[5]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[5]~3_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[5]$latch~combout\,
	combout => \ALU_MAR[5]$latch~combout\);

-- Location: LCCOMB_X30_Y4_N12
\ALU_MAR[6]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[6]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(6))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[6]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(6),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[6]$latch~combout\,
	combout => \ALU_MAR[6]$latch~combout\);

-- Location: LCCOMB_X9_Y26_N18
\ALU_MAR[7]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[7]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result[7]~4_combout\))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[7]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[7]$latch~combout\,
	datac => \CRAA32|Result[7]~4_combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[7]$latch~combout\);

-- Location: LCCOMB_X9_Y26_N4
\ALU_MAR[8]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[8]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(8))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(8),
	datac => \ALU_MAR[8]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[8]$latch~combout\);

-- Location: LCCOMB_X1_Y56_N2
\ALU_MAR[9]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[9]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[9]~5_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[9]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[9]~5_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[9]$latch~combout\,
	combout => \ALU_MAR[9]$latch~combout\);

-- Location: LCCOMB_X29_Y27_N28
\ALU_MAR[10]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[10]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(10))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[10]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(10),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[10]$latch~combout\,
	combout => \ALU_MAR[10]$latch~combout\);

-- Location: LCCOMB_X1_Y26_N28
\ALU_MAR[11]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[11]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[11]~6_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[11]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[11]~6_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[11]$latch~combout\,
	combout => \ALU_MAR[11]$latch~combout\);

-- Location: LCCOMB_X1_Y22_N28
\ALU_MAR[12]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[12]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(12))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[12]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(12),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[12]$latch~combout\,
	combout => \ALU_MAR[12]$latch~combout\);

-- Location: LCCOMB_X5_Y23_N20
\ALU_MAR[13]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[13]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result[13]~7_combout\))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[13]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[13]$latch~combout\,
	datac => \CRAA32|Result[13]~7_combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[13]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N10
\ALU_MAR[14]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[14]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(14))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[14]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(14),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[14]$latch~combout\,
	combout => \ALU_MAR[14]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N4
\ALU_MAR[15]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[15]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[15]~8_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[15]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[15]~8_combout\,
	datac => \ALU_MAR[15]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[15]$latch~combout\);

-- Location: LCCOMB_X11_Y23_N18
\ALU_MAR[16]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[16]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(16)))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[16]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[16]$latch~combout\,
	datac => \CRAA32|Result\(16),
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[16]$latch~combout\);

-- Location: LCCOMB_X6_Y22_N2
\ALU_MAR[17]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[17]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[17]~9_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[17]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[17]~9_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[17]$latch~combout\,
	combout => \ALU_MAR[17]$latch~combout\);

-- Location: LCCOMB_X6_Y22_N12
\ALU_MAR[18]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[18]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(18))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[18]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(18),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[18]$latch~combout\,
	combout => \ALU_MAR[18]$latch~combout\);

-- Location: LCCOMB_X6_Y24_N24
\ALU_MAR[19]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[19]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[19]~10_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[19]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[19]~10_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[19]$latch~combout\,
	combout => \ALU_MAR[19]$latch~combout\);

-- Location: LCCOMB_X6_Y24_N30
\ALU_MAR[20]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[20]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(20))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[20]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result\(20),
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[20]$latch~combout\,
	combout => \ALU_MAR[20]$latch~combout\);

-- Location: LCCOMB_X6_Y27_N26
\ALU_MAR[21]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[21]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[21]~11_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[21]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[21]~11_combout\,
	datac => \ALU_MAR[21]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[21]$latch~combout\);

-- Location: LCCOMB_X6_Y27_N12
\ALU_MAR[22]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[22]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(22)))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[22]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_MAR[22]$latch~combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result\(22),
	combout => \ALU_MAR[22]$latch~combout\);

-- Location: LCCOMB_X7_Y24_N14
\ALU_MAR[23]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[23]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[23]~12_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[23]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[23]~12_combout\,
	datac => \ALU_MAR[23]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[23]$latch~combout\);

-- Location: LCCOMB_X7_Y25_N4
\ALU_MAR[24]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[24]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(24))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[24]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(24),
	datac => \ALU_MAR[24]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[24]$latch~combout\);

-- Location: LCCOMB_X8_Y24_N4
\ALU_MAR[25]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[25]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[25]~13_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[25]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[25]~13_combout\,
	datac => \ALU_MAR[25]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[25]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N0
\ALU_MAR[26]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[26]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result\(26))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[26]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result\(26),
	datab => \ALU_MAR[26]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[26]$latch~combout\);

-- Location: LCCOMB_X7_Y22_N2
\ALU_MAR[27]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[27]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[27]~14_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[27]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CRAA32|Result[27]~14_combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \ALU_MAR[27]$latch~combout\,
	combout => \ALU_MAR[27]$latch~combout\);

-- Location: LCCOMB_X5_Y23_N10
\ALU_MAR[28]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[28]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(28)))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[28]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_MAR[28]$latch~combout\,
	datac => \CRAA32|Result\(28),
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[28]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N30
\ALU_MAR[29]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[29]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\CRAA32|Result[29]~15_combout\)) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\ALU_MAR[29]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CRAA32|Result[29]~15_combout\,
	datac => \ALU_MAR[29]$latch~combout\,
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[29]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N12
\ALU_MAR[30]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[30]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result\(30)))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[30]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALU_MAR[30]$latch~combout\,
	datac => \CRAA32|Result\(30),
	datad => \ALUMARSelector~0clkctrl_outclk\,
	combout => \ALU_MAR[30]$latch~combout\);

-- Location: LCCOMB_X6_Y23_N14
\ALU_MAR[31]$latch\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALU_MAR[31]$latch~combout\ = (GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & ((\CRAA32|Result[31]~0_combout\))) # (!GLOBAL(\ALUMARSelector~0clkctrl_outclk\) & (\ALU_MAR[31]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALU_MAR[31]$latch~combout\,
	datac => \ALUMARSelector~0clkctrl_outclk\,
	datad => \CRAA32|Result[31]~0_combout\,
	combout => \ALU_MAR[31]$latch~combout\);

-- Location: LCCOMB_X7_Y22_N28
\CRAA32|Carryout~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \CRAA32|Carryout~0_combout\ = (AdderInputA(31) & ((AdderInputB(31)) # (\CRAA32|Carry[31]~44_combout\))) # (!AdderInputA(31) & (AdderInputB(31) & \CRAA32|Carry[31]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => AdderInputA(31),
	datac => AdderInputB(31),
	datad => \CRAA32|Carry[31]~44_combout\,
	combout => \CRAA32|Carryout~0_combout\);

-- Location: IOIBUF_X115_Y69_N22
\CSR_ALU[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(0),
	o => \CSR_ALU[0]~input_o\);

-- Location: IOIBUF_X100_Y73_N22
\CSR_ALU[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(1),
	o => \CSR_ALU[1]~input_o\);

-- Location: IOIBUF_X115_Y27_N8
\CSR_ALU[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(2),
	o => \CSR_ALU[2]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\CSR_ALU[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(3),
	o => \CSR_ALU[3]~input_o\);

-- Location: IOIBUF_X79_Y73_N8
\CSR_ALU[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(4),
	o => \CSR_ALU[4]~input_o\);

-- Location: IOIBUF_X87_Y0_N15
\CSR_ALU[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(5),
	o => \CSR_ALU[5]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\CSR_ALU[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(6),
	o => \CSR_ALU[6]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\CSR_ALU[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(7),
	o => \CSR_ALU[7]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\CSR_ALU[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(8),
	o => \CSR_ALU[8]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\CSR_ALU[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(9),
	o => \CSR_ALU[9]~input_o\);

-- Location: IOIBUF_X89_Y0_N15
\CSR_ALU[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(10),
	o => \CSR_ALU[10]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\CSR_ALU[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(11),
	o => \CSR_ALU[11]~input_o\);

-- Location: IOIBUF_X115_Y56_N15
\CSR_ALU[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(12),
	o => \CSR_ALU[12]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\CSR_ALU[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(13),
	o => \CSR_ALU[13]~input_o\);

-- Location: IOIBUF_X105_Y0_N22
\CSR_ALU[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(14),
	o => \CSR_ALU[14]~input_o\);

-- Location: IOIBUF_X96_Y73_N15
\CSR_ALU[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(15),
	o => \CSR_ALU[15]~input_o\);

-- Location: IOIBUF_X105_Y73_N8
\CSR_ALU[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(16),
	o => \CSR_ALU[16]~input_o\);

-- Location: IOIBUF_X79_Y0_N15
\CSR_ALU[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(17),
	o => \CSR_ALU[17]~input_o\);

-- Location: IOIBUF_X115_Y41_N1
\CSR_ALU[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(18),
	o => \CSR_ALU[18]~input_o\);

-- Location: IOIBUF_X115_Y41_N8
\CSR_ALU[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(19),
	o => \CSR_ALU[19]~input_o\);

-- Location: IOIBUF_X115_Y30_N1
\CSR_ALU[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(20),
	o => \CSR_ALU[20]~input_o\);

-- Location: IOIBUF_X115_Y26_N15
\CSR_ALU[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(21),
	o => \CSR_ALU[21]~input_o\);

-- Location: IOIBUF_X100_Y73_N15
\CSR_ALU[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(22),
	o => \CSR_ALU[22]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\CSR_ALU[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(23),
	o => \CSR_ALU[23]~input_o\);

-- Location: IOIBUF_X105_Y73_N1
\CSR_ALU[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(24),
	o => \CSR_ALU[24]~input_o\);

-- Location: IOIBUF_X115_Y52_N8
\CSR_ALU[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(25),
	o => \CSR_ALU[25]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\CSR_ALU[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(26),
	o => \CSR_ALU[26]~input_o\);

-- Location: IOIBUF_X69_Y73_N15
\CSR_ALU[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(27),
	o => \CSR_ALU[27]~input_o\);

-- Location: IOIBUF_X81_Y73_N8
\CSR_ALU[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(28),
	o => \CSR_ALU[28]~input_o\);

-- Location: IOIBUF_X94_Y73_N1
\CSR_ALU[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(29),
	o => \CSR_ALU[29]~input_o\);

-- Location: IOIBUF_X81_Y73_N1
\CSR_ALU[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(30),
	o => \CSR_ALU[30]~input_o\);

-- Location: IOIBUF_X115_Y12_N8
\CSR_ALU[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CSR_ALU(31),
	o => \CSR_ALU[31]~input_o\);

-- Location: IOIBUF_X58_Y73_N15
\Control_ALU[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Control_ALU(23),
	o => \Control_ALU[23]~input_o\);

ww_ALU_Registers(0) <= \ALU_Registers[0]~output_o\;

ww_ALU_Registers(1) <= \ALU_Registers[1]~output_o\;

ww_ALU_Registers(2) <= \ALU_Registers[2]~output_o\;

ww_ALU_Registers(3) <= \ALU_Registers[3]~output_o\;

ww_ALU_Registers(4) <= \ALU_Registers[4]~output_o\;

ww_ALU_Registers(5) <= \ALU_Registers[5]~output_o\;

ww_ALU_Registers(6) <= \ALU_Registers[6]~output_o\;

ww_ALU_Registers(7) <= \ALU_Registers[7]~output_o\;

ww_ALU_Registers(8) <= \ALU_Registers[8]~output_o\;

ww_ALU_Registers(9) <= \ALU_Registers[9]~output_o\;

ww_ALU_Registers(10) <= \ALU_Registers[10]~output_o\;

ww_ALU_Registers(11) <= \ALU_Registers[11]~output_o\;

ww_ALU_Registers(12) <= \ALU_Registers[12]~output_o\;

ww_ALU_Registers(13) <= \ALU_Registers[13]~output_o\;

ww_ALU_Registers(14) <= \ALU_Registers[14]~output_o\;

ww_ALU_Registers(15) <= \ALU_Registers[15]~output_o\;

ww_ALU_Registers(16) <= \ALU_Registers[16]~output_o\;

ww_ALU_Registers(17) <= \ALU_Registers[17]~output_o\;

ww_ALU_Registers(18) <= \ALU_Registers[18]~output_o\;

ww_ALU_Registers(19) <= \ALU_Registers[19]~output_o\;

ww_ALU_Registers(20) <= \ALU_Registers[20]~output_o\;

ww_ALU_Registers(21) <= \ALU_Registers[21]~output_o\;

ww_ALU_Registers(22) <= \ALU_Registers[22]~output_o\;

ww_ALU_Registers(23) <= \ALU_Registers[23]~output_o\;

ww_ALU_Registers(24) <= \ALU_Registers[24]~output_o\;

ww_ALU_Registers(25) <= \ALU_Registers[25]~output_o\;

ww_ALU_Registers(26) <= \ALU_Registers[26]~output_o\;

ww_ALU_Registers(27) <= \ALU_Registers[27]~output_o\;

ww_ALU_Registers(28) <= \ALU_Registers[28]~output_o\;

ww_ALU_Registers(29) <= \ALU_Registers[29]~output_o\;

ww_ALU_Registers(30) <= \ALU_Registers[30]~output_o\;

ww_ALU_Registers(31) <= \ALU_Registers[31]~output_o\;

ww_ALU_PC(0) <= \ALU_PC[0]~output_o\;

ww_ALU_PC(1) <= \ALU_PC[1]~output_o\;

ww_ALU_PC(2) <= \ALU_PC[2]~output_o\;

ww_ALU_PC(3) <= \ALU_PC[3]~output_o\;

ww_ALU_PC(4) <= \ALU_PC[4]~output_o\;

ww_ALU_PC(5) <= \ALU_PC[5]~output_o\;

ww_ALU_PC(6) <= \ALU_PC[6]~output_o\;

ww_ALU_PC(7) <= \ALU_PC[7]~output_o\;

ww_ALU_PC(8) <= \ALU_PC[8]~output_o\;

ww_ALU_PC(9) <= \ALU_PC[9]~output_o\;

ww_ALU_PC(10) <= \ALU_PC[10]~output_o\;

ww_ALU_PC(11) <= \ALU_PC[11]~output_o\;

ww_ALU_PC(12) <= \ALU_PC[12]~output_o\;

ww_ALU_PC(13) <= \ALU_PC[13]~output_o\;

ww_ALU_PC(14) <= \ALU_PC[14]~output_o\;

ww_ALU_PC(15) <= \ALU_PC[15]~output_o\;

ww_ALU_PC(16) <= \ALU_PC[16]~output_o\;

ww_ALU_PC(17) <= \ALU_PC[17]~output_o\;

ww_ALU_PC(18) <= \ALU_PC[18]~output_o\;

ww_ALU_PC(19) <= \ALU_PC[19]~output_o\;

ww_ALU_PC(20) <= \ALU_PC[20]~output_o\;

ww_ALU_PC(21) <= \ALU_PC[21]~output_o\;

ww_ALU_PC(22) <= \ALU_PC[22]~output_o\;

ww_ALU_PC(23) <= \ALU_PC[23]~output_o\;

ww_ALU_PC(24) <= \ALU_PC[24]~output_o\;

ww_ALU_PC(25) <= \ALU_PC[25]~output_o\;

ww_ALU_PC(26) <= \ALU_PC[26]~output_o\;

ww_ALU_PC(27) <= \ALU_PC[27]~output_o\;

ww_ALU_PC(28) <= \ALU_PC[28]~output_o\;

ww_ALU_PC(29) <= \ALU_PC[29]~output_o\;

ww_ALU_PC(30) <= \ALU_PC[30]~output_o\;

ww_ALU_PC(31) <= \ALU_PC[31]~output_o\;

ww_ALU_CSR(0) <= \ALU_CSR[0]~output_o\;

ww_ALU_CSR(1) <= \ALU_CSR[1]~output_o\;

ww_ALU_CSR(2) <= \ALU_CSR[2]~output_o\;

ww_ALU_CSR(3) <= \ALU_CSR[3]~output_o\;

ww_ALU_CSR(4) <= \ALU_CSR[4]~output_o\;

ww_ALU_CSR(5) <= \ALU_CSR[5]~output_o\;

ww_ALU_CSR(6) <= \ALU_CSR[6]~output_o\;

ww_ALU_CSR(7) <= \ALU_CSR[7]~output_o\;

ww_ALU_CSR(8) <= \ALU_CSR[8]~output_o\;

ww_ALU_CSR(9) <= \ALU_CSR[9]~output_o\;

ww_ALU_CSR(10) <= \ALU_CSR[10]~output_o\;

ww_ALU_CSR(11) <= \ALU_CSR[11]~output_o\;

ww_ALU_CSR(12) <= \ALU_CSR[12]~output_o\;

ww_ALU_CSR(13) <= \ALU_CSR[13]~output_o\;

ww_ALU_CSR(14) <= \ALU_CSR[14]~output_o\;

ww_ALU_CSR(15) <= \ALU_CSR[15]~output_o\;

ww_ALU_CSR(16) <= \ALU_CSR[16]~output_o\;

ww_ALU_CSR(17) <= \ALU_CSR[17]~output_o\;

ww_ALU_CSR(18) <= \ALU_CSR[18]~output_o\;

ww_ALU_CSR(19) <= \ALU_CSR[19]~output_o\;

ww_ALU_CSR(20) <= \ALU_CSR[20]~output_o\;

ww_ALU_CSR(21) <= \ALU_CSR[21]~output_o\;

ww_ALU_CSR(22) <= \ALU_CSR[22]~output_o\;

ww_ALU_CSR(23) <= \ALU_CSR[23]~output_o\;

ww_ALU_CSR(24) <= \ALU_CSR[24]~output_o\;

ww_ALU_CSR(25) <= \ALU_CSR[25]~output_o\;

ww_ALU_CSR(26) <= \ALU_CSR[26]~output_o\;

ww_ALU_CSR(27) <= \ALU_CSR[27]~output_o\;

ww_ALU_CSR(28) <= \ALU_CSR[28]~output_o\;

ww_ALU_CSR(29) <= \ALU_CSR[29]~output_o\;

ww_ALU_CSR(30) <= \ALU_CSR[30]~output_o\;

ww_ALU_CSR(31) <= \ALU_CSR[31]~output_o\;

ww_ALU_MAR(0) <= \ALU_MAR[0]~output_o\;

ww_ALU_MAR(1) <= \ALU_MAR[1]~output_o\;

ww_ALU_MAR(2) <= \ALU_MAR[2]~output_o\;

ww_ALU_MAR(3) <= \ALU_MAR[3]~output_o\;

ww_ALU_MAR(4) <= \ALU_MAR[4]~output_o\;

ww_ALU_MAR(5) <= \ALU_MAR[5]~output_o\;

ww_ALU_MAR(6) <= \ALU_MAR[6]~output_o\;

ww_ALU_MAR(7) <= \ALU_MAR[7]~output_o\;

ww_ALU_MAR(8) <= \ALU_MAR[8]~output_o\;

ww_ALU_MAR(9) <= \ALU_MAR[9]~output_o\;

ww_ALU_MAR(10) <= \ALU_MAR[10]~output_o\;

ww_ALU_MAR(11) <= \ALU_MAR[11]~output_o\;

ww_ALU_MAR(12) <= \ALU_MAR[12]~output_o\;

ww_ALU_MAR(13) <= \ALU_MAR[13]~output_o\;

ww_ALU_MAR(14) <= \ALU_MAR[14]~output_o\;

ww_ALU_MAR(15) <= \ALU_MAR[15]~output_o\;

ww_ALU_MAR(16) <= \ALU_MAR[16]~output_o\;

ww_ALU_MAR(17) <= \ALU_MAR[17]~output_o\;

ww_ALU_MAR(18) <= \ALU_MAR[18]~output_o\;

ww_ALU_MAR(19) <= \ALU_MAR[19]~output_o\;

ww_ALU_MAR(20) <= \ALU_MAR[20]~output_o\;

ww_ALU_MAR(21) <= \ALU_MAR[21]~output_o\;

ww_ALU_MAR(22) <= \ALU_MAR[22]~output_o\;

ww_ALU_MAR(23) <= \ALU_MAR[23]~output_o\;

ww_ALU_MAR(24) <= \ALU_MAR[24]~output_o\;

ww_ALU_MAR(25) <= \ALU_MAR[25]~output_o\;

ww_ALU_MAR(26) <= \ALU_MAR[26]~output_o\;

ww_ALU_MAR(27) <= \ALU_MAR[27]~output_o\;

ww_ALU_MAR(28) <= \ALU_MAR[28]~output_o\;

ww_ALU_MAR(29) <= \ALU_MAR[29]~output_o\;

ww_ALU_MAR(30) <= \ALU_MAR[30]~output_o\;

ww_ALU_MAR(31) <= \ALU_MAR[31]~output_o\;

ww_ALU_Control(0) <= \ALU_Control[0]~output_o\;

ww_ALU_Control(1) <= \ALU_Control[1]~output_o\;

ww_ALU_Control(2) <= \ALU_Control[2]~output_o\;

ww_ALU_Control(3) <= \ALU_Control[3]~output_o\;
END structure;


