Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e587838cd7c442b38aebe628d6ade092 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'din0' [C:/Users/hp/Desktop/CPU/CPU.srcs/sources_1/new/CPU.v:423]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BCD7
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
