#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep  2 00:59:11 2017
# Process ID: 5649
# Current directory: /home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/top.vds
# Journal file: /home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5787 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1182.301 ; gain = 69.988 ; free physical = 2540 ; free virtual = 4846
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/user/fpga_projects/src/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-387] label required on module instance [/home/user/fpga_projects/src/top.v:82]
INFO: [Synth 8-638] synthesizing module 'MultiWraper' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:51]
	Parameter M bound to: 283 - type: integer 
	Parameter M bound to: 283 - type: integer 
INFO: [Synth 8-3491] module 'karatsuba_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:6' bound to instance 'MULT' of component 'karatsuba_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'karatsuba_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:16]
	Parameter M bound to: 283 - type: integer 
	Parameter M bound to: 142 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult1' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:36]
INFO: [Synth 8-638] synthesizing module 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 142 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'polynom_multiplier' (2#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 141 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult2' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:40]
INFO: [Synth 8-638] synthesizing module 'polynom_multiplier__parameterized1' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 141 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element aux_reg was removed.  [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'polynom_multiplier__parameterized1' (2#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:26]
	Parameter M bound to: 142 - type: integer 
INFO: [Synth 8-3491] module 'polynom_multiplier' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/imports/src_simple/polynom_multiplier.vhd:16' bound to instance 'mult3' of component 'polynom_multiplier' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'karatsuba_multiplier' (3#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplier.vhd:16]
	Parameter M bound to: 283 - type: integer 
	Parameter BL bound to: 63 - type: integer 
	Parameter CL bound to: 37 - type: integer 
INFO: [Synth 8-3491] module 'reduction' declared at '/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:37' bound to instance 'RED' of component 'reduction' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:90]
INFO: [Synth 8-638] synthesizing module 'reduction' [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:51]
	Parameter M bound to: 283 - type: integer 
	Parameter BL bound to: 63 - type: integer 
	Parameter CL bound to: 37 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reduction' (4#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/reduction.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'MultiWraper' (5#1) [/home/user/fpga_projects/karatsuba/karatsuba.srcs/sources_1/new/multiplication_wrapper.vhd:51]
INFO: [Synth 8-638] synthesizing module 'uart_txrx' [/home/user/fpga_projects/src/uart_txrx.v:22]
INFO: [Synth 8-638] synthesizing module 'rs232_rx' [/home/user/fpga_projects/src/rs232_rx.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b010 
	Parameter PARITY bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'rs232_rx' (6#1) [/home/user/fpga_projects/src/rs232_rx.v:2]
INFO: [Synth 8-638] synthesizing module 'rs232_tx' [/home/user/fpga_projects/src/rs232_tx.v:2]
	Parameter IDLE bound to: 3'b000 
	Parameter PAUSE bound to: 3'b001 
	Parameter TRIGGER bound to: 3'b010 
	Parameter LOAD_PARITY bound to: 3'b011 
	Parameter START bound to: 3'b100 
	Parameter DATA bound to: 3'b101 
	Parameter PARITY bound to: 3'b110 
	Parameter STOP bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/fpga_projects/src/rs232_tx.v:54]
INFO: [Synth 8-256] done synthesizing module 'rs232_tx' (7#1) [/home/user/fpga_projects/src/rs232_tx.v:2]
INFO: [Synth 8-638] synthesizing module 'uart_fifo' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/uart_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_fifo' (8#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/uart_fifo_stub.v:6]
WARNING: [Synth 8-689] width (8) of port connection 'din' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:77]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:80]
WARNING: [Synth 8-689] width (8) of port connection 'din' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:89]
WARNING: [Synth 8-689] width (8) of port connection 'dout' does not match port width (18) of module 'uart_fifo' [/home/user/fpga_projects/src/uart_txrx.v:92]
INFO: [Synth 8-256] done synthesizing module 'uart_txrx' (9#1) [/home/user/fpga_projects/src/uart_txrx.v:22]
INFO: [Synth 8-638] synthesizing module 'microblaze_mcs_0' [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_mcs_0' (10#1) [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/realtime/microblaze_mcs_0_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/fpga_projects/src/top.v:135]
WARNING: [Synth 8-6014] Unused sequential element cmd_reg was removed.  [/home/user/fpga_projects/src/top.v:145]
WARNING: [Synth 8-6014] Unused sequential element cmd_strb_reg was removed.  [/home/user/fpga_projects/src/top.v:145]
WARNING: [Synth 8-6014] Unused sequential element get_reg was removed.  [/home/user/fpga_projects/src/top.v:151]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [/home/user/fpga_projects/src/top.v:23]
WARNING: [Synth 8-3331] design reduction has unconnected port RSTN
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[564]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[563]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[562]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[561]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[560]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[559]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[558]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[557]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[556]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[555]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[554]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[553]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[552]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[551]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[550]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[549]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[548]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[547]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[546]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[545]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[544]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[543]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[542]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[541]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[540]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[539]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[538]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[537]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[536]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[535]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[534]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[533]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[532]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[531]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[530]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[529]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[528]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[527]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[526]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[525]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[524]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[523]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[522]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[521]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[520]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[519]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[518]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[517]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[516]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[515]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[514]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[513]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[512]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[511]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[510]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[509]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[508]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[507]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[506]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[505]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[504]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[503]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[502]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[501]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[500]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[499]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[498]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[497]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[496]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[495]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[494]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[493]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[492]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[491]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[490]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[489]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[488]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[487]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[486]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[485]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[484]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[483]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[482]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[481]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[480]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[479]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[478]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[477]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[476]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[475]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[474]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[473]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[472]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[471]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[470]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[469]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[468]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[467]
WARNING: [Synth 8-3331] design reduction has unconnected port IN0[466]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:19 ; elapsed = 00:02:30 . Memory (MB): peak = 2069.340 ; gain = 957.027 ; free physical = 2970 ; free virtual = 5286
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:29 ; elapsed = 00:02:43 . Memory (MB): peak = 2069.340 ; gain = 957.027 ; free physical = 2826 ; free virtual = 5142
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/tx_fifo'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/tx_fifo'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/rx_fifo'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp7/uart_fifo_in_context.xdc] for cell 'uart_txrx/rx_fifo'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp9/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp11/microblaze_mcs_0_in_context.xdc] for cell 'microblaze_mcs_0'
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp11/microblaze_mcs_0_in_context.xdc] for cell 'microblaze_mcs_0'
Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2576.410 ; gain = 88.000 ; free physical = 3156 ; free virtual = 5472
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 2576.410 ; gain = 1464.098 ; free physical = 2897 ; free virtual = 5213
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 2897 ; free virtual = 5213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp9/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/.Xil/Vivado-5649-vivado/dcp9/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for microblaze_mcs_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_txrx/rx_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_txrx/tx_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:14 ; elapsed = 00:03:22 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 2895 ; free virtual = 5212
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "A" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'baud_tick_enable_reg' into 'busy_reg' [/home/user/fpga_projects/src/rs232_rx.v:60]
WARNING: [Synth 8-6014] Unused sequential element baud_tick_enable_reg was removed.  [/home/user/fpga_projects/src/rs232_rx.v:60]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rs232_tx'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_freeze" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "baud_tick_enable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parity" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mcs_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rst_ecc_core" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "set_strobe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "get_strobe" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "in1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mcs_led_0_red" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
             LOAD_PARITY |                            00010 |                              011
                   START |                            00100 |                              100
                    DATA |                            01000 |                              101
                    STOP |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rs232_tx'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:09 ; elapsed = 00:05:28 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3460 ; free virtual = 5776
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |polynom_multiplier__GBM0                |           1|     42928|
|2     |polynom_multiplier__GBM1                |           1|     17564|
|3     |polynom_multiplier__parameterized1__GB0 |           1|     42031|
|4     |polynom_multiplier__parameterized1__GB1 |           1|     17612|
|5     |karatsuba_multiplier__GC0               |           1|      2967|
|6     |MultiWraper__GC0                        |           1|      8280|
|7     |top__GC0                                |           1|      9055|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 314   
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 6     
	   9 Input      1 Bit         XORs := 6     
	  10 Input      1 Bit         XORs := 6     
	  11 Input      1 Bit         XORs := 6     
	  12 Input      1 Bit         XORs := 6     
	  13 Input      1 Bit         XORs := 6     
	  14 Input      1 Bit         XORs := 6     
	  15 Input      1 Bit         XORs := 6     
	  16 Input      1 Bit         XORs := 6     
	  17 Input      1 Bit         XORs := 6     
	  18 Input      1 Bit         XORs := 6     
	  19 Input      1 Bit         XORs := 6     
	  20 Input      1 Bit         XORs := 6     
	  50 Input      1 Bit         XORs := 6     
	  51 Input      1 Bit         XORs := 6     
	  52 Input      1 Bit         XORs := 6     
	  53 Input      1 Bit         XORs := 6     
	  54 Input      1 Bit         XORs := 6     
	  55 Input      1 Bit         XORs := 6     
	  56 Input      1 Bit         XORs := 6     
	  57 Input      1 Bit         XORs := 6     
	  58 Input      1 Bit         XORs := 6     
	  59 Input      1 Bit         XORs := 6     
	  60 Input      1 Bit         XORs := 6     
	  61 Input      1 Bit         XORs := 6     
	  62 Input      1 Bit         XORs := 6     
	  63 Input      1 Bit         XORs := 6     
	  64 Input      1 Bit         XORs := 6     
	  65 Input      1 Bit         XORs := 6     
	  66 Input      1 Bit         XORs := 6     
	  67 Input      1 Bit         XORs := 6     
	  68 Input      1 Bit         XORs := 6     
	  69 Input      1 Bit         XORs := 6     
	  70 Input      1 Bit         XORs := 6     
	  71 Input      1 Bit         XORs := 6     
	  72 Input      1 Bit         XORs := 6     
	  73 Input      1 Bit         XORs := 6     
	  74 Input      1 Bit         XORs := 6     
	  75 Input      1 Bit         XORs := 6     
	  76 Input      1 Bit         XORs := 6     
	  77 Input      1 Bit         XORs := 6     
	  78 Input      1 Bit         XORs := 6     
	  79 Input      1 Bit         XORs := 6     
	  80 Input      1 Bit         XORs := 6     
	  81 Input      1 Bit         XORs := 6     
	  82 Input      1 Bit         XORs := 6     
	  83 Input      1 Bit         XORs := 6     
	  84 Input      1 Bit         XORs := 6     
	  85 Input      1 Bit         XORs := 6     
	  86 Input      1 Bit         XORs := 6     
	  87 Input      1 Bit         XORs := 6     
	  88 Input      1 Bit         XORs := 6     
	  89 Input      1 Bit         XORs := 6     
	  90 Input      1 Bit         XORs := 6     
	  91 Input      1 Bit         XORs := 6     
	  92 Input      1 Bit         XORs := 6     
	  93 Input      1 Bit         XORs := 6     
	  94 Input      1 Bit         XORs := 6     
	  95 Input      1 Bit         XORs := 6     
	  96 Input      1 Bit         XORs := 6     
	  97 Input      1 Bit         XORs := 6     
	  98 Input      1 Bit         XORs := 6     
	  99 Input      1 Bit         XORs := 6     
	 100 Input      1 Bit         XORs := 6     
	 101 Input      1 Bit         XORs := 6     
	 102 Input      1 Bit         XORs := 6     
	 103 Input      1 Bit         XORs := 6     
	 104 Input      1 Bit         XORs := 6     
	 105 Input      1 Bit         XORs := 6     
	 106 Input      1 Bit         XORs := 6     
	 107 Input      1 Bit         XORs := 6     
	 108 Input      1 Bit         XORs := 6     
	 109 Input      1 Bit         XORs := 6     
	 110 Input      1 Bit         XORs := 6     
	 111 Input      1 Bit         XORs := 6     
	 112 Input      1 Bit         XORs := 6     
	 113 Input      1 Bit         XORs := 6     
	 114 Input      1 Bit         XORs := 6     
	 115 Input      1 Bit         XORs := 6     
	 116 Input      1 Bit         XORs := 6     
	 117 Input      1 Bit         XORs := 6     
	 118 Input      1 Bit         XORs := 6     
	 119 Input      1 Bit         XORs := 6     
	 120 Input      1 Bit         XORs := 6     
	 121 Input      1 Bit         XORs := 6     
	 122 Input      1 Bit         XORs := 6     
	 123 Input      1 Bit         XORs := 6     
	 124 Input      1 Bit         XORs := 6     
	 125 Input      1 Bit         XORs := 6     
	 126 Input      1 Bit         XORs := 6     
	 127 Input      1 Bit         XORs := 6     
	 128 Input      1 Bit         XORs := 6     
	 129 Input      1 Bit         XORs := 6     
	 130 Input      1 Bit         XORs := 6     
	 131 Input      1 Bit         XORs := 6     
	 132 Input      1 Bit         XORs := 6     
	 133 Input      1 Bit         XORs := 6     
	 134 Input      1 Bit         XORs := 6     
	 135 Input      1 Bit         XORs := 6     
	 136 Input      1 Bit         XORs := 6     
	 137 Input      1 Bit         XORs := 6     
	 138 Input      1 Bit         XORs := 6     
	 139 Input      1 Bit         XORs := 6     
	 140 Input      1 Bit         XORs := 6     
	 141 Input      1 Bit         XORs := 5     
	 142 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 629   
	  21 Input      1 Bit         XORs := 6     
	  22 Input      1 Bit         XORs := 6     
	  23 Input      1 Bit         XORs := 6     
	  24 Input      1 Bit         XORs := 6     
	  25 Input      1 Bit         XORs := 6     
	  26 Input      1 Bit         XORs := 6     
	  27 Input      1 Bit         XORs := 6     
	  28 Input      1 Bit         XORs := 6     
	  29 Input      1 Bit         XORs := 6     
	  30 Input      1 Bit         XORs := 6     
	  31 Input      1 Bit         XORs := 6     
	  32 Input      1 Bit         XORs := 6     
	  33 Input      1 Bit         XORs := 6     
	  34 Input      1 Bit         XORs := 6     
	  35 Input      1 Bit         XORs := 6     
	  36 Input      1 Bit         XORs := 6     
	  37 Input      1 Bit         XORs := 6     
	  38 Input      1 Bit         XORs := 6     
	  39 Input      1 Bit         XORs := 6     
	  40 Input      1 Bit         XORs := 6     
	  41 Input      1 Bit         XORs := 6     
	  42 Input      1 Bit         XORs := 6     
	  43 Input      1 Bit         XORs := 6     
	  44 Input      1 Bit         XORs := 6     
	  45 Input      1 Bit         XORs := 6     
	  46 Input      1 Bit         XORs := 6     
	  47 Input      1 Bit         XORs := 6     
	  48 Input      1 Bit         XORs := 6     
	  49 Input      1 Bit         XORs := 6     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	              565 Bit    Registers := 2     
	              283 Bit    Registers := 402   
	              281 Bit    Registers := 199   
	              142 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   7 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	  15 Input      1 Bit        Muxes := 12    
Module polynom_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  50 Input      1 Bit         XORs := 2     
	  51 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 2     
	  56 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  58 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  61 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 2     
	  64 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 2     
	  66 Input      1 Bit         XORs := 2     
	  67 Input      1 Bit         XORs := 2     
	  68 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 2     
	  70 Input      1 Bit         XORs := 2     
	  71 Input      1 Bit         XORs := 2     
	  72 Input      1 Bit         XORs := 2     
	  73 Input      1 Bit         XORs := 2     
	  74 Input      1 Bit         XORs := 2     
	  75 Input      1 Bit         XORs := 2     
	  76 Input      1 Bit         XORs := 2     
	  77 Input      1 Bit         XORs := 2     
	  78 Input      1 Bit         XORs := 2     
	  79 Input      1 Bit         XORs := 2     
	  80 Input      1 Bit         XORs := 2     
	  81 Input      1 Bit         XORs := 2     
	  82 Input      1 Bit         XORs := 2     
	  83 Input      1 Bit         XORs := 2     
	  84 Input      1 Bit         XORs := 2     
	  85 Input      1 Bit         XORs := 2     
	  86 Input      1 Bit         XORs := 2     
	  87 Input      1 Bit         XORs := 2     
	  88 Input      1 Bit         XORs := 2     
	  89 Input      1 Bit         XORs := 2     
	  90 Input      1 Bit         XORs := 2     
	  91 Input      1 Bit         XORs := 2     
	  92 Input      1 Bit         XORs := 2     
	  93 Input      1 Bit         XORs := 2     
	  94 Input      1 Bit         XORs := 2     
	  95 Input      1 Bit         XORs := 2     
	  96 Input      1 Bit         XORs := 2     
	  97 Input      1 Bit         XORs := 2     
	  98 Input      1 Bit         XORs := 2     
	  99 Input      1 Bit         XORs := 2     
	 100 Input      1 Bit         XORs := 2     
	 101 Input      1 Bit         XORs := 2     
	 102 Input      1 Bit         XORs := 2     
	 103 Input      1 Bit         XORs := 2     
	 104 Input      1 Bit         XORs := 2     
	 105 Input      1 Bit         XORs := 2     
	 106 Input      1 Bit         XORs := 2     
	 107 Input      1 Bit         XORs := 2     
	 108 Input      1 Bit         XORs := 2     
	 109 Input      1 Bit         XORs := 2     
	 110 Input      1 Bit         XORs := 2     
	 111 Input      1 Bit         XORs := 2     
	 112 Input      1 Bit         XORs := 2     
	 113 Input      1 Bit         XORs := 2     
	 114 Input      1 Bit         XORs := 2     
	 115 Input      1 Bit         XORs := 2     
	 116 Input      1 Bit         XORs := 2     
	 117 Input      1 Bit         XORs := 2     
	 118 Input      1 Bit         XORs := 2     
	 119 Input      1 Bit         XORs := 2     
	 120 Input      1 Bit         XORs := 2     
	 121 Input      1 Bit         XORs := 2     
	 122 Input      1 Bit         XORs := 2     
	 123 Input      1 Bit         XORs := 2     
	 124 Input      1 Bit         XORs := 2     
	 125 Input      1 Bit         XORs := 2     
	 126 Input      1 Bit         XORs := 2     
	 127 Input      1 Bit         XORs := 2     
	 128 Input      1 Bit         XORs := 2     
	 129 Input      1 Bit         XORs := 2     
	 130 Input      1 Bit         XORs := 2     
	 131 Input      1 Bit         XORs := 2     
	 132 Input      1 Bit         XORs := 2     
	 133 Input      1 Bit         XORs := 2     
	 134 Input      1 Bit         XORs := 2     
	 135 Input      1 Bit         XORs := 2     
	 136 Input      1 Bit         XORs := 2     
	 137 Input      1 Bit         XORs := 2     
	 138 Input      1 Bit         XORs := 2     
	 139 Input      1 Bit         XORs := 2     
	 140 Input      1 Bit         XORs := 2     
	 141 Input      1 Bit         XORs := 2     
	 142 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 2     
	  36 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 2     
	  40 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  42 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 2     
	  44 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 2     
	  47 Input      1 Bit         XORs := 2     
	  48 Input      1 Bit         XORs := 2     
	  49 Input      1 Bit         XORs := 2     
+---Registers : 
	              283 Bit    Registers := 199   
Module polynom_multiplier__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  12 Input      1 Bit         XORs := 2     
	  13 Input      1 Bit         XORs := 2     
	  14 Input      1 Bit         XORs := 2     
	  15 Input      1 Bit         XORs := 2     
	  16 Input      1 Bit         XORs := 2     
	  17 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  19 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  50 Input      1 Bit         XORs := 2     
	  51 Input      1 Bit         XORs := 2     
	  52 Input      1 Bit         XORs := 2     
	  53 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 2     
	  56 Input      1 Bit         XORs := 2     
	  57 Input      1 Bit         XORs := 2     
	  58 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 2     
	  60 Input      1 Bit         XORs := 2     
	  61 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 2     
	  64 Input      1 Bit         XORs := 2     
	  65 Input      1 Bit         XORs := 2     
	  66 Input      1 Bit         XORs := 2     
	  67 Input      1 Bit         XORs := 2     
	  68 Input      1 Bit         XORs := 2     
	  69 Input      1 Bit         XORs := 2     
	  70 Input      1 Bit         XORs := 2     
	  71 Input      1 Bit         XORs := 2     
	  72 Input      1 Bit         XORs := 2     
	  73 Input      1 Bit         XORs := 2     
	  74 Input      1 Bit         XORs := 2     
	  75 Input      1 Bit         XORs := 2     
	  76 Input      1 Bit         XORs := 2     
	  77 Input      1 Bit         XORs := 2     
	  78 Input      1 Bit         XORs := 2     
	  79 Input      1 Bit         XORs := 2     
	  80 Input      1 Bit         XORs := 2     
	  81 Input      1 Bit         XORs := 2     
	  82 Input      1 Bit         XORs := 2     
	  83 Input      1 Bit         XORs := 2     
	  84 Input      1 Bit         XORs := 2     
	  85 Input      1 Bit         XORs := 2     
	  86 Input      1 Bit         XORs := 2     
	  87 Input      1 Bit         XORs := 2     
	  88 Input      1 Bit         XORs := 2     
	  89 Input      1 Bit         XORs := 2     
	  90 Input      1 Bit         XORs := 2     
	  91 Input      1 Bit         XORs := 2     
	  92 Input      1 Bit         XORs := 2     
	  93 Input      1 Bit         XORs := 2     
	  94 Input      1 Bit         XORs := 2     
	  95 Input      1 Bit         XORs := 2     
	  96 Input      1 Bit         XORs := 2     
	  97 Input      1 Bit         XORs := 2     
	  98 Input      1 Bit         XORs := 2     
	  99 Input      1 Bit         XORs := 2     
	 100 Input      1 Bit         XORs := 2     
	 101 Input      1 Bit         XORs := 2     
	 102 Input      1 Bit         XORs := 2     
	 103 Input      1 Bit         XORs := 2     
	 104 Input      1 Bit         XORs := 2     
	 105 Input      1 Bit         XORs := 2     
	 106 Input      1 Bit         XORs := 2     
	 107 Input      1 Bit         XORs := 2     
	 108 Input      1 Bit         XORs := 2     
	 109 Input      1 Bit         XORs := 2     
	 110 Input      1 Bit         XORs := 2     
	 111 Input      1 Bit         XORs := 2     
	 112 Input      1 Bit         XORs := 2     
	 113 Input      1 Bit         XORs := 2     
	 114 Input      1 Bit         XORs := 2     
	 115 Input      1 Bit         XORs := 2     
	 116 Input      1 Bit         XORs := 2     
	 117 Input      1 Bit         XORs := 2     
	 118 Input      1 Bit         XORs := 2     
	 119 Input      1 Bit         XORs := 2     
	 120 Input      1 Bit         XORs := 2     
	 121 Input      1 Bit         XORs := 2     
	 122 Input      1 Bit         XORs := 2     
	 123 Input      1 Bit         XORs := 2     
	 124 Input      1 Bit         XORs := 2     
	 125 Input      1 Bit         XORs := 2     
	 126 Input      1 Bit         XORs := 2     
	 127 Input      1 Bit         XORs := 2     
	 128 Input      1 Bit         XORs := 2     
	 129 Input      1 Bit         XORs := 2     
	 130 Input      1 Bit         XORs := 2     
	 131 Input      1 Bit         XORs := 2     
	 132 Input      1 Bit         XORs := 2     
	 133 Input      1 Bit         XORs := 2     
	 134 Input      1 Bit         XORs := 2     
	 135 Input      1 Bit         XORs := 2     
	 136 Input      1 Bit         XORs := 2     
	 137 Input      1 Bit         XORs := 2     
	 138 Input      1 Bit         XORs := 2     
	 139 Input      1 Bit         XORs := 2     
	 140 Input      1 Bit         XORs := 2     
	 141 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	  21 Input      1 Bit         XORs := 2     
	  22 Input      1 Bit         XORs := 2     
	  23 Input      1 Bit         XORs := 2     
	  24 Input      1 Bit         XORs := 2     
	  25 Input      1 Bit         XORs := 2     
	  26 Input      1 Bit         XORs := 2     
	  27 Input      1 Bit         XORs := 2     
	  28 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  30 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  32 Input      1 Bit         XORs := 2     
	  33 Input      1 Bit         XORs := 2     
	  34 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 2     
	  36 Input      1 Bit         XORs := 2     
	  37 Input      1 Bit         XORs := 2     
	  38 Input      1 Bit         XORs := 2     
	  39 Input      1 Bit         XORs := 2     
	  40 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  42 Input      1 Bit         XORs := 2     
	  43 Input      1 Bit         XORs := 2     
	  44 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 2     
	  47 Input      1 Bit         XORs := 2     
	  48 Input      1 Bit         XORs := 2     
	  49 Input      1 Bit         XORs := 2     
+---Registers : 
	              281 Bit    Registers := 199   
Module karatsuba_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 425   
	   3 Input      1 Bit         XORs := 281   
+---Registers : 
	              565 Bit    Registers := 2     
	              142 Bit    Registers := 2     
Module reduction 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 198   
	   3 Input      1 Bit         XORs := 27    
+---Registers : 
	              283 Bit    Registers := 2     
Module MultiWraper 
Detailed RTL Component Info : 
+---Registers : 
	              283 Bit    Registers := 2     
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   7 Input    192 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module rs232_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module rs232_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element uart_tx/trigger_start_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:58]
WARNING: [Synth 8-6014] Unused sequential element uart_tx/busy_reg was removed.  [/home/user/fpga_projects/src/rs232_tx.v:62]
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[282]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[281]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[280]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[279]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[278]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[277]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[276]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[275]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[274]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[273]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[272]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[271]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[270]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[269]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[268]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[267]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[266]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[265]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[264]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[263]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[262]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[261]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[260]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[259]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[258]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[257]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[256]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[255]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[254]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[253]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[252]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[251]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[250]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[249]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[248]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[247]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[246]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[245]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[244]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[243]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[242]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[241]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[240]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[239]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[238]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[237]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[236]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[235]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[234]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[233]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[232]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[231]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[230]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[229]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[228]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[227]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[226]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[225]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[224]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[223]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[222]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[221]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[220]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[219]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[218]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[217]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[216]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[215]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[214]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[213]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[212]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[211]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[210]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[209]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[208]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[207]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[206]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[205]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[204]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[203]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[202]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[201]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[200]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[199]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[198]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[197]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[196]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[195]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[194]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[193]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[192]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[191]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[190]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[189]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[188]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[187]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[186]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[185]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[184]) is unused and will be removed from module reduction.
WARNING: [Synth 8-3332] Sequential element (OUTPUT_reg[183]) is unused and will be removed from module reduction.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[200] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[201] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[202] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[204] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[205] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[206] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[207] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[208] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[210] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[211] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[212] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[213] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[214] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[215] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[217] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[218] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[219] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[220] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[221] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[222] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[223] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[224] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[225] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[226] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[227] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[230] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[232] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[233] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[234] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[235] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[236] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[237] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[238] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[239] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[240] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[241] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[242] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[243] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[244] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[245] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[246] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[247] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[255] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[256] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[257] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[258] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[259] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[260] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[261] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[262] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[263] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[264] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[265] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[266] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[267] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[268] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[269] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[270] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[271] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[272] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[273] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[274] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[275] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[276] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[277] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[278] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[279] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[280] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[281] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\bb_reg[282] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[192] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[193] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[194] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[195] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[196] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[198] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[199] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MULTi_6/\aa_reg[200] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:33 ; elapsed = 00:07:16 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3286 ; free virtual = 5603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------+------------+----------+
|      |RTL Partition                           |Replication |Instances |
+------+----------------------------------------+------------+----------+
|1     |polynom_multiplier__GBM0                |           1|     35567|
|2     |polynom_multiplier__GBM1                |           1|      2926|
|3     |polynom_multiplier__parameterized1__GB0 |           1|      1004|
|4     |polynom_multiplier__parameterized1__GB1 |           1|      2842|
|5     |karatsuba_multiplier__GC0               |           1|      1389|
|6     |MultiWraper__GC0                        |           1|      3215|
|7     |top__GC0                                |           1|       730|
|8     |polynom_multiplier__GBM1__1             |           1|      9103|
|9     |polynom_multiplier__GBM0__1             |           1|     36368|
+------+----------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_wiz_0/clk_50mhz' to pin 'clk_wiz_0/bbstub_clk_50mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:40 ; elapsed = 00:07:23 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3167 ; free virtual = 5484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:07 ; elapsed = 00:07:50 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3223 ; free virtual = 5540
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |karatsuba_multiplier__GC0 |           1|      1389|
|2     |top_GT0                   |           1|     38493|
|3     |top_GT0__1                |           1|     45471|
|4     |top_GT0__2                |           1|      3846|
|5     |top_GT0__3                |           1|      3872|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:26 ; elapsed = 00:08:10 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3379 ; free virtual = 5696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[41] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[41]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[42] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[42]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[43] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[43]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[44] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[44]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[45] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[45]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[46] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[46]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[47] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[47]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[48] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[48]_inv.
INFO: [Synth 8-5365] Flop nolabel_line82/MULT/x0_p_X1_reg[49] is being inverted and renamed to nolabel_line82/MULT/x0_p_X1_reg[49]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:28 ; elapsed = 00:08:13 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3379 ; free virtual = 5696
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:28 ; elapsed = 00:08:13 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3379 ; free virtual = 5696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:31 ; elapsed = 00:08:16 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3380 ; free virtual = 5697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:31 ; elapsed = 00:08:16 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3380 ; free virtual = 5697
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:33 ; elapsed = 00:08:17 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3387 ; free virtual = 5704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:33 ; elapsed = 00:08:17 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3387 ; free virtual = 5704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |clk_wiz_0        |         1|
|2     |microblaze_mcs_0 |         1|
|3     |uart_fifo        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0        |     1|
|2     |microblaze_mcs_0 |     1|
|3     |uart_fifo        |     1|
|4     |uart_fifo__1     |     1|
|5     |CARRY4           |     3|
|6     |LUT1             |   615|
|7     |LUT2             |   261|
|8     |LUT3             |   340|
|9     |LUT4             |   401|
|10    |LUT5             |   319|
|11    |LUT6             |  5337|
|12    |FDRE             | 30469|
|13    |FDSE             |    40|
|14    |IBUF             |     1|
|15    |OBUF             |    10|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------+-----------------------------------+------+
|      |Instance         |Module                             |Cells |
+------+-----------------+-----------------------------------+------+
|1     |top              |                                   | 37909|
|2     |  nolabel_line82 |MultiWraper                        | 37428|
|3     |    MULT         |karatsuba_multiplier               | 36153|
|4     |      mult1      |polynom_multiplier                 | 18715|
|5     |      mult2      |polynom_multiplier__parameterized1 |   664|
|6     |      mult3      |polynom_multiplier_0               | 15754|
|7     |    RED          |reduction                          |   552|
|8     |  uart_txrx      |uart_txrx                          |   213|
|9     |    uart_rx      |rs232_rx                           |    68|
|10    |    uart_tx      |rs232_tx                           |    91|
+------+-----------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:33 ; elapsed = 00:08:17 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3387 ; free virtual = 5704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1050 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:58 ; elapsed = 00:07:52 . Memory (MB): peak = 2580.328 ; gain = 960.945 ; free physical = 3026 ; free virtual = 5343
Synthesis Optimization Complete : Time (s): cpu = 00:07:33 ; elapsed = 00:08:21 . Memory (MB): peak = 2580.328 ; gain = 1468.016 ; free physical = 3026 ; free virtual = 5343
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

182 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:38 ; elapsed = 00:08:26 . Memory (MB): peak = 2584.414 ; gain = 1484.695 ; free physical = 3060 ; free virtual = 5377
INFO: [Common 17-1381] The checkpoint '/home/user/fpga_projects/karatsuba/karatsuba.runs/synth_2/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2608.426 ; gain = 0.000 ; free physical = 3053 ; free virtual = 5373
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 01:07:54 2017...
