Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May 22 23:44:55 2018
| Host         : Liam-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file padawan_control_sets_placed.rpt
| Design       : padawan
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|     11 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              65 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------+------------------+------------------+----------------+
|     Clock Signal     |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+----------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | audio_reg[9]_i_1_n_0 |                  |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG | pwm/p_0_in           |                  |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG | PWM                  |                  |                2 |             11 |
|  CLK100MHZ_IBUF_BUFG |                      |                  |                7 |             17 |
|  CLK100MHZ_IBUF_BUFG | p1                   |                  |                8 |             22 |
|  CLK100MHZ_IBUF_BUFG | xadc/XLXI_7/drdy_out |                  |                7 |             22 |
+----------------------+----------------------+------------------+------------------+----------------+


