#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 19 22:52:56 2017
# Process ID: 2680
# Current directory: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6096 E:\LABS8-17 UPDATED 11-8-17\Lab8-17_VivadoFiles\Lab8-17_VivadoFiles.xpr
# Log file: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/vivado.log
# Journal file: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 534.879 ; gain = 8.176
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 552.332 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 22:55:14 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 552.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 552.332 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 70 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 22:59:22 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 625.117 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:14:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 716.109 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:22:01 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 716.109 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 77 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 77 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:37:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 735.633 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:41:18 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 735.633 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:45:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 755.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution
WARNING: [VRFC 10-756] identifier Hi_Wire_ToOutput is used before its declaration [E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Execution.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/InstructionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/WriteBack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevel_tb_behav xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.ShiftLeft2
Compiling module xil_defaultlib.EXAdder
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.EXMEMRegister
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.MEMWBRegister
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:46:11 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_behav -key {Behavioral:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 755.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
launch_runs synth_1
[Sun Nov 19 23:53:30 2017] Launched synth_1...
Run output will be captured here: E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1099.098 ; gain = 305.621
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func/TopLevel_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1164.223 ; gain = 65.125
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TopLevel_tb_func_synth xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.EXMEMRegister
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.MEMWBRegister
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldpe
Compiling module unisims_ver.LDPE
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Control
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_func_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 23:56:57 2017...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1530.402 ; gain = 366.180
INFO: [USF-XSim-69] 'elaborate' step finished in '61' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_func_synth -key {Post-Synthesis:sim_1:Functional:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.691 ; gain = 17.289
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:01:58 . Memory (MB): peak = 1547.691 ; gain = 754.215
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing/TopLevel_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing/TopLevel_tb_time_synth.sdf"
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[0\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[10\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[11\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[12\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[13\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[14\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[15\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[16\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[17\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[18\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[19\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[1\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[20\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[21\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[22\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[23\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[24\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[25\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[26\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[27\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[28\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[29\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[2\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[30\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[31\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[3\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[4\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[5\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[6\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[7\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[8\]
Resolution: Contact your Xilinx representative to get an updated speed file.
WARNING: [Timing 38-192] A negative setup and hold window exists between ports G and PRE on instance
execution/ALUSrcMux/out_reg\[9\]
Resolution: Contact your Xilinx representative to get an updated speed file.
write_sdf: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1601.945 ; gain = 39.816
INFO: [SIM-utils-36] Netlist generated:E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing/TopLevel_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing/TopLevel_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'TopLevel_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj TopLevel_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing/TopLevel_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-311] analyzing module EXMEMRegister
INFO: [VRFC 10-311] analyzing module Execution
INFO: [VRFC 10-311] analyzing module HiLoRegister
INFO: [VRFC 10-311] analyzing module IDEXRegister
INFO: [VRFC 10-311] analyzing module IFIDRegister
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-311] analyzing module InstructionFetchUnit
INFO: [VRFC 10-311] analyzing module MEMWBRegister
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_0
INFO: [VRFC 10-311] analyzing module Mux32Bit3To1
INFO: [VRFC 10-311] analyzing module Mux5Bit2To1
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module TopLevel
INFO: [VRFC 10-311] analyzing module WriteBack
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/TopLevel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/WriteBack_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Execution_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execution_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionDecode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALU32Bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Mux32Bit2To1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/MEMWBRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWBRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ShiftLeft2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IFIDRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFIDRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/DataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ALUControl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/Control_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/RegisterFile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/IDEXRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEXRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/PCAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCAdder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/EXMEMRegister_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEMRegister_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/ProgramCounter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/SignExtension_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtension_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/SimulationSources/InstructionFetch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 292ce9040b1e4d15946498d17870732e --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TopLevel_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TopLevel_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TopLevel_tb_time_synth.sdf", for root module "TopLevel_tb/test1".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TopLevel_tb_time_synth.sdf", for root module "TopLevel_tb/test1".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.EXMEMRegister
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.IDEXRegister
Compiling module xil_defaultlib.IFIDRegister
Compiling module xil_defaultlib.MEMWBRegister
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.latchsre_ldpe
Compiling module simprims_ver.LDPE
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux32Bit2To1_0
Compiling module xil_defaultlib.Mux5Bit2To1
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegister
Compiling module xil_defaultlib.Execution
Compiling module xil_defaultlib.Control
Compiling module simprims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.InstructionDecode
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionFetchUnit
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111111111...
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.WriteBack
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.TopLevel_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevel_tb_time_synth

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/LABS8-17 -notrace
couldn't read file "E:/LABS8-17": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 20 00:01:44 2017...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:02:53 . Memory (MB): peak = 1601.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '173' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevel_tb_time_synth -key {Post-Synthesis:sim_1:Timing:TopLevel_tb} -tclbatch {TopLevel_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source TopLevel_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevel_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:38 ; elapsed = 00:03:39 . Memory (MB): peak = 1604.504 ; gain = 56.211
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 80 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 404402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 1604402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 26804402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 28004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 29204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 30404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 31604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 32804703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 34004703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 35204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 36404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 38804415 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 41204703 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 48404580 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 58004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 66404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 67604710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 71204402 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 73604501 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 76004710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 77204710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[0]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[1]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[2]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[3]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[4]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 155: Timing violation in scope /TopLevel_tb/test1/instruction_decode/ctl/ALUOp_reg[5]/TChk155_40897 at time 78404710 ps $recrem (posedge CLR,posedge G,(0:0:0),(0:0:0),notifier,tl_enable_p,tl_enable_p,CLR_dly,G_dly) 
