{
  "design": {
    "design_info": {
      "boundary_crc": "0x3F952049769258D4",
      "device": "xc7a50tcsg325-2L",
      "gen_directory": "../../../../pcie_implt.gen/sources_1/bd/pcie_block",
      "name": "pcie_block",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_pcie_0": "",
      "proc_sys_reset_0": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "axi_amm_bridge_0": ""
    },
    "interface_ports": {
      "pcie_7x_mgt_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_7x_mgt_0_rxn",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_7x_mgt_0_rxp",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_7x_mgt_0_txn",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_7x_mgt_0_txp",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M_AVALON_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:avalon:1.0",
        "vlnv": "xilinx.com:interface:avalon_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32",
            "value_src": "default"
          }
        },
        "memory_map_ref": "M_AVALON_0",
        "port_maps": {
          "ADDRESS": {
            "physical_name": "M_AVALON_0_address",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "READ": {
            "physical_name": "M_AVALON_0_read",
            "direction": "O"
          },
          "READDATA": {
            "physical_name": "M_AVALON_0_readdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "READDATAVALID": {
            "physical_name": "M_AVALON_0_readdatavalid",
            "direction": "I"
          },
          "WAITREQUEST": {
            "physical_name": "M_AVALON_0_waitrequest",
            "direction": "I"
          },
          "WRITE": {
            "physical_name": "M_AVALON_0_write",
            "direction": "O"
          },
          "WRITEDATA": {
            "physical_name": "M_AVALON_0_writedata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "BEGINBURSTTRANSFER": {
            "physical_name": "M_AVALON_0_beginbursttransfer",
            "direction": "O"
          },
          "BURSTCOUNT": {
            "physical_name": "M_AVALON_0_burstcount",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "slowest_sync_clk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pcie_block_slowest_sync_clk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ext_reset_in_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clock_out_62_5": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pcie_block_axi_pcie_0_0_axi_aclk_out",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "62500000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_pcie_out": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_pcie_0": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "ip_revision": "10",
        "xci_name": "pcie_block_axi_pcie_0_0",
        "xci_path": "ip/pcie_block_axi_pcie_0_0/pcie_block_axi_pcie_0_0.xci",
        "inst_hier_path": "axi_pcie_0",
        "parameters": {
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "pcie_block_proc_sys_reset_0_0",
        "xci_path": "ip/pcie_block_proc_sys_reset_0_0/pcie_block_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/pcie_block_axi_interconnect_0_0/pcie_block_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "pcie_block_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_amm_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_amm_bridge:1.0",
        "ip_revision": "19",
        "xci_name": "pcie_block_axi_amm_bridge_0_0",
        "xci_path": "ip/pcie_block_axi_amm_bridge_0_0/pcie_block_axi_amm_bridge_0_0.xci",
        "inst_hier_path": "axi_amm_bridge_0",
        "parameters": {
          "C_AVM_BURST_WIDTH": {
            "value": "1"
          },
          "C_BEGIN_BURST_TRANSFER": {
            "value": "1"
          },
          "C_HAS_RESPONSE": {
            "value": "0"
          },
          "C_PROTOCOL": {
            "value": "1"
          },
          "C_S_AXI_DATA_WIDTH": {
            "value": "64"
          },
          "C_USE_BYTEENABLE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S_AXI_FULL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AVALON"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_amm_bridge_0_M_AVALON": {
        "interface_ports": [
          "M_AVALON_0",
          "axi_amm_bridge_0/M_AVALON"
        ]
      },
      "axi_pcie_0_M_AXI": {
        "interface_ports": [
          "axi_pcie_0/M_AXI",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_pcie_0_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_7x_mgt_0",
          "axi_pcie_0/pcie_7x_mgt"
        ]
      }
    },
    "nets": {
      "axi_pcie_0_axi_aclk_out": {
        "ports": [
          "axi_pcie_0/axi_aclk_out",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_amm_bridge_0/s_axi_aclk",
          "clock_out_62_5"
        ]
      },
      "axi_pcie_0_user_link_up": {
        "ports": [
          "axi_pcie_0/user_link_up",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_amm_bridge_0/s_axi_aresetn",
          "reset_pcie_out"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "ext_reset_in_0",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_pcie_0/axi_aresetn"
        ]
      },
      "slowest_sync_clk_0_1": {
        "ports": [
          "slowest_sync_clk_0",
          "proc_sys_reset_0/slowest_sync_clk",
          "axi_pcie_0/REFCLK"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "M_AVALON_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}