-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             r0678912@amazone.esat.kuleuven.be                   
-- Generated date:           Fri Jul 23 23:57:02 CEST 2021                       

Solution Settings: top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>.v1
  Current state: switching
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/testbench.cpp
      $PROJECT_HOME/config_file.h
        $MGC_HOME/shared/include/ac_channel.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/top.h
        $PROJECT_HOME/core.h
          $MGC_HOME/shared/include/mc_scverify.h
      $PROJECT_HOME/DNNlayerSW.h
  
  Processes/Blocks in Design
    Process                                                                                                                                                                                                                                                                                                                                                                                                                                 Real Operation(s) count Latency Throughput Reset Length II Comments 
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ----------------------- ------- ---------- ------------ -- --------
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/rf<5,32,64,64,1,1,1,1,1,1,O_partial_type,O_addr_type_L1,I_type,I_addr_type_L1,W_type,W_addr_type_L1>/run                                                                             1277       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,3456,16,16,I_type,I_addr_type_L2>/run                                                                                                                                       901       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/W_dp_sb<5,20736,16,16,I_type,I_addr_type_L3>/run                                                                                                                                      901       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/O_dp_sb<5,1728,8,8,O_partial_type,O_addr_type_L2>/run                                                                                                                                1544       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/O_dp_sb<5,10368,8,8,O_partial_type,O_addr_type_L3>/run                                                                                                                               1544       3          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/BW_buffer_up<O_partial_type,1,8>/run                                                                                                                                                   31       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/BW_buffer_down<I_type,16,1>/run                                                                                                                                                        59       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/BW_buffer_down<O_partial_type,8,1>/run                                                                                                                                                 35       1          1            1  0          
    /top<5,32,1,1,O_addr_type_L1,64,1,1,I_addr_type_L1,64,1,1,W_addr_type_L1,5,1728,8,8,O_addr_type_L2,3456,16,16,I_addr_type_L2,3456,16,16,W_addr_type_L2,5,10368,8,8,O_addr_type_L3,20736,16,16,I_addr_type_L3,20736,16,16,W_addr_type_L3,O_partial_type,I_type,W_type>/config_control_unit<5,O_addr_type_L1,O_addr_type_L2,O_addr_type_L3,I_addr_type_L1,I_addr_type_L2,I_addr_type_L3,W_addr_type_L1,W_addr_type_L2,W_addr_type_L3>/run                      19       6          7            1  0          
    Design Total:                                                                                                                                                                                                                                                                                                                                                                                                                                              6311      22          7            1  0          
    
  Clock States
    Clock Name Clock State Name Period 
    ---------- ---------------- ------
    clk                                
    -                 (default)  10.00 
    
  Use Modes
    Use Mode Name Testbench Configuration Weight Activity Start Time Activity End Time Clock Mode (Clock) 
    ------------- ----------------------- ------ ------------------- ----------------- ------------------
    
  Switching Activity (Percent Asserted)
    Use Mode                   Flop Outputs User Nets 
    -------------------------- ------------ ---------
    pre_pwropt_default_Verilog          100   99.9972 
    pre_pwropt_default_VHDL             100       100 
    
  Power Report (uW)
                                                                                                                                                                                                                                                    Memory Register Combinational     Total Clock Network 
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- -------- -------- ------------- --------- -------------
                                                                                                                                                                                                                                                                                                          
                                                                                                                                                                                                                                                                                                          
    pre_pwropt_default_Verilog                                                                                                                                                                                                                                                                            
      Static                                                                                                                                                                                                                                       1014.43  1151.76       1647.84   3847.78         33.74 
      Dynamic                                                                                                                                                                                                                                     96828.40  1395.63        262.17  98589.00        721.10 
      Total                                                                                                                                                                                                                                       97842.83  2547.39       1910.01 103055.00        754.84 
                                                                                                                                                                                                                                                                                                          
                                                                                                                                                                                                                                                                                                          
      top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000001                                                         
        Static                                                                                                                                                                                                                                     1014.43  1151.76       1647.84   3847.78               
        Dynamic                                                                                                                                                                                                                                   96828.40  1395.63        262.15  98589.00               
        Total                                                                                                                                                                                                                                     97842.83  2547.39       1909.99 103055.00               
                                                                                                                                                                                                                                                                                                          
                                                                                                                                                                                                                                                                                                          
    
                                                                                                                                                                                                                                                                                                          
    pre_pwropt_default_VHDL                                                                                                                                                                                                                                                                               
      Static                                                                                                                                                                                                                                          0.00  1447.32       1867.29   3355.54         40.93 
      Dynamic                                                                                                                                                                                                                                         0.00  1723.98        189.75   2100.03        880.68 
      Total                                                                                                                                                                                                                                           0.00  3171.30       2057.04   6149.94        921.61 
                                                                                                                                                                                                                                                                                                          
                                                                                                                                                                                                                                                                                                          
      top_5_32_1_1_O_addr_type_L1_64_1_1_I_addr_type_L1_64_1_1_W_addr_type_L1_5_1728_8_8_O_addr_type_L2_3456_16_16_I_addr_type_L2_3456_16_16_W_addr_type_L2_5_10368_8_8_O_addr_type_L3_20736_16_16_I_addr_type_L3_20736_16_16_W_addr_type_L000001                                                         
        Static                                                                                                                                                                                                                                        0.00  1447.32       1867.29   3355.54               
        Dynamic                                                                                                                                                                                                                                       0.00  1723.98        189.72   2100.03               
        Total                                                                                                                                                                                                                                         0.00  3171.30       2057.01   6149.67               
                                                                                                                                                                                                                                                                                                          
                                                                                                                                                                                                                                                                                                          
    
  End of Report
