# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module soc_sram -I/home/justfran/carp/clam-soc/include -I/home/justfran/carp/clam-soc/peripherals/UART -I/home/justfran/carp/clam-soc/peripherals/UART -I/home/justfran/carp/clam-soc/peripherals/UART -I/home/justfran/carp/clam-soc/peripherals/Peripheral_Unit -I/home/justfran/carp/clam-soc/peripherals/Peripheral_Unit -I/home/justfran/carp/clam-soc/peripherals/PipelinedOtter -I/home/justfran/carp/clam-soc/peripherals/PipelinedOtter -I/home/justfran/carp/clam-soc/core/include -I/home/justfran/carp/clam-soc/core/include -I/home/justfran/carp/clam-soc/core/include --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/justfran/oss-cad-suite/lib/python3.8/site-packages/cocotb-1.8.0.dev0-py3.8-linux-x86_64.egg/cocotb/libs -L/home/justfran/oss-cad-suite/lib/python3.8/site-packages/cocotb-1.8.0.dev0-py3.8-linux-x86_64.egg/cocotb/libs -lcocotbvpi_verilator --coverage-line --timing --trace --trace-structs --timescale 1ns/1ps /home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8.v /home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8.v /home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8.v /home/justfran/carp/clam-soc/sky130_sram_macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.v /home/justfran/carp/clam-soc/rtl/soc/soc.sv /home/justfran/carp/clam-soc/rtl/soc/modules/memory_interface_unit.sv /home/justfran/carp/clam-soc/rtl/soc/modules/bootloader.sv /home/justfran/carp/clam-soc/rtl/soc/modules/sram_wrap.sv /home/justfran/carp/clam-soc/carp-lib/obi-mux/obi_mux_2_to_1.sv /home/justfran/carp/clam-soc/carp-lib/wishbone-obi-adapter/obi_wishbone_adapter.sv /home/justfran/carp/clam-soc/carp-lib/wishbone-obi-adapter/wishbone_obi_adapter.sv /home/justfran/carp/clam-soc/tests/sram_wrap/soc_sram.sv /home/justfran/carp/clam-soc/qspiflash/rtl/llqspi.v /home/justfran/carp/clam-soc/qspiflash/rtl/qflexpress.v /home/justfran/carp/clam-soc/qspiflash/rtl/wbqspiflash.v /home/justfran/carp/clam-soc/qspiflash/rtl/xoddr.v /home/justfran/carp/clam-soc/qspiflash/rtl/xddrcck.v /home/justfran/carp/clam-soc/qspiflash/rtl/xioddr.v /home/justfran/carp/clam-soc/qspiflash/rtl/iceddrck.v /home/justfran/carp/clam-soc/qspiflash/rtl/spixpress.v /home/justfran/carp/clam-soc/qspiflash/rtl/dualflexpress.v /home/justfran/carp/clam-soc/qspiflash/bench/formal/fwb_slave.v /home/justfran/carp/clam-soc/core/rtl/core/core.sv /home/justfran/carp/clam-soc/core/rtl/core/stages/fetch_stage.sv /home/justfran/carp/clam-soc/core/rtl/core/stages/exec_stage.sv /home/justfran/carp/clam-soc/core/rtl/core/stages/decode_stage.sv /home/justfran/carp/clam-soc/core/rtl/core/stages/mem_slice_stage.sv /home/justfran/carp/clam-soc/core/rtl/core/stages/wb_stage.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/hazard_unit.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/reg_forwarder.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/prog_cntr.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/branch_gen.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/mem_prep.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/obi_req_driver.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/csr.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/reg_file.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/fwd_unit.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/immed_gen.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/decoder.sv /home/justfran/carp/clam-soc/core/rtl/core/modules/alu.sv /home/justfran/carp/clam-soc/core/rtl/wrapper_modules/wrapper.sv /home/justfran/carp/clam-soc/core/rtl/wrapper_modules/test_memory.sv /home/justfran/carp/clam-soc/OpenRAM-Demo/sram_32_2048_sky130_elmore/sram_32_2048_sky130.v /home/justfran/carp/clam-soc/OpenRAM-Demo/sram_32_1024_sky130_2rw/sram_32_1024_sky130.v /home/justfran/oss-cad-suite/lib/python3.8/site-packages/cocotb-1.8.0.dev0-py3.8-linux-x86_64.egg/cocotb/share/lib/verilator/verilator.cpp"
S      3407   106948  1683909123   219264492  1683909123   219264492 "/home/justfran/carp/clam-soc/OpenRAM-Demo/sram_32_1024_sky130_2rw/sram_32_1024_sky130.v"
S      3407   106959  1683909123   359264497  1683909123   359264497 "/home/justfran/carp/clam-soc/OpenRAM-Demo/sram_32_2048_sky130_elmore/sram_32_2048_sky130.v"
S      6028    72962  1683842230   972706971  1683842230   972706971 "/home/justfran/carp/clam-soc/carp-lib/obi-mux/obi_mux_2_to_1.sv"
S      2399    74404  1683593317   951573164  1683593317   951573164 "/home/justfran/carp/clam-soc/carp-lib/wishbone-obi-adapter/obi_wishbone_adapter.sv"
S      2263    74410  1683593317   951573164  1683593317   951573164 "/home/justfran/carp/clam-soc/carp-lib/wishbone-obi-adapter/wishbone_obi_adapter.sv"
S      1863    74488  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/include/defs.svh"
S      2476    22838  1683840754   582715591  1683840754   582715591 "/home/justfran/carp/clam-soc/core/include/pipe_regs.svh"
S      1013    74496  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/include/rvfi.svh"
S     10167    22839  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/core.sv"
S      1275    74519  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/rtl/core/modules/alu.sv"
S       688    74527  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/rtl/core/modules/branch_gen.sv"
S      7615    22840  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/modules/csr.sv"
S      6924    22841  1685309104   179362895  1685309104   179362895 "/home/justfran/carp/clam-soc/core/rtl/core/modules/decoder.sv"
S      2004    22842  1683840754   582715591  1683840754   582715591 "/home/justfran/carp/clam-soc/core/rtl/core/modules/fwd_unit.sv"
S      4024    22843  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/modules/hazard_unit.sv"
S       875    74546  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/rtl/core/modules/immed_gen.sv"
S      2183    74550  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/rtl/core/modules/mem_prep.sv"
S      2684    22844  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/modules/obi_req_driver.sv"
S      2116    22845  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/modules/prog_cntr.sv"
S      1698    22846  1683840754   582715591  1683840754   582715591 "/home/justfran/carp/clam-soc/core/rtl/core/modules/reg_file.sv"
S      2034    22847  1683840754   582715591  1683840754   582715591 "/home/justfran/carp/clam-soc/core/rtl/core/modules/reg_forwarder.sv"
S      5537    22848  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/stages/decode_stage.sv"
S      6670    22849  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/stages/exec_stage.sv"
S      3407    22850  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/core/stages/fetch_stage.sv"
S      5381    22852  1685592073   254920250  1685592073   254920250 "/home/justfran/carp/clam-soc/core/rtl/core/stages/mem_slice_stage.sv"
S      1489    22855  1683840754   582715591  1683840754   582715591 "/home/justfran/carp/clam-soc/core/rtl/core/stages/wb_stage.sv"
S      1948    74594  1683593317   971573164  1683593317   971573164 "/home/justfran/carp/clam-soc/core/rtl/wrapper_modules/test_memory.sv"
S      6206    22860  1685321396   309361653  1685321396   309361653 "/home/justfran/carp/clam-soc/core/rtl/wrapper_modules/wrapper.sv"
S       219    73407  1683592896   731575035  1683592896   731575035 "/home/justfran/carp/clam-soc/include/clam-defs.svh"
S     13037   175332  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/bench/formal/fwb_slave.v"
S     67564   175373  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/dualflexpress.v"
S      1896   175378  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/iceddrck.v"
S     17290   175389  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/llqspi.v"
S     63023   175393  1684203246   492440290  1684203246   492440290 "/home/justfran/carp/clam-soc/qspiflash/rtl/qflexpress.v"
S     23586   175397  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/spixpress.v"
S     37156   175399  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/wbqspiflash.v"
S      2432   175404  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/xddrcck.v"
S      2405   175405  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/xioddr.v"
S      1883   175408  1683593318    41573166  1683593318    41573166 "/home/justfran/carp/clam-soc/qspiflash/rtl/xoddr.v"
S      3885    72725  1683910823   959243789  1683910823   959243789 "/home/justfran/carp/clam-soc/rtl/soc/modules/bootloader.sv"
S     12674    72729  1683910823   959243789  1683910823   959243789 "/home/justfran/carp/clam-soc/rtl/soc/modules/memory_interface_unit.sv"
S      5356    72732  1685320602   809375232  1685320602   809375232 "/home/justfran/carp/clam-soc/rtl/soc/modules/sram_wrap.sv"
S     16661    72754  1684377985   798637626  1684377985   798637626 "/home/justfran/carp/clam-soc/rtl/soc/soc.sv"
S      3161   107364  1684198770   822431347  1684198770   822431347 "/home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_32x256_8/sky130_sram_1kbyte_1rw1r_32x256_8.v"
S      2909   107386  1684198770   932431348  1684198770   932431348 "/home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_1kbyte_1rw1r_8x1024_8/sky130_sram_1kbyte_1rw1r_8x1024_8.v"
S      3161   107402  1684203740   182433568  1684203740   182433568 "/home/justfran/carp/clam-soc/sky130_sram_macros/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8.v"
S      2839   107415  1684198771   132431349  1684198771   132431349 "/home/justfran/carp/clam-soc/sky130_sram_macros/sram_1rw1r_32_256_8_sky130/sram_1rw1r_32_256_8_sky130.v"
S      9717   184692  1685321841   899348180  1685321841   899348180 "/home/justfran/carp/clam-soc/tests/sram_wrap/soc_sram.sv"
S  16521152    46550  1682381911   243583612  1682302584           0 "/home/justfran/oss-cad-suite/libexec/verilator_bin"
S      4596   153732  1682381914   273583860  1682302584           0 "/home/justfran/oss-cad-suite/share/verilator/include/verilated_std.sv"
T      9424   185048  1685592111   314915334  1685592111   314915334 "sim_build/Vtop.cpp"
T      6528   185047  1685592111   314915334  1685592111   314915334 "sim_build/Vtop.h"
T      2350   185068  1685592111   364915334  1685592111   364915334 "sim_build/Vtop.mk"
T       669   185046  1685592111   314915334  1685592111   314915334 "sim_build/Vtop__Dpi.cpp"
T       520   185045  1685592111   314915334  1685592111   314915334 "sim_build/Vtop__Dpi.h"
T    272972   145708  1685592111   314915334  1685592111   314915334 "sim_build/Vtop__Syms.cpp"
T      8989   185044  1685592111   314915334  1685592111   314915334 "sim_build/Vtop__Syms.h"
T    151839   185066  1685592111   364915334  1685592111   364915334 "sim_build/Vtop__Trace__0.cpp"
T    251564   185065  1685592111   364915334  1685592111   364915334 "sim_build/Vtop__Trace__0__Slow.cpp"
T     51544   185049  1685592111   314915334  1685592111   314915334 "sim_build/Vtop___024root.h"
T    603213   185055  1685592111   344915334  1685592111   344915334 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T    321930   185053  1685592111   324915334  1685592111   324915334 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     96034   185056  1685592111   344915334  1685592111   344915334 "sim_build/Vtop___024root__DepSet_h84412442__1.cpp"
T     52607   185057  1685592111   344915334  1685592111   344915334 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T    111544   185054  1685592111   324915334  1685592111   324915334 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      2760   185052  1685592111   314915334  1685592111   314915334 "sim_build/Vtop___024root__Slow.cpp"
T       899   185050  1685592111   314915334  1685592111   314915334 "sim_build/Vtop___024unit.h"
T       876   185059  1685592111   344915334  1685592111   344915334 "sim_build/Vtop___024unit__DepSet_hff17caec__0__Slow.cpp"
T      1515   185058  1685592111   344915334  1685592111   344915334 "sim_build/Vtop___024unit__Slow.cpp"
T      4487   185069  1685592111   364915334  1685592111   364915334 "sim_build/Vtop__ver.d"
T         0        0  1685592111   364915334  1685592111   364915334 "sim_build/Vtop__verFiles.dat"
T      2186   185067  1685592111   364915334  1685592111   364915334 "sim_build/Vtop_classes.mk"
T      4614   185051  1685592111   314915334  1685592111   314915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8.h"
T      1560   185064  1685592111   354915334  1685592111   354915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8__DepSet_h06a9e146__0.cpp"
T      4551   185062  1685592111   344915334  1685592111   344915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8__DepSet_h06a9e146__0__Slow.cpp"
T    291014   185063  1685592111   354915334  1685592111   354915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8__DepSet_ha26481db__0.cpp"
T      7704   185061  1685592111   344915334  1685592111   344915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8__DepSet_ha26481db__0__Slow.cpp"
T      2416   185060  1685592111   344915334  1685592111   344915334 "sim_build/Vtop_sky130_sram_2kbyte_1rw1r_32x512_8__Slow.cpp"
