=========================================================================================================
Auto created by Tang Dynasty v5.6.53426
Copyright (c) 2012-2022 Anlogic
Mon Aug 22 10:26:55 2022
=========================================================================================================


Top Model:                SDR_Pad                                                         
Device:                   eagle_s20                                                       
Timing Constraint File:   ../../../pin/timing_cons.sdc                                    
STA Level:                Detail                                                          
Speed Grade:              NA                                                              

=========================================================================================================
Timing constraint:        clock: adc_clkl                                                 
Clock = adc_clkl, period 62.5ns, rising at 0ns, falling at 31.25ns

6 endpoints analyzed totally, and 74 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 1.82ns
---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult1_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     60.680 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4697.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[17] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.468ns  (logic 0.146ns, net 1.322ns, 9% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4697.clk (differentiator/clk)            net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4697.q[0]                                clk2q                   0.146 r     2.556
 differentiator/mult1_syn_1.b[17]                            net  (fanout = 9)       1.322 r     3.878
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       3.878
 Arrival time                                                                        3.878                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.680ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     60.680 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4697.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[14] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.468ns  (logic 0.146ns, net 1.322ns, 9% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4697.clk (differentiator/clk)            net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4697.q[0]                                clk2q                   0.146 r     2.556
 differentiator/mult1_syn_1.b[14]                            net  (fanout = 9)       1.322 r     3.878
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       3.878
 Arrival time                                                                        3.878                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.680ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     60.680 ns                                                       
 Start Point:             u_logic/Glphu6_syn_4697.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[15] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.468ns  (logic 0.146ns, net 1.322ns, 9% logic)                 
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 u_logic/Glphu6_syn_4697.clk (differentiator/clk)            net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 u_logic/Glphu6_syn_4697.q[0]                                clk2q                   0.146 r     2.556
 differentiator/mult1_syn_1.b[15]                            net  (fanout = 9)       1.322 r     3.878
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       3.878
 Arrival time                                                                        3.878                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              60.680ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult0_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     61.036 ns                                                       
 Start Point:             differentiator/filter/multi_data2[0]_syn_345.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[6] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.112ns  (logic 0.146ns, net 0.966ns, 13% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter/multi_data2[0]_syn_345.clk (differentiator/clk) net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 differentiator/filter/multi_data2[0]_syn_345.q[0]           clk2q                   0.146 r     2.556
 differentiator/mult0_syn_1.b[6]                             net  (fanout = 1)       0.966 r     3.522
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       3.522
 Arrival time                                                                        3.522                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.036ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     61.050 ns                                                       
 Start Point:             differentiator/reg2_syn_38.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[15] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.098ns  (logic 0.146ns, net 0.952ns, 13% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_38.clk (differentiator/clk)         net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_38.q[0]                             clk2q                   0.146 r     2.556
 differentiator/mult0_syn_1.b[15]                            net  (fanout = 9)       0.952 r     3.508
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       3.508
 Arrival time                                                                        3.508                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.050ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     61.050 ns                                                       
 Start Point:             differentiator/reg2_syn_38.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[14] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         1.098ns  (logic 0.146ns, net 0.952ns, 13% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_38.clk (differentiator/clk)         net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_38.q[0]                             clk2q                   0.146 r     2.556
 differentiator/mult0_syn_1.b[14]                            net  (fanout = 9)       0.952 r     3.508
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       3.508
 Arrival time                                                                        3.508                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     1.978       1.978      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.478
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.100      64.378
 clock uncertainty                                                                  -0.000      64.378
 clock recovergence pessimism                                                        0.180      64.558
 Required time                                                                      64.558            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.050ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter_clk_r_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     61.391 ns                                                       
 Start Point:             differentiator/filter_clk_r_reg_syn_10.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/filter_clk_r_reg_syn_10.d[0] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         0.993ns  (logic 0.517ns, net 0.476ns, 52% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.410       2.410      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.410
---------------------------------------------------------------------------------------------------------
 differentiator/filter_clk_r_reg_syn_10.q[0]                 clk2q                   0.146 r     2.556
 differentiator/filter_clk_r_reg_syn_10.d[0]                 net  (fanout = 2)       0.476 r     3.032
 differentiator/filter_clk_r_reg_syn_10                      path2reg0 (LUT2)        0.371       3.403
 Arrival time                                                                        3.403                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                 62.500      64.666
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      64.550
 clock uncertainty                                                                  -0.000      64.550
 clock recovergence pessimism                                                        0.244      64.794
 Required time                                                                      64.794            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              61.391ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point differentiator/mult1_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.461 ns                                                        
 Start Point:             differentiator/reg0_syn_40.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[8] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.441ns  (logic 0.109ns, net 0.332ns, 24% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg0_syn_40.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg0_syn_40.q[0]                             clk2q                   0.109 r     2.138
 differentiator/mult1_syn_1.b[8]                             net  (fanout = 1)       0.332 r     2.470
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.470
 Arrival time                                                                        2.470                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.461ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.499 ns                                                        
 Start Point:             differentiator/reg0_syn_46.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[6] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.479ns  (logic 0.109ns, net 0.370ns, 22% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg0_syn_46.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg0_syn_46.q[0]                             clk2q                   0.109 r     2.138
 differentiator/mult1_syn_1.b[6]                             net  (fanout = 1)       0.370 r     2.508
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.508
 Arrival time                                                                        2.508                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.499ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.536 ns                                                        
 Start Point:             differentiator/reg0_syn_40.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult1_syn_1.b[2] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.516ns  (logic 0.109ns, net 0.407ns, 21% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg0_syn_40.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg0_syn_40.q[1]                             clk2q                   0.109 r     2.138
 differentiator/mult1_syn_1.b[2]                             net  (fanout = 1)       0.407 r     2.545
 differentiator/mult1_syn_1                                  path2reg (MULT18)       0.000       2.545
 Arrival time                                                                        2.545                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.536ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/mult0_syn_1 (18 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.470 ns                                                        
 Start Point:             differentiator/reg2_syn_38.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[8] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_38.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_38.q[1]                             clk2q                   0.109 r     2.138
 differentiator/mult0_syn_1.b[8]                             net  (fanout = 1)       0.341 r     2.479
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.479
 Arrival time                                                                        2.479                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.470ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.478 ns                                                        
 Start Point:             differentiator/reg2_syn_38.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[9] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.458ns  (logic 0.109ns, net 0.349ns, 23% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_38.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_38.q[0]                             clk2q                   0.109 r     2.138
 differentiator/mult0_syn_1.b[9]                             net  (fanout = 9)       0.349 r     2.487
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.487
 Arrival time                                                                        2.487                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.478ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.577 ns                                                        
 Start Point:             differentiator/reg2_syn_47.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/mult0_syn_1.b[3] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.557ns  (logic 0.109ns, net 0.448ns, 19% logic)                
 Logic Levels:            1 ( MULT18=1 )                                                  

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/reg2_syn_47.clk (differentiator/clk)         net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/reg2_syn_47.q[1]                             clk2q                   0.109 r     2.138
 differentiator/mult0_syn_1.b[3]                             net  (fanout = 1)       0.448 r     2.586
 differentiator/mult0_syn_1                                  path2reg (MULT18)       0.000       2.586
 Arrival time                                                                        2.586                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult0_syn_1.clk (differentiator/clk)         net                     2.065       2.065      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.065
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.100       2.165
 clock uncertainty                                                                   0.000       2.165
 clock recovergence pessimism                                                       -0.156       2.009
 Required time                                                                       2.009            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.577ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter_clk_r_reg_syn_10 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.648 ns                                                        
 Start Point:             differentiator/filter_clk_r_reg_syn_10.clk (rising edge triggered by clock adc_clkl)
 End Point:               differentiator/filter_clk_r_reg_syn_10.d[0] (rising edge triggered by clock adc_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.709ns  (logic 0.378ns, net 0.331ns, 53% logic)                
 Logic Levels:            1 ( LUT2=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.029
---------------------------------------------------------------------------------------------------------
 differentiator/filter_clk_r_reg_syn_10.q[0]                 clk2q                   0.109 r     2.138
 differentiator/filter_clk_r_reg_syn_10.d[0]                 net  (fanout = 2)       0.331 r     2.469
 differentiator/filter_clk_r_reg_syn_10                      path2reg0 (LUT2)        0.269       2.738
 Arrival time                                                                        2.738                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 capture clock edge                                                                  0.000       2.230
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       2.291
 clock uncertainty                                                                   0.000       2.291
 clock recovergence pessimism                                                       -0.201       2.090
 Required time                                                                       2.090            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.648ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: filter_clkl                                              
Clock = filter_clkl, period 2000ns, rising at 0ns, falling at 1000ns

1080 endpoints analyzed totally, and more than 2000000000 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 1945.22ns
---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_104 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     54.776 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_104.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.494ns  (logic 6.727ns, net 3.767ns, 64% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[1]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.a[1]                            net  (fanout = 1)       0.877 r     6.511
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.881 r     7.392
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.392
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.524
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.524
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.656
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.656
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.788
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.788
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.920
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.920
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.118
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.793
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.998
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.459
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.174
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.174
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    11.627
 SNR_reader/reg3_syn_104.d[1]                                net  (fanout = 1)       0.754 r    12.381
 SNR_reader/reg3_syn_104                                     path2reg1 (LUT2)        0.314      12.695
 Arrival time                                                                       12.695                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_104.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.776ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     54.803 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_104.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.467ns  (logic 6.550ns, net 3.917ns, 62% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[4]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_105.b[0]                            net  (fanout = 1)       1.027 r     6.661
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.836 r     7.497
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.497
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.629
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.629
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.761
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.761
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.893
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.893
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.091
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.766
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.971
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.432
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.147
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.147
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    11.600
 SNR_reader/reg3_syn_104.d[1]                                net  (fanout = 1)       0.754 r    12.354
 SNR_reader/reg3_syn_104                                     path2reg1 (LUT2)        0.314      12.668
 Arrival time                                                                       12.668                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_104.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.803ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     54.822 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_104.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.448ns  (logic 6.682ns, net 3.766ns, 63% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[0]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.b[0]                            net  (fanout = 1)       0.876 r     6.510
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.836 r     7.346
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.346
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.478
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.478
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.610
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.610
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.742
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.742
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.874
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.874
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.072
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.747
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.952
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.413
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.128
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.128
 SNR_reader/add1_syn_98.fx[1]                                cell (ADDER)            0.453 r    11.581
 SNR_reader/reg3_syn_104.d[1]                                net  (fanout = 1)       0.754 r    12.335
 SNR_reader/reg3_syn_104                                     path2reg1 (LUT2)        0.314      12.649
 Arrival time                                                                       12.649                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_104.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.822ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_110 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     54.901 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_110.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.369ns  (logic 6.850ns, net 3.519ns, 66% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[1]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.a[1]                            net  (fanout = 1)       0.877 r     6.511
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.881 r     7.392
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.392
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.524
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.524
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.656
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.656
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.788
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.788
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.920
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.920
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.118
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.793
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.998
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.459
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.174
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.174
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    11.306
 SNR_reader/add1_syn_99.fci                                  net  (fanout = 1)       0.000 f    11.306
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    11.693
 SNR_reader/reg3_syn_110.d[1]                                net  (fanout = 1)       0.506 r    12.199
 SNR_reader/reg3_syn_110                                     path2reg1 (LUT2)        0.371      12.570
 Arrival time                                                                       12.570                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_110.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.901ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     54.928 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_110.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.342ns  (logic 6.673ns, net 3.669ns, 64% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[4]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_105.b[0]                            net  (fanout = 1)       1.027 r     6.661
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.836 r     7.497
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.497
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.629
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.629
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.761
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.761
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.893
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.893
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.091
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.766
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.971
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.432
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.147
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.147
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    11.279
 SNR_reader/add1_syn_99.fci                                  net  (fanout = 1)       0.000 f    11.279
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    11.666
 SNR_reader/reg3_syn_110.d[1]                                net  (fanout = 1)       0.506 r    12.172
 SNR_reader/reg3_syn_110                                     path2reg1 (LUT2)        0.371      12.543
 Arrival time                                                                       12.543                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_110.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.928ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     54.947 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_110.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.323ns  (logic 6.805ns, net 3.518ns, 65% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[0]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.b[0]                            net  (fanout = 1)       0.876 r     6.510
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.836 r     7.346
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.346
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.478
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.478
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.610
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.610
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.742
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.742
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.874
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.874
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.072
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.747
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.952
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.413
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.128
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.128
 SNR_reader/add1_syn_98.fco                                  cell (ADDER)            0.132 r    11.260
 SNR_reader/add1_syn_99.fci                                  net  (fanout = 1)       0.000 f    11.260
 SNR_reader/add1_syn_99.fx[0]                                cell (ADDER)            0.387 r    11.647
 SNR_reader/reg3_syn_110.d[1]                                net  (fanout = 1)       0.506 r    12.153
 SNR_reader/reg3_syn_110                                     path2reg1 (LUT2)        0.371      12.524
 Arrival time                                                                       12.524                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_110.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              54.947ns          

---------------------------------------------------------------------------------------------------------

Paths for end point SNR_reader/reg3_syn_107 (312 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):     55.059 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_107.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.211ns  (logic 6.595ns, net 3.616ns, 64% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[1]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.a[1]                            net  (fanout = 1)       0.877 r     6.511
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.881 r     7.392
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.392
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.524
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.524
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.656
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.656
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.788
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.788
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.920
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.920
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.118
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.793
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.998
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.459
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.174
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.174
 SNR_reader/add1_syn_98.f[1]                                 cell (ADDER)            0.264 r    11.438
 SNR_reader/reg3_syn_107.d[1]                                net  (fanout = 1)       0.603 r    12.041
 SNR_reader/reg3_syn_107                                     path2reg1 (LUT2)        0.371      12.412
 Arrival time                                                                       12.412                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_107.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              55.059ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     55.086 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_107.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.184ns  (logic 6.418ns, net 3.766ns, 63% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[4]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_105.b[0]                            net  (fanout = 1)       1.027 r     6.661
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.836 r     7.497
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.497
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.629
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.629
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.761
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.761
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.893
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.893
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.091
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.766
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.971
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.432
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.147
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.147
 SNR_reader/add1_syn_98.f[1]                                 cell (ADDER)            0.264 r    11.411
 SNR_reader/reg3_syn_107.d[1]                                net  (fanout = 1)       0.603 r    12.014
 SNR_reader/reg3_syn_107                                     path2reg1 (LUT2)        0.371      12.385
 Arrival time                                                                       12.385                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_107.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              55.086ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):     55.105 ns                                                       
 Start Point:             differentiator/mult1_syn_1.clk (rising edge triggered by clock adc_clkl)
 End Point:               SNR_reader/reg3_syn_107.d[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Slow                                                            
 Data Path Delay:         10.165ns  (logic 6.550ns, net 3.615ns, 64% logic)               
 Logic Levels:            6 ( ADDER=4 LUT2=1 LUT3=1 )                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/mult1_syn_1.clk (differentiator/clk)         net                     2.201       2.201      ../../../rtl/differentiator01.v(3)
 launch clock edge                                                                   0.000       2.201
---------------------------------------------------------------------------------------------------------
 differentiator/mult1_syn_1.p[0]                             clk2q                   3.433 r     5.634
 differentiator/sub0_syn_104.b[0]                            net  (fanout = 1)       0.876 r     6.510
 differentiator/sub0_syn_104.fco                             cell (ADDER)            0.836 r     7.346
 differentiator/sub0_syn_105.fci                             net  (fanout = 1)       0.000 f     7.346
 differentiator/sub0_syn_105.fco                             cell (ADDER)            0.132 r     7.478
 differentiator/sub0_syn_106.fci                             net  (fanout = 1)       0.000 f     7.478
 differentiator/sub0_syn_106.fco                             cell (ADDER)            0.132 r     7.610
 differentiator/sub0_syn_107.fci                             net  (fanout = 1)       0.000 f     7.610
 differentiator/sub0_syn_107.fco                             cell (ADDER)            0.132 r     7.742
 differentiator/sub0_syn_108.fci                             net  (fanout = 1)       0.000 f     7.742
 differentiator/sub0_syn_108.fco                             cell (ADDER)            0.132 r     7.874
 differentiator/sub0_syn_109.fci                             net  (fanout = 1)       0.000 f     7.874
 differentiator/sub0_syn_109.f[0]                            cell (ADDER)            0.198 r     8.072
 differentiator/filter/reg11_syn_46.d[1]                     net  (fanout = 1)       0.675 r     8.747
 differentiator/filter/reg11_syn_46.f[1]                     cell (LUT3)             0.205 r     8.952
 SNR_reader/add1_syn_97.d[1]                                 net  (fanout = 1)       1.461 r    10.413
 SNR_reader/add1_syn_97.fco                                  cell (ADDER)            0.715 r    11.128
 SNR_reader/add1_syn_98.fci                                  net  (fanout = 1)       0.000 f    11.128
 SNR_reader/add1_syn_98.f[1]                                 cell (ADDER)            0.264 r    11.392
 SNR_reader/reg3_syn_107.d[1]                                net  (fanout = 1)       0.603 r    11.995
 SNR_reader/reg3_syn_107                                     path2reg1 (LUT2)        0.371      12.366
 Arrival time                                                                       12.366                  (6 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.166       2.166      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.131       2.297                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.297      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.297                    
 SNR_reader/reg3_syn_107.clk (differentiator/filter/CLK_syn_10) net                     2.610       4.907      ../../../rtl/filter.v(2)
 capture clock edge                                                                 62.500      67.407
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      67.291
 clock uncertainty                                                                  -0.000      67.291
 clock recovergence pessimism                                                        0.180      67.471
 Required time                                                                      67.471            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              55.105ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/fifo2/fifo_inst_syn_2 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.205 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_72.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.450ns  (logic 0.109ns, net 0.341ns, 24% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.141                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.141      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.141                    
 differentiator/filter/reg0_syn_72.clk (differentiator/filter/CLK_syn_10) net                     2.375       4.516      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.516
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_72.q[0]                      clk2q                   0.109 r     4.625
 ethernet/fifo2/fifo_inst_syn_2.dia[1]                       net  (fanout = 3)       0.341 r     4.966
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       4.966
 Arrival time                                                                        4.966                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.353                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.353      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.353                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.609       4.962      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       5.162
 clock uncertainty                                                                   0.000       5.162
 clock recovergence pessimism                                                       -0.401       4.761
 Required time                                                                       4.761            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.205ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.396 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_70.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[5] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.641ns  (logic 0.109ns, net 0.532ns, 17% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.141                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.141      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.141                    
 differentiator/filter/reg0_syn_70.clk (differentiator/filter/CLK_syn_10) net                     2.375       4.516      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.516
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_70.q[0]                      clk2q                   0.109 r     4.625
 ethernet/fifo2/fifo_inst_syn_2.dia[5]                       net  (fanout = 3)       0.532 r     5.157
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       5.157
 Arrival time                                                                        5.157                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.353                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.353      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.353                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.609       4.962      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       5.162
 clock uncertainty                                                                   0.000       5.162
 clock recovergence pessimism                                                       -0.401       4.761
 Required time                                                                       4.761            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.396ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.457 ns                                                        
 Start Point:             differentiator/filter/reg0_syn_64.clk (rising edge triggered by clock filter_clkl)
 End Point:               ethernet/fifo2/fifo_inst_syn_2.dia[6] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.702ns  (logic 0.109ns, net 0.593ns, 15% logic)                
 Logic Levels:            1 ( FIFO=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.141                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.141      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.141                    
 differentiator/filter/reg0_syn_64.clk (differentiator/filter/CLK_syn_10) net                     2.375       4.516      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.516
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg0_syn_64.q[1]                      clk2q                   0.109 r     4.625
 ethernet/fifo2/fifo_inst_syn_2.dia[6]                       net  (fanout = 3)       0.593 r     5.218
 ethernet/fifo2/fifo_inst_syn_2                              path2reg (FIFO)         0.000       5.218
 Arrival time                                                                        5.218                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.353                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.353      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.353                    
 ethernet/fifo2/fifo_inst_syn_2.clkw (differentiator/filter/CLK_syn_10) net                     2.609       4.962      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       5.162
 clock uncertainty                                                                   0.000       5.162
 clock recovergence pessimism                                                       -0.401       4.761
 Required time                                                                       4.761            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.457ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter/reg33_syn_44 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             differentiator/filter/multi_data1[1]_syn_111.clk (rising edge triggered by clock filter_clkl)
 End Point:               differentiator/filter/reg33_syn_44.mi[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.141                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.141      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.141                    
 differentiator/filter/multi_data1[1]_syn_111.clk (differentiator/filter/CLK_syn_10) net                     2.375       4.516      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.516
---------------------------------------------------------------------------------------------------------
 differentiator/filter/multi_data1[1]_syn_111.q[0]           clk2q                   0.109 r     4.625
 differentiator/filter/reg33_syn_44.mi[1]                    net  (fanout = 2)       0.216 r     4.841
 differentiator/filter/reg33_syn_44                          path2reg1               0.095       4.936
 Arrival time                                                                        4.936                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.353                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.353      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.353                    
 differentiator/filter/reg33_syn_44.clk (differentiator/filter/CLK_syn_10) net                     2.609       4.962      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       5.023
 clock uncertainty                                                                   0.000       5.023
 clock recovergence pessimism                                                       -0.401       4.622
 Required time                                                                       4.622            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Paths for end point differentiator/filter/reg2_syn_47 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.314 ns                                                        
 Start Point:             differentiator/filter/reg1_syn_46.clk (rising edge triggered by clock filter_clkl)
 End Point:               differentiator/filter/reg2_syn_47.mi[1] (rising edge triggered by clock filter_clkl)
 Clock group:             adc_clkl                                                        
 Process:                 Fast                                                            
 Data Path Delay:         0.420ns  (logic 0.204ns, net 0.216ns, 48% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.029       2.029      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.112       2.141                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.141      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.141                    
 differentiator/filter/reg1_syn_46.clk (differentiator/filter/CLK_syn_10) net                     2.375       4.516      ../../../rtl/filter.v(2)
 launch clock edge                                                                   0.000       4.516
---------------------------------------------------------------------------------------------------------
 differentiator/filter/reg1_syn_46.q[1]                      clk2q                   0.109 r     4.625
 differentiator/filter/reg2_syn_47.mi[1]                     net  (fanout = 2)       0.216 r     4.841
 differentiator/filter/reg2_syn_47                           path2reg1               0.095       4.936
 Arrival time                                                                        4.936                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[1]                                                                0.000       0.000                    
 differentiator/filter_clk_r_reg_syn_10.clk (differentiator/clk) net                     2.230       2.230      ../../../rtl/differentiator01.v(3)
 differentiator/filter_clk_r_reg_syn_10.q[0]                 cell                    0.123       2.353                    
 differentiator/filter/CLK_syn_9.clki (differentiator/filter/CLK) net                     0.000       2.353      ../../../rtl/filter.v(2)
 differentiator/filter/CLK_syn_9.clko                        cell (GCLK)             0.000       2.353                    
 differentiator/filter/reg2_syn_47.clk (differentiator/filter/CLK_syn_10) net                     2.609       4.962      ../../../rtl/filter.v(2)
 capture clock edge                                                                  0.000       4.962
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       5.023
 clock uncertainty                                                                   0.000       5.023
 clock recovergence pessimism                                                       -0.401       4.622
 Required time                                                                       4.622            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.314ns          

---------------------------------------------------------------------------------------------------------

Period checks:
---------------------------------------------------------------------------------------------------------
 Point                                             Type          Setting(ns)    Requied(ns)     Slack(ns)  
---------------------------------------------------------------------------------------------------------
 differentiator/filter/mult4_syn_3.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult32_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult31_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult29_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult30_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult27_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult28_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult21_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult23_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult17_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult22_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult20_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult15_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult2_syn_3.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult19_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult0_syn_1.clk             min period     2000.000         3.414        1996.586   
 differentiator/filter/mult18_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult16_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult14_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult13_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult11_syn_3.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult26_syn_2.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult25_syn_1.clk            min period     2000.000         3.414        1996.586   
 differentiator/filter/mult1_syn_3.clk             min period     2000.000         3.414        1996.586   
 ethernet/fifo2/fifo_inst_syn_2.clkw               min period     2000.000         3.300        1996.700   
 ethernet/fifo1/fifo_inst_syn_2.clkw               min period     2000.000         3.300        1996.700   

=========================================================================================================
Timing constraint:        clock: clk                                                      
Clock = clk, period 20ns, rising at 0ns, falling at 10ns

11702 endpoints analyzed totally, and more than 2000000000 paths analyzed
9 errors detected : 9 setup errors (TNS = -838.669), 0 hold errors (TNS = 0.000)
Minimum period is 58.714ns
---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/idx_b4_n407_syn_44 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.714 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/idx_b4_n407_syn_44.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.534ns  (logic 32.091ns, net 26.443ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.543
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.805
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.940
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.436
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.641
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.303
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.009
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.009
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.082
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.082
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.155
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.155
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.228
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.228
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.301
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.301
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.374
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.374
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.447
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.447
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.520
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.520
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.593
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.593
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.948
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.815
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.442
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.442
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.515
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.515
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.588
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.588
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.661
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.661
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.734
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.734
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.807
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.807
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.880
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.880
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.953
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.953
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.026
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.026
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.099
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.099
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.454
 pwm_dac/idx_b4_n407_syn_44.a[0]                             net  (fanout = 11)      0.814 r    60.268
 pwm_dac/idx_b4_n407_syn_44                                  path2reg0 (LUT5)        0.542      60.810
 Arrival time                                                                       60.810                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4_n407_syn_44.clk (u_logic/SCLK)               net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.714ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.707 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/idx_b4_n407_syn_44.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.527ns  (logic 31.725ns, net 26.802ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n410_syn_35.d[1]                             net  (fanout = 19)      0.636 r    51.603
 pwm_dac/idx_b4_n410_syn_35.f[1]                             cell (LUT3)             0.205 r    51.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.b[1]         net  (fanout = 3)       0.893 r    52.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.770 r    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.933
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.429
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.634
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.296
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.002
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.002
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.075
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.075
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.148
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.148
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.221
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.221
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.294
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.294
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.367
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.367
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.440
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.440
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.513
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.513
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.586
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.586
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.941
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.808
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.435
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.435
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.508
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.508
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.581
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.581
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.654
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.654
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.727
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.727
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.800
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.800
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.873
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.873
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.946
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.946
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.019
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.019
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.092
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.092
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.447
 pwm_dac/idx_b4_n407_syn_44.a[0]                             net  (fanout = 11)      0.814 r    60.261
 pwm_dac/idx_b4_n407_syn_44                                  path2reg0 (LUT5)        0.542      60.803
 Arrival time                                                                       60.803                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4_n407_syn_44.clk (u_logic/SCLK)               net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.707ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.700 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/idx_b4_n407_syn_44.a[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.520ns  (logic 32.170ns, net 26.350ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[0]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[0]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[0]                                 net  (fanout = 3)       0.515 r    23.701
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.706 r    24.407
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.407
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.762
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.237
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.442
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.374
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.001
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.001
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.356
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.950
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.283
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.900
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.961
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.751
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.182
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.785
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.846
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.486
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.748
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.557
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.456
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.718
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.186
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.612
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.252
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.136
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.351
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.031
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.293
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.334
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.173
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.435
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.050
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.591
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.243
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.553
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.953
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.529
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.926
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.422
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.627
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.289
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.995
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    55.995
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.068
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.068
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.141
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.141
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.214
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.214
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.287
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.287
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.360
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.360
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.433
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.433
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.506
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.506
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.579
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.579
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.934
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.801
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.428
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.428
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.501
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.501
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.574
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.574
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.647
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.647
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.720
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.720
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.793
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.793
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.866
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.866
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.939
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.939
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.012
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.012
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.085
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.085
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.440
 pwm_dac/idx_b4_n407_syn_44.a[0]                             net  (fanout = 11)      0.814 r    60.254
 pwm_dac/idx_b4_n407_syn_44                                  path2reg0 (LUT5)        0.542      60.796
 Arrival time                                                                       60.796                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/idx_b4_n407_syn_44.clk (u_logic/SCLK)               net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.700ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/reg1_syn_45 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.639 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg1_syn_45.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.459ns  (logic 32.091ns, net 26.368ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=1 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.543
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.805
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.940
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.436
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.641
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.303
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.009
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.009
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.082
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.082
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.155
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.155
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.228
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.228
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.301
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.301
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.374
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.374
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.447
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.447
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.520
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.520
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.593
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.593
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.948
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.815
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.442
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.442
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.515
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.515
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.588
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.588
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.661
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.661
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.734
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.734
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.807
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.807
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.880
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.880
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.953
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.953
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.026
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.026
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.099
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.099
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.454
 pwm_dac/reg1_syn_45.a[0]                                    net  (fanout = 11)      0.739 r    60.193
 pwm_dac/reg1_syn_45                                         path2reg0               0.542      60.735
 Arrival time                                                                       60.735                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg1_syn_45.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.639ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.632 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg1_syn_45.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.452ns  (logic 31.725ns, net 26.727ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=1 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n410_syn_35.d[1]                             net  (fanout = 19)      0.636 r    51.603
 pwm_dac/idx_b4_n410_syn_35.f[1]                             cell (LUT3)             0.205 r    51.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.b[1]         net  (fanout = 3)       0.893 r    52.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.770 r    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.933
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.429
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.634
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.296
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.002
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.002
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.075
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.075
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.148
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.148
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.221
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.221
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.294
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.294
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.367
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.367
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.440
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.440
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.513
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.513
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.586
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.586
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.941
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.808
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.435
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.435
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.508
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.508
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.581
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.581
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.654
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.654
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.727
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.727
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.800
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.800
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.873
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.873
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.946
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.946
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.019
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.019
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.092
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.092
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.447
 pwm_dac/reg1_syn_45.a[0]                                    net  (fanout = 11)      0.739 r    60.186
 pwm_dac/reg1_syn_45                                         path2reg0               0.542      60.728
 Arrival time                                                                       60.728                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg1_syn_45.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.632ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.625 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg1_syn_45.a[0] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.445ns  (logic 32.170ns, net 26.275ns, 55% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=1 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[0]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[0]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[0]                                 net  (fanout = 3)       0.515 r    23.701
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.706 r    24.407
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.407
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.762
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.237
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.442
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.374
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.001
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.001
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.356
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.950
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.283
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.900
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.961
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.751
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.182
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.785
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.846
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.486
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.748
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.557
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.456
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.718
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.186
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.612
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.252
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.136
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.351
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.031
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.293
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.334
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.173
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.435
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.050
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.591
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.243
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.553
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.953
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.529
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.926
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.422
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.627
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.289
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.995
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    55.995
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.068
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.068
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.141
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.141
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.214
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.214
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.287
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.287
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.360
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.360
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.433
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.433
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.506
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.506
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.579
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.579
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.934
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.801
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.428
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.428
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.501
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.501
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.574
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.574
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.647
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.647
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.720
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.720
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.793
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.793
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.866
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.866
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.939
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.939
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.012
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.012
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.085
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.085
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.440
 pwm_dac/reg1_syn_45.a[0]                                    net  (fanout = 11)      0.739 r    60.179
 pwm_dac/reg1_syn_45                                         path2reg0               0.542      60.721
 Arrival time                                                                       60.721                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg1_syn_45.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.625ns          

---------------------------------------------------------------------------------------------------------

Paths for end point pwm_dac/reg2_syn_62 ( >1000000000 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -38.588 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg2_syn_62.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.408ns  (logic 32.091ns, net 26.317ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.543
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.805
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.399
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.346
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.478
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.610
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.742
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.940
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.436
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.641
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.303
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.009
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.009
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.082
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.082
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.155
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.155
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.228
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.228
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.301
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.301
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.374
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.374
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.447
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.447
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.520
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.520
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.593
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.593
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.948
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.815
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.442
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.442
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.515
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.515
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.588
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.588
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.661
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.661
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.734
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.734
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.807
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.807
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.880
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.880
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.953
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.953
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.026
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.026
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.099
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.099
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.454
 pwm_dac/reg2_syn_62.a[1]                                    net  (fanout = 11)      0.688 r    60.142
 pwm_dac/reg2_syn_62                                         path2reg1 (LUT5)        0.542      60.684
 Arrival time                                                                       60.684                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_62.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.588ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.581 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg2_syn_62.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.401ns  (logic 31.725ns, net 26.676ns, 54% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[1]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[1]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[1]                                 net  (fanout = 3)       0.608 r    23.794
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.627 r    24.421
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.421
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.776
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.251
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.456
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.388
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.015
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.015
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.370
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.964
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.297
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.914
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.620
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.975
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.765
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.196
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.799
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.860
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.500
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.762
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.356
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.062
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.135
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.208
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.281
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.354
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.427
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.571
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.470
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.732
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.200
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.052
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.125
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.198
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.271
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.626
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.266
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.528
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.150
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.856
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.929
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    41.002
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.075
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.148
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.221
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.365
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.045
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.307
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.922
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.628
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.774
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.847
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.920
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.993
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.348
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.187
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.449
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.064
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.945
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.077
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.209
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.341
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.605
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.257
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.519
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.567
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.967
 pwm_dac/idx_b4_n410_syn_35.d[1]                             net  (fanout = 19)      0.636 r    51.603
 pwm_dac/idx_b4_n410_syn_35.f[1]                             cell (LUT3)             0.205 r    51.808
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.b[1]         net  (fanout = 3)       0.893 r    52.701
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.770 r    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.471
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.603
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.735
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.933
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.429
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.634
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.296
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    56.002
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    56.002
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.075
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.075
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.148
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.148
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.221
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.221
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.294
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.294
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.367
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.367
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.440
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.440
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.513
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.513
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.586
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.586
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.941
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.808
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.435
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.435
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.508
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.508
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.581
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.581
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.654
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.654
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.727
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.727
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.800
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.800
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.873
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.873
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.946
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.946
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.019
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.019
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.092
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.092
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.447
 pwm_dac/reg2_syn_62.a[1]                                    net  (fanout = 11)      0.688 r    60.135
 pwm_dac/reg2_syn_62                                         path2reg1 (LUT5)        0.542      60.677
 Arrival time                                                                       60.677                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_62.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.581ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -38.574 ns                                                       
 Start Point:             u_logic/Doohu6_syn_287.clk (rising edge triggered by clock clk) 
 End Point:               pwm_dac/reg2_syn_62.a[1] (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         58.394ns  (logic 32.170ns, net 26.224ns, 55% logic)             
 Logic Levels:            61 ( ADDER=40 LUT3=13 LUT2=5 LUT5=2 )                           

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Doohu6_syn_287.clk (u_logic/SCLK)                   net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 u_logic/Doohu6_syn_287.q[0]                                 clk2q                   0.146 r     2.422
 pwm_dac/idx[9]_syn_117.b[0]                                 net  (fanout = 40)      0.918 r     3.340
 pwm_dac/idx[9]_syn_117.fco                                  cell (ADDER)            0.627 r     3.967
 pwm_dac/idx[9]_syn_120.fci                                  net  (fanout = 1)       0.000 f     3.967
 pwm_dac/idx[9]_syn_120.fco                                  cell (ADDER)            0.073 r     4.040
 pwm_dac/idx[9]_syn_123.fci                                  net  (fanout = 1)       0.000 f     4.040
 pwm_dac/idx[9]_syn_123.fco                                  cell (ADDER)            0.073 r     4.113
 pwm_dac/idx[9]_syn_126.fci                                  net  (fanout = 1)       0.000 f     4.113
 pwm_dac/idx[9]_syn_126.fco                                  cell (ADDER)            0.073 r     4.186
 pwm_dac/idx[9]_syn_129.fci                                  net  (fanout = 1)       0.000 f     4.186
 pwm_dac/idx[9]_syn_129.f[1]                                 cell (ADDER)            0.355 r     4.541
 pwm_dac/idx_b4[5]_syn_5.d[0]                                net  (fanout = 2)       0.548 r     5.089
 pwm_dac/idx_b4[5]_syn_5.f[0]                                cell (LUT3)             0.205 r     5.294
 pwm_dac/idx[8]_syn_124.a[0]                                 net  (fanout = 2)       0.307 r     5.601
 pwm_dac/idx[8]_syn_124.fco                                  cell (ADDER)            0.706 r     6.307
 pwm_dac/idx[8]_syn_127.fci                                  net  (fanout = 1)       0.000 f     6.307
 pwm_dac/idx[8]_syn_127.fco                                  cell (ADDER)            0.073 r     6.380
 pwm_dac/idx[8]_syn_130.fci                                  net  (fanout = 1)       0.000 f     6.380
 pwm_dac/idx[8]_syn_130.fco                                  cell (ADDER)            0.073 r     6.453
 pwm_dac/idx[8]_syn_133.fci                                  net  (fanout = 1)       0.000 f     6.453
 pwm_dac/idx[8]_syn_133.fco                                  cell (ADDER)            0.073 r     6.526
 pwm_dac/idx[8]_syn_136.fci                                  net  (fanout = 1)       0.000 f     6.526
 pwm_dac/idx[8]_syn_136.f[1]                                 cell (ADDER)            0.355 r     6.881
 pwm_dac/reg3_syn_50.a[0]                                    net  (fanout = 3)       0.622 r     7.503
 pwm_dac/reg3_syn_50.f[0]                                    cell (LUT5)             0.424 r     7.927
 pwm_dac/idx[7]_syn_140.a[1]                                 net  (fanout = 3)       0.468 r     8.395
 pwm_dac/idx[7]_syn_140.fco                                  cell (ADDER)            0.627 r     9.022
 pwm_dac/idx[7]_syn_143.fci                                  net  (fanout = 1)       0.000 f     9.022
 pwm_dac/idx[7]_syn_143.fco                                  cell (ADDER)            0.073 r     9.095
 pwm_dac/idx[7]_syn_146.fci                                  net  (fanout = 1)       0.000 f     9.095
 pwm_dac/idx[7]_syn_146.fco                                  cell (ADDER)            0.073 r     9.168
 pwm_dac/idx[7]_syn_149.fci                                  net  (fanout = 1)       0.000 f     9.168
 pwm_dac/idx[7]_syn_149.fco                                  cell (ADDER)            0.073 r     9.241
 pwm_dac/idx[7]_syn_152.fci                                  net  (fanout = 1)       0.000 f     9.241
 pwm_dac/idx[7]_syn_152.f[1]                                 cell (ADDER)            0.355 r     9.596
 pwm_dac/idx_b4_n403_syn_76.d[1]                             net  (fanout = 4)       0.515 r    10.111
 pwm_dac/idx_b4_n403_syn_76.f[1]                             cell (LUT3)             0.205 r    10.316
 pwm_dac/idx[6]_syn_149.a[1]                                 net  (fanout = 3)       0.750 r    11.066
 pwm_dac/idx[6]_syn_149.fco                                  cell (ADDER)            0.627 r    11.693
 pwm_dac/idx[6]_syn_152.fci                                  net  (fanout = 1)       0.000 f    11.693
 pwm_dac/idx[6]_syn_152.fco                                  cell (ADDER)            0.073 r    11.766
 pwm_dac/idx[6]_syn_155.fci                                  net  (fanout = 1)       0.000 f    11.766
 pwm_dac/idx[6]_syn_155.fco                                  cell (ADDER)            0.073 r    11.839
 pwm_dac/idx[6]_syn_158.fci                                  net  (fanout = 1)       0.000 f    11.839
 pwm_dac/idx[6]_syn_158.fco                                  cell (ADDER)            0.073 r    11.912
 pwm_dac/idx[6]_syn_161.fci                                  net  (fanout = 1)       0.000 f    11.912
 pwm_dac/idx[6]_syn_161.f[1]                                 cell (ADDER)            0.355 r    12.267
 pwm_dac/idx_b4_n402_syn_89.d[1]                             net  (fanout = 5)       0.468 r    12.735
 pwm_dac/idx_b4_n402_syn_89.f[1]                             cell (LUT3)             0.262 r    12.997
 pwm_dac/idx[5]_syn_160.a[1]                                 net  (fanout = 3)       0.601 r    13.598
 pwm_dac/idx[5]_syn_160.fco                                  cell (ADDER)            0.627 r    14.225
 pwm_dac/idx[5]_syn_163.fci                                  net  (fanout = 1)       0.000 f    14.225
 pwm_dac/idx[5]_syn_163.fco                                  cell (ADDER)            0.073 r    14.298
 pwm_dac/idx[5]_syn_166.fci                                  net  (fanout = 1)       0.000 f    14.298
 pwm_dac/idx[5]_syn_166.fco                                  cell (ADDER)            0.073 r    14.371
 pwm_dac/idx[5]_syn_169.fci                                  net  (fanout = 1)       0.000 f    14.371
 pwm_dac/idx[5]_syn_169.f[1]                                 cell (ADDER)            0.355 r    14.726
 pwm_dac/idx_b4_n405_syn_72.d[1]                             net  (fanout = 6)       0.617 r    15.343
 pwm_dac/idx_b4_n405_syn_72.f[1]                             cell (LUT3)             0.262 r    15.605
 pwm_dac/idx[4]_syn_155.a[1]                                 net  (fanout = 3)       0.468 r    16.073
 pwm_dac/idx[4]_syn_155.fco                                  cell (ADDER)            0.627 r    16.700
 pwm_dac/idx[4]_syn_158.fci                                  net  (fanout = 1)       0.000 f    16.700
 pwm_dac/idx[4]_syn_158.f[1]                                 cell (ADDER)            0.355 r    17.055
 pwm_dac/idx_b4_n402_syn_85.b[0]                             net  (fanout = 1)       0.456 r    17.511
 pwm_dac/idx_b4_n402_syn_85.f[0]                             cell (LUT3)             0.431 r    17.942
 pwm_dac/idx[3]_syn_168.a[0]                                 net  (fanout = 3)       1.272 r    19.214
 pwm_dac/idx[3]_syn_168.f[1]                                 cell                    0.823 r    20.037
 pwm_dac/idx_b4_n402_syn_83.b[0]                             net  (fanout = 1)       0.456 r    20.493
 pwm_dac/idx_b4_n402_syn_83.f[0]                             cell (LUT3)             0.333 r    20.826
 pwm_dac/idx[2]_syn_192.a[0]                                 net  (fanout = 3)       0.456 r    21.282
 pwm_dac/idx[2]_syn_192.fco                                  cell (ADDER)            0.706 r    21.988
 pwm_dac/idx[2]_syn_195.fci                                  net  (fanout = 1)       0.000 f    21.988
 pwm_dac/idx[2]_syn_195.f[1]                                 cell (ADDER)            0.355 r    22.343
 pwm_dac/idx_b4_n402_syn_81.d[0]                             net  (fanout = 9)       0.581 r    22.924
 pwm_dac/idx_b4_n402_syn_81.f[0]                             cell (LUT3)             0.262 r    23.186
 pwm_dac/idx[1]_syn_200.a[0]                                 net  (fanout = 3)       0.515 r    23.701
 pwm_dac/idx[1]_syn_200.fco                                  cell (ADDER)            0.706 r    24.407
 pwm_dac/idx[1]_syn_203.fci                                  net  (fanout = 1)       0.000 f    24.407
 pwm_dac/idx[1]_syn_203.f[1]                                 cell (ADDER)            0.355 r    24.762
 pwm_dac/idx_b4_n409_syn_53.d[1]                             net  (fanout = 10)      0.475 r    25.237
 pwm_dac/idx_b4_n409_syn_53.f[1]                             cell (LUT3)             0.205 r    25.442
 pwm_dac/add12_syn_87.a[1]                                   net  (fanout = 3)       0.932 r    26.374
 pwm_dac/add12_syn_87.fco                                    cell (ADDER)            0.627 r    27.001
 pwm_dac/add12_syn_90.fci                                    net  (fanout = 1)       0.000 f    27.001
 pwm_dac/add12_syn_90.f[1]                                   cell (ADDER)            0.355 r    27.356
 pwm_dac/idx_b4_n406_syn_61.b[0]                             net  (fanout = 1)       0.594 r    27.950
 pwm_dac/idx_b4_n406_syn_61.f[0]                             cell (LUT3)             0.333 r    28.283
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.a[0]         net  (fanout = 3)       0.617 r    28.900
 differentiator/filter/FIR_OUT_b30[19]_syn_5566.fco          cell (ADDER)            0.706 r    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.fci          net  (fanout = 1)       0.000 f    29.606
 differentiator/filter/FIR_OUT_b30[19]_syn_5569.f[1]         cell (ADDER)            0.355 r    29.961
 pwm_dac/idx_b4_n403_syn_67.b[0]                             net  (fanout = 1)       0.790 r    30.751
 pwm_dac/idx_b4_n403_syn_67.f[0]                             cell (LUT3)             0.431 r    31.182
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.a[0]         net  (fanout = 3)       0.603 r    31.785
 differentiator/filter/FIR_OUT_b30[19]_syn_5724.fco          cell (ADDER)            0.706 r    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.fci          net  (fanout = 1)       0.000 f    32.491
 differentiator/filter/FIR_OUT_b30[19]_syn_5727.f[1]         cell (ADDER)            0.355 r    32.846
 pwm_dac/idx_b4_n412_syn_29.d[0]                             net  (fanout = 13)      0.640 r    33.486
 pwm_dac/idx_b4_n412_syn_29.f[0]                             cell (LUT2)             0.262 r    33.748
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.a[0]         net  (fanout = 3)       0.594 r    34.342
 differentiator/filter/FIR_OUT_b30[19]_syn_5733.fco          cell (ADDER)            0.706 r    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fci          net  (fanout = 1)       0.000 f    35.048
 differentiator/filter/FIR_OUT_b30[19]_syn_5736.fco          cell (ADDER)            0.073 r    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fci          net  (fanout = 1)       0.000 f    35.121
 differentiator/filter/FIR_OUT_b30[19]_syn_5739.fco          cell (ADDER)            0.073 r    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fci          net  (fanout = 1)       0.000 f    35.194
 differentiator/filter/FIR_OUT_b30[19]_syn_5742.fco          cell (ADDER)            0.073 r    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fci          net  (fanout = 1)       0.000 f    35.267
 differentiator/filter/FIR_OUT_b30[19]_syn_5745.fco          cell (ADDER)            0.073 r    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fci          net  (fanout = 1)       0.000 f    35.340
 differentiator/filter/FIR_OUT_b30[19]_syn_5748.fco          cell (ADDER)            0.073 r    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.fci          net  (fanout = 1)       0.000 f    35.413
 differentiator/filter/FIR_OUT_b30[19]_syn_5750.f[0]         cell (ADDER)            0.144 r    35.557
 pwm_dac/idx_b4_n414_syn_23.d[1]                             net  (fanout = 14)      0.899 r    36.456
 pwm_dac/idx_b4_n414_syn_23.f[1]                             cell (LUT3)             0.262 r    36.718
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.a[0]         net  (fanout = 3)       0.468 r    37.186
 differentiator/filter/FIR_OUT_b30[19]_syn_5756.fco          cell (ADDER)            0.706 r    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fci          net  (fanout = 1)       0.000 f    37.892
 differentiator/filter/FIR_OUT_b30[19]_syn_5759.fco          cell (ADDER)            0.073 r    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fci          net  (fanout = 1)       0.000 f    37.965
 differentiator/filter/FIR_OUT_b30[19]_syn_5762.fco          cell (ADDER)            0.073 r    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fci          net  (fanout = 1)       0.000 f    38.038
 differentiator/filter/FIR_OUT_b30[19]_syn_5765.fco          cell (ADDER)            0.073 r    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fci          net  (fanout = 1)       0.000 f    38.111
 differentiator/filter/FIR_OUT_b30[19]_syn_5768.fco          cell (ADDER)            0.073 r    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fci          net  (fanout = 1)       0.000 f    38.184
 differentiator/filter/FIR_OUT_b30[19]_syn_5771.fco          cell (ADDER)            0.073 r    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.fci          net  (fanout = 1)       0.000 f    38.257
 differentiator/filter/FIR_OUT_b30[19]_syn_5774.f[1]         cell (ADDER)            0.355 r    38.612
 pwm_dac/idx_b4_n413_syn_28.d[1]                             net  (fanout = 15)      0.640 r    39.252
 pwm_dac/idx_b4_n413_syn_28.f[1]                             cell (LUT2)             0.262 r    39.514
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.a[0]         net  (fanout = 3)       0.622 r    40.136
 differentiator/filter/FIR_OUT_b30[19]_syn_5783.fco          cell (ADDER)            0.706 r    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fci          net  (fanout = 1)       0.000 f    40.842
 differentiator/filter/FIR_OUT_b30[19]_syn_5786.fco          cell (ADDER)            0.073 r    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fci          net  (fanout = 1)       0.000 f    40.915
 differentiator/filter/FIR_OUT_b30[19]_syn_5789.fco          cell (ADDER)            0.073 r    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fci          net  (fanout = 1)       0.000 f    40.988
 differentiator/filter/FIR_OUT_b30[19]_syn_5792.fco          cell (ADDER)            0.073 r    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fci          net  (fanout = 1)       0.000 f    41.061
 differentiator/filter/FIR_OUT_b30[19]_syn_5795.fco          cell (ADDER)            0.073 r    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fci          net  (fanout = 1)       0.000 f    41.134
 differentiator/filter/FIR_OUT_b30[19]_syn_5798.fco          cell (ADDER)            0.073 r    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.fci          net  (fanout = 1)       0.000 f    41.207
 differentiator/filter/FIR_OUT_b30[19]_syn_5800.f[0]         cell (ADDER)            0.144 r    41.351
 pwm_dac/idx_b4_n414_syn_31.d[1]                             net  (fanout = 16)      0.680 r    42.031
 pwm_dac/idx_b4_n414_syn_31.f[1]                             cell (LUT3)             0.262 r    42.293
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.a[0]         net  (fanout = 3)       0.615 r    42.908
 differentiator/filter/FIR_OUT_b30[19]_syn_5809.fco          cell (ADDER)            0.706 r    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fci          net  (fanout = 1)       0.000 f    43.614
 differentiator/filter/FIR_OUT_b30[19]_syn_5812.fco          cell (ADDER)            0.073 r    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fci          net  (fanout = 1)       0.000 f    43.687
 differentiator/filter/FIR_OUT_b30[19]_syn_5815.fco          cell (ADDER)            0.073 r    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fci          net  (fanout = 1)       0.000 f    43.760
 differentiator/filter/FIR_OUT_b30[19]_syn_5818.fco          cell (ADDER)            0.073 r    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fci          net  (fanout = 1)       0.000 f    43.833
 differentiator/filter/FIR_OUT_b30[19]_syn_5821.fco          cell (ADDER)            0.073 r    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fci          net  (fanout = 1)       0.000 f    43.906
 differentiator/filter/FIR_OUT_b30[19]_syn_5824.fco          cell (ADDER)            0.073 r    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.fci          net  (fanout = 1)       0.000 f    43.979
 differentiator/filter/FIR_OUT_b30[19]_syn_5827.f[1]         cell (ADDER)            0.355 r    44.334
 pwm_dac/idx_b4_n408_syn_40.d[0]                             net  (fanout = 17)      0.839 r    45.173
 pwm_dac/idx_b4_n408_syn_40.f[0]                             cell (LUT2)             0.262 r    45.435
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.a[1]         net  (fanout = 3)       0.615 r    46.050
 differentiator/filter/FIR_OUT_b30[19]_syn_5023.fco          cell (ADDER)            0.881 r    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fci          net  (fanout = 1)       0.000 f    46.931
 differentiator/filter/FIR_OUT_b30[19]_syn_5024.fco          cell (ADDER)            0.132 r    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fci          net  (fanout = 1)       0.000 f    47.063
 differentiator/filter/FIR_OUT_b30[19]_syn_5025.fco          cell (ADDER)            0.132 r    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fci          net  (fanout = 1)       0.000 f    47.195
 differentiator/filter/FIR_OUT_b30[19]_syn_5026.fco          cell (ADDER)            0.132 r    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.fci          net  (fanout = 1)       0.000 f    47.327
 differentiator/filter/FIR_OUT_b30[19]_syn_5027.f[1]         cell (ADDER)            0.264 r    47.591
 pwm_dac/idx_b4_n408_syn_40.d[1]                             net  (fanout = 18)      0.652 r    48.243
 pwm_dac/idx_b4_n408_syn_40.f[1]                             cell (LUT2)             0.262 r    48.505
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.a[0]         net  (fanout = 3)       1.048 r    49.553
 differentiator/filter/FIR_OUT_b30[19]_syn_5016.fco          cell (ADDER)            0.947 r    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fci          net  (fanout = 1)       0.000 f    50.500
 differentiator/filter/FIR_OUT_b30[19]_syn_5017.fx[1]        cell (ADDER)            0.453 r    50.953
 pwm_dac/idx_b4_n417_syn_15.d[1]                             net  (fanout = 19)      0.576 r    51.529
 pwm_dac/idx_b4_n417_syn_15.f[1]                             cell (LUT3)             0.262 r    51.791
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.a[0]         net  (fanout = 3)       0.594 r    52.385
 differentiator/filter/FIR_OUT_b30[19]_syn_5003.fco          cell (ADDER)            0.947 r    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fci          net  (fanout = 1)       0.000 f    53.332
 differentiator/filter/FIR_OUT_b30[19]_syn_5004.fco          cell (ADDER)            0.132 r    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fci          net  (fanout = 1)       0.000 f    53.464
 differentiator/filter/FIR_OUT_b30[19]_syn_5005.fco          cell (ADDER)            0.132 r    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fci          net  (fanout = 1)       0.000 f    53.596
 differentiator/filter/FIR_OUT_b30[19]_syn_5006.fco          cell (ADDER)            0.132 r    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.fci          net  (fanout = 1)       0.000 f    53.728
 differentiator/filter/FIR_OUT_b30[19]_syn_5007.f[0]         cell (ADDER)            0.198 r    53.926
 pwm_dac/idx_b4_n419_syn_9.d[0]                              net  (fanout = 20)      0.496 r    54.422
 pwm_dac/idx_b4_n419_syn_9.f[0]                              cell (LUT2)             0.205 r    54.627
 pwm_dac/lt22_syn_93.a[0]                                    net  (fanout = 1)       0.662 r    55.289
 pwm_dac/lt22_syn_93.fco                                     cell (ADDER)            0.706 r    55.995
 pwm_dac/lt22_syn_96.fci                                     net  (fanout = 1)       0.000 f    55.995
 pwm_dac/lt22_syn_96.fco                                     cell (ADDER)            0.073 r    56.068
 pwm_dac/lt22_syn_99.fci                                     net  (fanout = 1)       0.000 f    56.068
 pwm_dac/lt22_syn_99.fco                                     cell (ADDER)            0.073 r    56.141
 pwm_dac/lt22_syn_102.fci                                    net  (fanout = 1)       0.000 f    56.141
 pwm_dac/lt22_syn_102.fco                                    cell (ADDER)            0.073 r    56.214
 pwm_dac/lt22_syn_105.fci                                    net  (fanout = 1)       0.000 f    56.214
 pwm_dac/lt22_syn_105.fco                                    cell (ADDER)            0.073 r    56.287
 pwm_dac/lt22_syn_108.fci                                    net  (fanout = 1)       0.000 f    56.287
 pwm_dac/lt22_syn_108.fco                                    cell (ADDER)            0.073 r    56.360
 pwm_dac/lt22_syn_111.fci                                    net  (fanout = 1)       0.000 f    56.360
 pwm_dac/lt22_syn_111.fco                                    cell (ADDER)            0.073 r    56.433
 pwm_dac/lt22_syn_114.fci                                    net  (fanout = 1)       0.000 f    56.433
 pwm_dac/lt22_syn_114.fco                                    cell (ADDER)            0.073 r    56.506
 pwm_dac/lt22_syn_117.fci                                    net  (fanout = 1)       0.000 f    56.506
 pwm_dac/lt22_syn_117.fco                                    cell (ADDER)            0.073 r    56.579
 pwm_dac/lt22_syn_120.fci                                    net  (fanout = 1)       0.000 f    56.579
 pwm_dac/lt22_syn_120.f[1]                                   cell (ADDER)            0.355 r    56.934
 pwm_dac/lt1_syn_90.a[1]                                     net  (fanout = 1)       0.867 r    57.801
 pwm_dac/lt1_syn_90.fco                                      cell (ADDER)            0.627 r    58.428
 pwm_dac/lt1_syn_93.fci                                      net  (fanout = 1)       0.000 f    58.428
 pwm_dac/lt1_syn_93.fco                                      cell (ADDER)            0.073 r    58.501
 pwm_dac/lt1_syn_96.fci                                      net  (fanout = 1)       0.000 f    58.501
 pwm_dac/lt1_syn_96.fco                                      cell (ADDER)            0.073 r    58.574
 pwm_dac/lt1_syn_99.fci                                      net  (fanout = 1)       0.000 f    58.574
 pwm_dac/lt1_syn_99.fco                                      cell (ADDER)            0.073 r    58.647
 pwm_dac/lt1_syn_102.fci                                     net  (fanout = 1)       0.000 f    58.647
 pwm_dac/lt1_syn_102.fco                                     cell (ADDER)            0.073 r    58.720
 pwm_dac/lt1_syn_105.fci                                     net  (fanout = 1)       0.000 f    58.720
 pwm_dac/lt1_syn_105.fco                                     cell (ADDER)            0.073 r    58.793
 pwm_dac/lt1_syn_108.fci                                     net  (fanout = 1)       0.000 f    58.793
 pwm_dac/lt1_syn_108.fco                                     cell (ADDER)            0.073 r    58.866
 pwm_dac/lt1_syn_111.fci                                     net  (fanout = 1)       0.000 f    58.866
 pwm_dac/lt1_syn_111.fco                                     cell (ADDER)            0.073 r    58.939
 pwm_dac/lt1_syn_114.fci                                     net  (fanout = 1)       0.000 f    58.939
 pwm_dac/lt1_syn_114.fco                                     cell (ADDER)            0.073 r    59.012
 pwm_dac/lt1_syn_117.fci                                     net  (fanout = 1)       0.000 f    59.012
 pwm_dac/lt1_syn_117.fco                                     cell (ADDER)            0.073 r    59.085
 pwm_dac/lt1_syn_120.fci                                     net  (fanout = 1)       0.000 f    59.085
 pwm_dac/lt1_syn_120.f[1]                                    cell (ADDER)            0.355 r    59.440
 pwm_dac/reg2_syn_62.a[1]                                    net  (fanout = 11)      0.688 r    60.128
 pwm_dac/reg2_syn_62                                         path2reg1 (LUT5)        0.542      60.670
 Arrival time                                                                       60.670                  (61 lvl)      

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 pwm_dac/reg2_syn_62.clk (u_logic/SCLK)                      net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116      21.929
 clock uncertainty                                                                  -0.000      21.929
 clock recovergence pessimism                                                        0.167      22.096
 Required time                                                                      22.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                             -38.574ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point RAM_DATA/ramread0_syn_66 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.133 ns                                                        
 Start Point:             u_logic/Tivhu6_syn_311.clk (rising edge triggered by clock clk) 
 End Point:               RAM_DATA/ramread0_syn_66.addra[6] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.441ns  (logic 0.109ns, net 0.332ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Tivhu6_syn_311.clk (u_logic/SCLK)                   net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Tivhu6_syn_311.q[0]                                 clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_66.addra[6]                           net  (fanout = 4)       0.332 r     2.379
 RAM_DATA/ramread0_syn_66                                    path2reg (EMB)          0.000       2.379
 Arrival time                                                                        2.379                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_66.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.133ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.239 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_syn_59.clk (rising edge triggered by clock clk)
 End Point:               RAM_DATA/ramread0_syn_66.addra[12] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.547ns  (logic 0.109ns, net 0.438ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAMDATA_Interface/reg0_syn_59.clk (u_logic/SCLK)            net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_syn_59.q[1]                          clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_66.addra[12]                          net  (fanout = 4)       0.438 r     2.485
 RAM_DATA/ramread0_syn_66                                    path2reg (EMB)          0.000       2.485
 Arrival time                                                                        2.485                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_66.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.084       2.246
 Required time                                                                       2.246            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.239ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.302 ns                                                        
 Start Point:             ahb_to_apb/next_state[0]_syn_202.clk (rising edge triggered by clock clk)
 End Point:               RAM_DATA/ramread0_syn_66.addra[3] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.547ns  (logic 0.109ns, net 0.438ns, 19% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 ahb_to_apb/next_state[0]_syn_202.clk (u_logic/SCLK)         net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 ahb_to_apb/next_state[0]_syn_202.q[0]                       clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_66.addra[3]                           net  (fanout = 4)       0.438 r     2.485
 RAM_DATA/ramread0_syn_66                                    path2reg (EMB)          0.000       2.485
 Arrival time                                                                        2.485                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_66.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.302ns          

---------------------------------------------------------------------------------------------------------

Paths for end point i2c/DUT_FIFO_TX/ramread0_syn_57 (155 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.176 ns                                                        
 Start Point:             i2c/DUT_FIFO_TX/reg3_syn_54.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_57.c[0] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.334ns  (logic 0.109ns, net 0.225ns, 32% logic)                
 Logic Levels:            1                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/reg3_syn_54.clk (u_logic/SCLK)              net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 i2c/DUT_FIFO_TX/reg3_syn_54.q[1]                            clk2q                   0.109 r     2.047
 i2c/DUT_FIFO_TX/ramread0_syn_57.c[0]                        net  (fanout = 8)       0.225 r     2.272
 i2c/DUT_FIFO_TX/ramread0_syn_57                             path2reg                0.000       2.272
 Arrival time                                                                        2.272                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_57.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.147       2.096
 Required time                                                                       2.096            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.176ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      3.523 ns                                                        
 Start Point:             u_logic/Vpphu6_syn_11.clk (rising edge triggered by clock clk)  
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_57.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         3.744ns  (logic 0.472ns, net 3.272ns, 12% logic)                
 Logic Levels:            3 ( LUT5=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Vpphu6_syn_11.clk (u_logic/SCLK)                    net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Vpphu6_syn_11.q[0]                                  clk2q                   0.109 r     2.047
 u_logic/J4xhu6_syn_756.d[0]                                 net  (fanout = 32)      0.666 r     2.713
 u_logic/J4xhu6_syn_756.f[0]                                 cell (LUT2)             0.126 r     2.839
 u_logic/Wmzax6_reg_syn_5.c[0]                               net  (fanout = 14)      1.224 r     4.063
 u_logic/Wmzax6_reg_syn_5.f[0]                               cell (LUT5)             0.237 r     4.300
 i2c/DUT_FIFO_TX/ramread0_syn_57.c[1]                        net  (fanout = 34)      1.382 r     5.682
 i2c/DUT_FIFO_TX/ramread0_syn_57                             path2reg                0.000       5.682
 Arrival time                                                                        5.682                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_57.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.523ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      3.639 ns                                                        
 Start Point:             u_logic/Ufopw6_reg_syn_18.clk (rising edge triggered by clock clk)
 End Point:               i2c/DUT_FIFO_TX/ramread0_syn_57.c[1] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         3.860ns  (logic 0.649ns, net 3.211ns, 16% logic)                
 Logic Levels:            4 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Ufopw6_reg_syn_18.clk (u_logic/SCLK)                net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Ufopw6_reg_syn_18.q[0]                              clk2q                   0.109 r     2.047
 u_logic/Glphu6_syn_4707.d[0]                                net  (fanout = 50)      0.489 r     2.536
 u_logic/Glphu6_syn_4707.f[0]                                cell (LUT4)             0.126 r     2.662
 u_logic/W2vhu6_syn_405.b[1]                                 net  (fanout = 7)       0.699 r     3.361
 u_logic/W2vhu6_syn_405.f[1]                                 cell (LUT4)             0.235 r     3.596
 u_logic/Wmzax6_reg_syn_5.d[0]                               net  (fanout = 20)      0.641 r     4.237
 u_logic/Wmzax6_reg_syn_5.f[0]                               cell (LUT5)             0.179 r     4.416
 i2c/DUT_FIFO_TX/ramread0_syn_57.c[1]                        net  (fanout = 34)      1.382 r     5.798
 i2c/DUT_FIFO_TX/ramread0_syn_57                             path2reg                0.000       5.798
 Arrival time                                                                        5.798                  (4 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 i2c/DUT_FIFO_TX/ramread0_syn_57.clk (u_logic/SCLK)          net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.113       2.243
 clock uncertainty                                                                   0.000       2.243
 clock recovergence pessimism                                                       -0.084       2.159
 Required time                                                                       2.159            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               3.639ns          

---------------------------------------------------------------------------------------------------------

Paths for end point RAM_DATA/ramread0_syn_57 (10 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.186 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_syn_59.clk (rising edge triggered by clock clk)
 End Point:               RAM_DATA/ramread0_syn_57.addra[12] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.431ns  (logic 0.109ns, net 0.322ns, 25% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAMDATA_Interface/reg0_syn_59.clk (u_logic/SCLK)            net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_syn_59.q[1]                          clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[12]                          net  (fanout = 4)       0.322 r     2.369
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.369
 Arrival time                                                                        2.369                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.186ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.196 ns                                                        
 Start Point:             u_logic/Tivhu6_syn_311.clk (rising edge triggered by clock clk) 
 End Point:               RAM_DATA/ramread0_syn_57.addra[6] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.441ns  (logic 0.109ns, net 0.332ns, 24% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Tivhu6_syn_311.clk (u_logic/SCLK)                   net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Tivhu6_syn_311.q[0]                                 clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[6]                           net  (fanout = 4)       0.332 r     2.379
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.379
 Arrival time                                                                        2.379                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.196ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      0.282 ns                                                        
 Start Point:             RAMDATA_Interface/reg0_syn_59.clk (rising edge triggered by clock clk)
 End Point:               RAM_DATA/ramread0_syn_57.addra[9] (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.527ns  (logic 0.109ns, net 0.418ns, 20% logic)                
 Logic Levels:            1 ( EMB=1 )                                                     

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAMDATA_Interface/reg0_syn_59.clk (u_logic/SCLK)            net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 RAMDATA_Interface/reg0_syn_59.q[0]                          clk2q                   0.109 r     2.047
 RAM_DATA/ramread0_syn_57.addra[9]                           net  (fanout = 4)       0.418 r     2.465
 RAM_DATA/ramread0_syn_57                                    path2reg (EMB)          0.000       2.465
 Arrival time                                                                        2.465                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 RAM_DATA/ramread0_syn_57.clka (u_logic/SCLK)                net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.200       2.330
 clock uncertainty                                                                   0.000       2.330
 clock recovergence pessimism                                                       -0.147       2.183
 Required time                                                                       2.183            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.282ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point Buzzer/TunePWM_BGM/reg0_syn_105 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.275 ns                                                        
 Start Point:             Buzzer/reg0_syn_61.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_105.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.361ns  (logic 3.861ns, net 7.500ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_61.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_61.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.b[1]                        net  (fanout = 17)      0.879 r     3.301
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.431 r     3.732
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.200
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.624
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.362
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.786
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.389
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.813
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.407
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.831
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.287
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.695
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.163
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.571
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.066
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.490
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.093
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.298
 Buzzer/TunePWM_BGM/reg0_syn_105.sr                          net  (fanout = 29)      1.196 r    13.494
 Buzzer/TunePWM_BGM/reg0_syn_105                             path2reg                0.143      13.637
 Arrival time                                                                       13.637                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_105.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.275ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.292 ns                                                        
 Start Point:             Buzzer/reg0_syn_47.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_105.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.344ns  (logic 3.778ns, net 7.566ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_47.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_47.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.c[1]                        net  (fanout = 17)      0.945 r     3.367
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.348 r     3.715
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.183
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.607
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.345
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.769
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.372
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.796
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.390
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.814
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.270
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.678
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.146
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.554
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.049
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.473
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.076
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.281
 Buzzer/TunePWM_BGM/reg0_syn_105.sr                          net  (fanout = 29)      1.196 r    13.477
 Buzzer/TunePWM_BGM/reg0_syn_105                             path2reg                0.143      13.620
 Arrival time                                                                       13.620                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_105.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.292ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.482 ns                                                        
 Start Point:             Buzzer/reg0_syn_59.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_105.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.154ns  (logic 3.692ns, net 7.462ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_59.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_59.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.d[1]                        net  (fanout = 18)      0.841 r     3.263
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.262 r     3.525
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     3.993
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.417
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.155
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.579
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.182
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.606
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.200
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.624
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.080
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.488
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     8.956
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.364
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    10.859
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.283
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    11.886
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.091
 Buzzer/TunePWM_BGM/reg0_syn_105.sr                          net  (fanout = 29)      1.196 r    13.287
 Buzzer/TunePWM_BGM/reg0_syn_105                             path2reg                0.143      13.430
 Arrival time                                                                       13.430                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_105.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.482ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Buzzer/TunePWM_BGM/reg0_syn_114 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.275 ns                                                        
 Start Point:             Buzzer/reg0_syn_61.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_114.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.361ns  (logic 3.861ns, net 7.500ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_61.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_61.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.b[1]                        net  (fanout = 17)      0.879 r     3.301
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.431 r     3.732
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.200
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.624
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.362
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.786
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.389
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.813
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.407
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.831
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.287
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.695
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.163
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.571
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.066
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.490
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.093
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.298
 Buzzer/TunePWM_BGM/reg0_syn_114.sr                          net  (fanout = 29)      1.196 r    13.494
 Buzzer/TunePWM_BGM/reg0_syn_114                             path2reg                0.143      13.637
 Arrival time                                                                       13.637                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_114.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.275ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.292 ns                                                        
 Start Point:             Buzzer/reg0_syn_47.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_114.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.344ns  (logic 3.778ns, net 7.566ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_47.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_47.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.c[1]                        net  (fanout = 17)      0.945 r     3.367
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.348 r     3.715
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.183
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.607
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.345
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.769
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.372
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.796
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.390
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.814
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.270
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.678
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.146
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.554
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.049
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.473
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.076
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.281
 Buzzer/TunePWM_BGM/reg0_syn_114.sr                          net  (fanout = 29)      1.196 r    13.477
 Buzzer/TunePWM_BGM/reg0_syn_114                             path2reg                0.143      13.620
 Arrival time                                                                       13.620                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_114.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.292ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.482 ns                                                        
 Start Point:             Buzzer/reg0_syn_59.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/reg0_syn_114.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.154ns  (logic 3.692ns, net 7.462ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_59.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_59.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.d[1]                        net  (fanout = 18)      0.841 r     3.263
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.262 r     3.525
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     3.993
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.417
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.155
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.579
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.182
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.606
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.200
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.624
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.080
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.488
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     8.956
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.364
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    10.859
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.283
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    11.886
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.091
 Buzzer/TunePWM_BGM/reg0_syn_114.sr                          net  (fanout = 29)      1.196 r    13.287
 Buzzer/TunePWM_BGM/reg0_syn_114                             path2reg                0.143      13.430
 Arrival time                                                                       13.430                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/reg0_syn_114.clk (u_logic/SCLK)          net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.482ns          

---------------------------------------------------------------------------------------------------------

Paths for end point Buzzer/TunePWM_BGM/PWM_n1_syn_253 (114 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  8.356 ns                                                        
 Start Point:             Buzzer/reg0_syn_61.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.280ns  (logic 3.861ns, net 7.419ns, 34% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_61.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_61.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.b[1]                        net  (fanout = 17)      0.879 r     3.301
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.431 r     3.732
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.200
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.624
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.362
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.786
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.389
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.813
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.407
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.831
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.287
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.695
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.163
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.571
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.066
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.490
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.093
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.298
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr                        net  (fanout = 29)      1.115 r    13.413
 Buzzer/TunePWM_BGM/PWM_n1_syn_253                           path2reg                0.143      13.556
 Arrival time                                                                       13.556                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.clk (u_logic/SCLK)        net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.356ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.373 ns                                                        
 Start Point:             Buzzer/reg0_syn_47.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.263ns  (logic 3.778ns, net 7.485ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_47.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_47.q[0]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.c[1]                        net  (fanout = 17)      0.945 r     3.367
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.348 r     3.715
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     4.183
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.607
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.345
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.769
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.372
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.796
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.390
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.814
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.270
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.678
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     9.146
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.554
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    11.049
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.473
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    12.076
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.281
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr                        net  (fanout = 29)      1.115 r    13.396
 Buzzer/TunePWM_BGM/PWM_n1_syn_253                           path2reg                0.143      13.539
 Arrival time                                                                       13.539                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.clk (u_logic/SCLK)        net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.373ns          

---------------------------------------------------------------------------------------------------------

 Slack (recovery check):  8.563 ns                                                        
 Start Point:             Buzzer/reg0_syn_59.clk (rising edge triggered by clock clk)     
 End Point:               Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Slow                                                            
 Data Path Delay:         11.073ns  (logic 3.692ns, net 7.381ns, 33% logic)               
 Logic Levels:            9 ( LUT5=5 LUT4=3 LUT3=1 )                                      

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/reg0_syn_59.clk (u_logic/SCLK)                       net                     2.276       2.276      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       2.276
---------------------------------------------------------------------------------------------------------
 Buzzer/reg0_syn_59.q[1]                                     clk2q                   0.146 r     2.422
 Buzzer/BeatCnt_BGM/reg0_syn_162.d[1]                        net  (fanout = 18)      0.841 r     3.263
 Buzzer/BeatCnt_BGM/reg0_syn_162.f[1]                        cell (LUT4)             0.262 r     3.525
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[1]                        net  (fanout = 2)       0.468 r     3.993
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[1]                        cell (LUT5)             0.424 r     4.417
 Buzzer/BeatCnt_BGM/reg0_syn_154.a[0]                        net  (fanout = 1)       0.738 r     5.155
 Buzzer/BeatCnt_BGM/reg0_syn_154.f[0]                        cell (LUT5)             0.424 r     5.579
 Buzzer/BeatCnt_BGM/reg0_syn_157.a[0]                        net  (fanout = 1)       0.603 r     6.182
 Buzzer/BeatCnt_BGM/reg0_syn_157.f[0]                        cell (LUT5)             0.424 r     6.606
 Buzzer/BeatCnt_BGM/reg0_syn_151.a[1]                        net  (fanout = 1)       0.594 r     7.200
 Buzzer/BeatCnt_BGM/reg0_syn_151.f[1]                        cell (LUT5)             0.424 r     7.624
 Buzzer/BeatCnt_BGM/reg0_syn_171.a[1]                        net  (fanout = 1)       0.456 r     8.080
 Buzzer/BeatCnt_BGM/reg0_syn_171.f[1]                        cell (LUT4)             0.408 r     8.488
 Buzzer/BeatCnt_BGM/rst_n_syn_168.a[1]                       net  (fanout = 1)       0.468 r     8.956
 Buzzer/BeatCnt_BGM/rst_n_syn_168.f[1]                       cell (LUT4)             0.408 r     9.364
 differentiator/filter/reg24_syn_55.a[0]                     net  (fanout = 3)       1.495 r    10.859
 differentiator/filter/reg24_syn_55.f[0]                     cell (LUT5)             0.424 r    11.283
 differentiator/filter/reg25_syn_44.d[0]                     net  (fanout = 2)       0.603 r    11.886
 differentiator/filter/reg25_syn_44.f[0]                     cell (LUT3)             0.205 r    12.091
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.sr                        net  (fanout = 29)      1.115 r    13.206
 Buzzer/TunePWM_BGM/PWM_n1_syn_253                           path2reg                0.143      13.349
 Arrival time                                                                       13.349                  (9 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 Buzzer/TunePWM_BGM/PWM_n1_syn_253.clk (u_logic/SCLK)        net                     2.045       2.045      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                 20.000      22.045
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                      -0.300      21.745
 clock uncertainty                                                                  -0.000      21.745
 clock recovergence pessimism                                                        0.167      21.912
 Required time                                                                      21.912            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               8.563ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point u_spi_master/u_txfifo/reg1_syn_36 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.138 ns                                                        
 Start Point:             cpuresetn_reg_syn_114.clk (rising edge triggered by clock clk)  
 End Point:               u_spi_master/u_txfifo/reg1_syn_36.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.196ns, net 0.240ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 cpuresetn_reg_syn_114.clk (u_logic/SCLK)                    net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 cpuresetn_reg_syn_114.q[0]                                  clk2q                   0.109 r     2.047
 u_spi_master/u_txfifo/reg1_syn_36.sr                        net  (fanout = 39)      0.240 r     2.287
 u_spi_master/u_txfifo/reg1_syn_36                           path2reg                0.087       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_spi_master/u_txfifo/reg1_syn_36.clk (u_logic/SCLK)        net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.147       2.236
 Required time                                                                       2.236            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.138ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_spi_master/u_spictrl/u_txreg/data_int_next[4]_syn_45 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.138 ns                                                        
 Start Point:             cpuresetn_reg_syn_114.clk (rising edge triggered by clock clk)  
 End Point:               u_spi_master/u_spictrl/u_txreg/data_int_next[4]_syn_45.sr (rising edge triggered by clock clk)
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.196ns, net 0.240ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 cpuresetn_reg_syn_114.clk (u_logic/SCLK)                    net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 cpuresetn_reg_syn_114.q[0]                                  clk2q                   0.109 r     2.047
 u_spi_master/u_spictrl/u_txreg/data_int_next[4]_syn_45.sr   net  (fanout = 39)      0.240 r     2.287
 u_spi_master/u_spictrl/u_txreg/data_int_next[4]_syn_45      path2reg                0.087       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_spi_master/u_spictrl/u_txreg/data_int_next[4]_syn_45.clk (u_logic/SCLK) net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.147       2.236
 Required time                                                                       2.236            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.138ns          

---------------------------------------------------------------------------------------------------------

Paths for end point u_logic/O5vhu6_syn_62 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.154 ns                                                        
 Start Point:             u_logic/Qijpw6_reg_syn_431.clk (rising edge triggered by clock clk)
 End Point:               u_logic/O5vhu6_syn_62.sr (rising edge triggered by clock clk)   
 Clock group:             clk                                                             
 Process:                 Fast                                                            
 Data Path Delay:         0.436ns  (logic 0.196ns, net 0.240ns, 44% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/Qijpw6_reg_syn_431.clk (u_logic/SCLK)               net                     1.938       1.938      ../../../rtl/cortexm0ds_logic.v(73)
 launch clock edge                                                                   0.000       1.938
---------------------------------------------------------------------------------------------------------
 u_logic/Qijpw6_reg_syn_431.q[0]                             clk2q                   0.109 r     2.047
 u_logic/O5vhu6_syn_62.sr                                    net  (fanout = 51)      0.240 r     2.287
 u_logic/O5vhu6_syn_62                                       path2reg                0.087       2.374
 Arrival time                                                                        2.374                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 PLL/pll_inst.clkc[3]                                                                0.000       0.000                    
 u_logic/O5vhu6_syn_62.clk (u_logic/SCLK)                    net                     2.130       2.130      ../../../rtl/cortexm0ds_logic.v(73)
 capture clock edge                                                                  0.000       2.130
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       2.383
 clock uncertainty                                                                   0.000       2.383
 clock recovergence pessimism                                                       -0.163       2.220
 Required time                                                                       2.220            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.154ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: rgmii_rxcl                                               
Clock = rgmii_rxcl, period 8ns, rising at 0ns, falling at 4ns

312 endpoints analyzed totally, and 8880 paths analyzed
7 errors detected : 7 setup errors (TNS = -33.118), 0 hold errors (TNS = 0.000)
Minimum period is 16.834ns
---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_49 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.417 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.954ns  (logic 5.567ns, net 1.387ns, 80% logic)                
 Logic Levels:            3 ( LUT5=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[3]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/mux50_syn_912.a[1]                net  (fanout = 2)       0.377 r    10.328
 ethernet/Ethernet_TX_Inst/mux50_syn_912.fx[0]               cell (LUT5)             0.618 r    10.946
 ethernet/Ethernet_TX_Inst/mux50_syn_915.a[1]                net  (fanout = 2)       0.505 r    11.451
 ethernet/Ethernet_TX_Inst/mux50_syn_915.fx[0]               cell (LUT5)             0.618 r    12.069
 ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1]                  net  (fanout = 1)       0.505 r    12.574
 ethernet/Ethernet_TX_Inst/reg0_syn_49                       path2reg1 (LUT3)        0.371      12.945
 Arrival time                                                                       12.945                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_49.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.417ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.417 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.954ns  (logic 5.567ns, net 1.387ns, 80% logic)                
 Logic Levels:            3 ( LUT5=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[3]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/mux50_syn_912.a[0]                net  (fanout = 2)       0.377 r    10.328
 ethernet/Ethernet_TX_Inst/mux50_syn_912.fx[0]               cell (LUT5)             0.618 r    10.946
 ethernet/Ethernet_TX_Inst/mux50_syn_915.a[1]                net  (fanout = 2)       0.505 r    11.451
 ethernet/Ethernet_TX_Inst/mux50_syn_915.fx[0]               cell (LUT5)             0.618 r    12.069
 ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1]                  net  (fanout = 1)       0.505 r    12.574
 ethernet/Ethernet_TX_Inst/reg0_syn_49                       path2reg1 (LUT3)        0.371      12.945
 Arrival time                                                                       12.945                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_49.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.417ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -4.417 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.954ns  (logic 5.567ns, net 1.387ns, 80% logic)                
 Logic Levels:            3 ( LUT5=2 LUT3=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[3]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/mux50_syn_912.a[1]                net  (fanout = 2)       0.377 r    10.328
 ethernet/Ethernet_TX_Inst/mux50_syn_912.fx[0]               cell (LUT5)             0.618 r    10.946
 ethernet/Ethernet_TX_Inst/mux50_syn_915.a[0]                net  (fanout = 2)       0.505 r    11.451
 ethernet/Ethernet_TX_Inst/mux50_syn_915.fx[0]               cell (LUT5)             0.618 r    12.069
 ethernet/Ethernet_TX_Inst/reg0_syn_49.d[1]                  net  (fanout = 1)       0.505 r    12.574
 ethernet/Ethernet_TX_Inst/reg0_syn_49                       path2reg1 (LUT3)        0.371      12.945
 Arrival time                                                                       12.945                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_49.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.417ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_46 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.389 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_46.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.926ns  (logic 5.350ns, net 1.576ns, 77% logic)                
 Logic Levels:            3 ( LUT5=2 LUT4=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[1]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_63.a[0]          net  (fanout = 1)       0.526 r    10.477
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_63.f[0]          cell (LUT5)             0.424 r    10.901
 ethernet/Ethernet_TX_Inst/mux50_syn_908.a[1]                net  (fanout = 1)       0.594 r    11.495
 ethernet/Ethernet_TX_Inst/mux50_syn_908.f[1]                cell (LUT5)             0.424 r    11.919
 ethernet/Ethernet_TX_Inst/reg0_syn_46.a[0]                  net  (fanout = 1)       0.456 r    12.375
 ethernet/Ethernet_TX_Inst/reg0_syn_46                       path2reg0 (LUT4)        0.542      12.917
 Arrival time                                                                       12.917                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_46.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.389ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.136 ns                                                        
 Start Point:             ethernet/fifo1/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_46.a[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         5.673ns  (logic 4.850ns, net 0.823ns, 85% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo1/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo1/fifo_inst_syn_2.doa[1]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/mux50_syn_908.c[1]                net  (fanout = 1)       0.367 r    10.318
 ethernet/Ethernet_TX_Inst/mux50_syn_908.f[1]                cell (LUT5)             0.348 r    10.666
 ethernet/Ethernet_TX_Inst/reg0_syn_46.a[0]                  net  (fanout = 1)       0.456 r    11.122
 ethernet/Ethernet_TX_Inst/reg0_syn_46                       path2reg0 (LUT4)        0.542      11.664
 Arrival time                                                                       11.664                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_46.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.136ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg0_syn_52 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check):    -4.382 ns                                                        
 Start Point:             ethernet/fifo2/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_52.a[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         6.919ns  (logic 5.334ns, net 1.585ns, 77% logic)                
 Logic Levels:            3 ( LUT4=2 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo2/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo2/fifo_inst_syn_2.doa[6]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/mux50_syn_940.a[0]                net  (fanout = 1)       0.526 r    10.477
 ethernet/Ethernet_TX_Inst/mux50_syn_940.f[0]                cell (LUT4)             0.424 r    10.901
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.a[0]            net  (fanout = 1)       0.603 r    11.504
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.f[0]            cell (LUT5)             0.424 r    11.928
 ethernet/Ethernet_TX_Inst/reg0_syn_52.a[1]                  net  (fanout = 1)       0.456 r    12.384
 ethernet/Ethernet_TX_Inst/reg0_syn_52                       path2reg1 (LUT4)        0.526      12.910
 Arrival time                                                                       12.910                  (3 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -4.382ns          

---------------------------------------------------------------------------------------------------------

 Slack (setup check):    -3.351 ns                                                        
 Start Point:             ethernet/fifo1/fifo_inst_syn_2.clkr (rising edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg0_syn_52.a[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         5.888ns  (logic 4.917ns, net 0.971ns, 83% logic)                
 Logic Levels:            2 ( LUT4=1 LUT5=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.660       1.660                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.526       2.186      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.262       2.448                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.448      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.448                    
 ethernet/fifo1/fifo_inst_syn_2.clkr (ethernet/u1/gmii_rx_clk_in_syn_3) net                     3.543       5.991      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 launch clock edge                                                                   0.000       5.991
---------------------------------------------------------------------------------------------------------
 ethernet/fifo1/fifo_inst_syn_2.doa[6]                       clk2q                   3.960 r     9.951
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.b[0]            net  (fanout = 1)       0.515 r    10.466
 ethernet/Ethernet_TX_Inst/E_TXD_n[0]_syn_39.f[0]            cell (LUT5)             0.431 r    10.897
 ethernet/Ethernet_TX_Inst/reg0_syn_52.a[1]                  net  (fanout = 1)       0.456 r    11.353
 ethernet/Ethernet_TX_Inst/reg0_syn_52                       path2reg1 (LUT4)        0.526      11.879
 Arrival time                                                                       11.879                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.647       1.647                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.647      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.647                    
 ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (rgmii_rxc_syn_4) net                     2.984       4.631      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.631
---------------------------------------------------------------------------------------------------------
 cell setup                                                                         -0.116       8.515
 clock uncertainty                                                                  -0.000       8.515
 clock recovergence pessimism                                                        0.013       8.528
 Required time                                                                       8.528            
---------------------------------------------------------------------------------------------------------
 Slack                                                                              -3.351ns          

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/u1/reg1_syn_26 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.436 ns                                                        
 Start Point:             SNR_reader/filtered_sum[5]_syn_224.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/u1/reg1_syn_26.mi[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.545ns  (logic 0.204ns, net 0.341ns, 37% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 SNR_reader/filtered_sum[5]_syn_224.clk (rgmii_rxc_syn_4)    net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 SNR_reader/filtered_sum[5]_syn_224.q[0]                     clk2q                   0.109 r     8.046
 ethernet/u1/reg1_syn_26.mi[0]                               net  (fanout = 1)       0.341 r     8.387
 ethernet/u1/reg1_syn_26                                     path2reg0               0.095       8.482
 Arrival time                                                                        8.482                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/u1/reg1_syn_26.clk (rgmii_rxc_syn_4)               net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.436ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69 (13 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.448 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/newcrc[13]_syn_13.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.d[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.541ns  (logic 0.325ns, net 0.216ns, 60% logic)                
 Logic Levels:            1 ( LUT4=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/newcrc[13]_syn_13.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/newcrc[13]_syn_13.q[0]            clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.d[0]          net  (fanout = 3)       0.216 r     8.262
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69               path2reg0 (LUT4)        0.216       8.478
 Arrival time                                                                        8.478                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.357       8.030
 Required time                                                                       8.030            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.448ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.472 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg3_syn_171.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.c[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.565ns  (logic 0.587ns, net 0.978ns, 37% logic)                
 Logic Levels:            2 ( LUT4=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg3_syn_171.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg3_syn_171.q[0]                 clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.c[1]           net  (fanout = 2)       0.331 r     8.377
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.f[1]           cell (LUT2)             0.237 r     8.614
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.c[0]          net  (fanout = 8)       0.647 r     9.261
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69               path2reg0 (LUT4)        0.241       9.502
 Arrival time                                                                        9.502                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.357       8.030
 Required time                                                                       8.030            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.472ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.685 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.c[0] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.794ns  (logic 0.529ns, net 1.265ns, 29% logic)                
 Logic Levels:            2 ( LUT4=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg0_syn_52.q[1]                  clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.d[1]           net  (fanout = 4)       0.618 r     8.664
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.f[1]           cell (LUT2)             0.179 r     8.843
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.c[0]          net  (fanout = 8)       0.647 r     9.490
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69               path2reg0 (LUT4)        0.241       9.731
 Arrival time                                                                        9.731                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/E_TXD_n_b[7]_syn_69.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.685ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_181 (7 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check):      0.466 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg3_syn_168.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_181.c[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.575ns  (logic 0.350ns, net 0.225ns, 60% logic)                
 Logic Levels:            1 ( LUT3=1 )                                                    

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg3_syn_168.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg3_syn_168.q[0]                 clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_181.c[1]                 net  (fanout = 2)       0.225 r     8.271
 ethernet/Ethernet_TX_Inst/reg3_syn_181                      path2reg1 (LUT3)        0.241       8.512
 Arrival time                                                                        8.512                  (1 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_181.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.466ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.527 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg3_syn_171.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_181.b[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.620ns  (logic 0.665ns, net 0.955ns, 41% logic)                
 Logic Levels:            2 ( LUT3=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg3_syn_171.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg3_syn_171.q[0]                 clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.c[1]           net  (fanout = 2)       0.331 r     8.377
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.f[1]           cell (LUT2)             0.237 r     8.614
 ethernet/Ethernet_TX_Inst/reg3_syn_181.b[1]                 net  (fanout = 8)       0.624 r     9.238
 ethernet/Ethernet_TX_Inst/reg3_syn_181                      path2reg1 (LUT3)        0.319       9.557
 Arrival time                                                                        9.557                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_181.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.357       8.030
 Required time                                                                       8.030            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.527ns          

---------------------------------------------------------------------------------------------------------

 Slack (hold check):      1.740 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_181.b[1] (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         1.849ns  (logic 0.607ns, net 1.242ns, 32% logic)                
 Logic Levels:            2 ( LUT3=1 LUT2=1 )                                             

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/reg0_syn_52.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/reg0_syn_52.q[1]                  clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.d[1]           net  (fanout = 4)       0.618 r     8.664
 ethernet/Ethernet_TX_Inst/E_TXD_n[4]_syn_162.f[1]           cell (LUT2)             0.179 r     8.843
 ethernet/Ethernet_TX_Inst/reg3_syn_181.b[1]                 net  (fanout = 8)       0.624 r     9.467
 ethernet/Ethernet_TX_Inst/reg3_syn_181                      path2reg1 (LUT3)        0.319       9.786
 Arrival time                                                                        9.786                  (2 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_181.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell hold                                                                           0.061       8.387
 clock uncertainty                                                                   0.000       8.387
 clock recovergence pessimism                                                       -0.341       8.046
 Required time                                                                       8.046            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               1.740ns          

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point rgmii_txc_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.800 ns                                                        
 Start Point:             SNR_reader/SNR_reg_b1_n301_syn_19.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_txc_syn_2.rst (rising edge triggered by clock rgmii_rxcl) 
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.608ns  (logic 0.146ns, net 1.462ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 SNR_reader/SNR_reg_b1_n301_syn_19.clk (rgmii_rxc_syn_4)     net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 SNR_reader/SNR_reg_b1_n301_syn_19.q[0]                      clk2q                   0.146 r     9.299
 rgmii_txc_syn_2.rst                                         net  (fanout = 19)      1.462 r    10.761
 rgmii_txc_syn_2                                             path2reg                0.000      10.761
 Arrival time                                                                       10.761                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.472       1.965      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.235       2.200                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.200      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.200                    
 rgmii_txc_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)    net                     2.993       5.193      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.193
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.223
 clock uncertainty                                                                  -0.000      13.223
 clock recovergence pessimism                                                        0.338      13.561
 Required time                                                                      13.561            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.800ns          

---------------------------------------------------------------------------------------------------------

Paths for end point rgmii_td[2]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.800 ns                                                        
 Start Point:             SNR_reader/SNR_reg_b1_n301_syn_19.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_td[2]_syn_2.rst (rising edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.608ns  (logic 0.146ns, net 1.462ns, 9% logic)                 
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 SNR_reader/SNR_reg_b1_n301_syn_19.clk (rgmii_rxc_syn_4)     net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 SNR_reader/SNR_reg_b1_n301_syn_19.q[0]                      clk2q                   0.146 r     9.299
 rgmii_td[2]_syn_2.rst                                       net  (fanout = 19)      1.462 r    10.761
 rgmii_td[2]_syn_2                                           path2reg                0.000      10.761
 Arrival time                                                                       10.761                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.472       1.965      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.235       2.200                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.200      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.200                    
 rgmii_td[2]_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)  net                     2.993       5.193      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.193
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.223
 clock uncertainty                                                                  -0.000      13.223
 clock recovergence pessimism                                                        0.338      13.561
 Required time                                                                      13.561            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.800ns          

---------------------------------------------------------------------------------------------------------

Paths for end point rgmii_td[0]_syn_2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check):  2.996 ns                                                        
 Start Point:             SNR_reader/SNR_reg_b1_n301_syn_19.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               rgmii_td[0]_syn_2.rst (rising edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Slow                                                            
 Data Path Delay:         1.412ns  (logic 0.146ns, net 1.266ns, 10% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.831       1.831                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.831      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.831                    
 SNR_reader/SNR_reg_b1_n301_syn_19.clk (rgmii_rxc_syn_4)     net                     3.322       5.153      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       9.153
---------------------------------------------------------------------------------------------------------
 SNR_reader/SNR_reg_b1_n301_syn_19.q[0]                      clk2q                   0.146 r     9.299
 rgmii_td[0]_syn_2.rst                                       net  (fanout = 19)      1.266 r    10.565
 rgmii_td[0]_syn_2                                           path2reg                0.000      10.565
 Arrival time                                                                       10.565                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.493       1.493                    
 ethernet/u1/gmii_rx_clk_in_syn_7.d[1] (rgmii_rxc_dup_1)     net                     0.472       1.965      ../../../rtl/SDR_Pad.v(44)
 ethernet/u1/gmii_rx_clk_in_syn_7.f[1]                       cell (LUT2)             0.235       2.200                    
 ethernet/u1/gmii_rx_clk_in_syn_2.clki (ethernet/u1/gmii_rx_clk_in) net                     0.000       2.200      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 ethernet/u1/gmii_rx_clk_in_syn_2.clko                       cell (GCLK)             0.000       2.200                    
 rgmii_td[0]_syn_2.osclk (ethernet/u1/gmii_rx_clk_in_syn_3)  net                     2.993       5.193      ../../../rtl/ethernet/util_gmii_to_rgmii_new.v(30)
 capture clock edge                                                                  8.000      13.193
---------------------------------------------------------------------------------------------------------
 cell recovery                                                                       0.030      13.223
 clock uncertainty                                                                  -0.000      13.223
 clock recovergence pessimism                                                        0.338      13.561
 Required time                                                                      13.561            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               2.996ns          

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_174 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.466 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_174.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.767ns  (logic 0.196ns, net 0.571ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_174.sr                   net  (fanout = 21)      0.571 r     8.617
 ethernet/Ethernet_TX_Inst/reg3_syn_174                      path2reg                0.087       8.704
 Arrival time                                                                        8.704                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_174.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.466ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_171 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.466 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_171.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.767ns  (logic 0.196ns, net 0.571ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_171.sr                   net  (fanout = 21)      0.571 r     8.617
 ethernet/Ethernet_TX_Inst/reg3_syn_171                      path2reg                0.087       8.704
 Arrival time                                                                        8.704                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_171.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.466ns          

---------------------------------------------------------------------------------------------------------

Paths for end point ethernet/Ethernet_TX_Inst/reg3_syn_184 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check):   0.466 ns                                                        
 Start Point:             ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (falling edge triggered by clock rgmii_rxcl)
 End Point:               ethernet/Ethernet_TX_Inst/reg3_syn_184.sr (falling edge triggered by clock rgmii_rxcl)
 Clock group:             rgmii_rxcl                                                      
 Process:                 Fast                                                            
 Data Path Delay:         0.767ns  (logic 0.196ns, net 0.571ns, 25% logic)                
 Logic Levels:            0                                                               

 Point                                                       Type                     Incr        Path
---------------------------------------------------------------------------------------------------------
 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.311       1.311                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.311      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.311                    
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.clk (rgmii_rxc_syn_4) net                     2.626       3.937      ../../../rtl/SDR_Pad.v(44)
 launch clock edge                                                                   4.000       7.937
---------------------------------------------------------------------------------------------------------
 ethernet/Ethernet_TX_Inst/crc_en_reg_syn_5.q[0]             clk2q                   0.109 r     8.046
 ethernet/Ethernet_TX_Inst/reg3_syn_184.sr                   net  (fanout = 21)      0.571 r     8.617
 ethernet/Ethernet_TX_Inst/reg3_syn_184                      path2reg                0.087       8.704
 Arrival time                                                                        8.704                  (0 lvl)       

 source latency                                                                      0.000       0.000                    
 rgmii_rxc                                                                           0.000       0.000                    
 rgmii_rxc_syn_2.ipad                                        hier                    0.000       0.000                    
 rgmii_rxc_syn_2.di                                          cell (PAD)              1.441       1.441                    
 rgmii_rxc_syn_3.clki (rgmii_rxc_dup_1)                      net                     0.000       1.441      ../../../rtl/SDR_Pad.v(44)
 rgmii_rxc_syn_3.clko                                        cell (GCLK)             0.000       1.441                    
 ethernet/Ethernet_TX_Inst/reg3_syn_184.clk (rgmii_rxc_syn_4) net                     2.885       4.326      ../../../rtl/SDR_Pad.v(44)
 capture clock edge                                                                  4.000       8.326
---------------------------------------------------------------------------------------------------------
 cell removal                                                                        0.253       8.579
 clock uncertainty                                                                   0.000       8.579
 clock recovergence pessimism                                                       -0.341       8.238
 Required time                                                                       8.238            
---------------------------------------------------------------------------------------------------------
 Slack                                                                               0.466ns          

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: more than 1,000,000,000 (STA coverage = 96.26%)
Timing violations: 16 setup errors, and 0 hold errors.
Minimal setup slack: -38.714, minimal hold slack: 0.133

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  clk (50.0MHz)                                 58.714ns      17.032MHz        0.326ns      2314     -838.669ns
	  filter_clkl (500.0KHz)                         1.945us     514.000KHz        0.326ns       323        0.000ns
	  rgmii_rxcl (125.0MHz)                         16.834ns      59.404MHz        1.409ns        72      -33.118ns
	  adc_clkl (16.0MHz)                             1.820ns     549.451MHz        0.326ns        15        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path


Warning: No clock constraint on 10 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	ledwater/light_clk_syn_6
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2

	Exceptions:
		Check Type:	MAX
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ]         
		             15     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {adc_clkl} ]         
		              2     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {filter_clkl} ]      
		             11     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {clk} ]      
		             72     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {rgmii_rxcl} ]

		Check Type:	MIN
		----------------------------------------------------------------------------------------------------
		       Path Num     Constraint                                                                      
		              0     set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ]         
		             15     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {adc_clkl} ]         
		              2     set_false_path -from [ get_clocks {clk} ] -to [ get_clocks {filter_clkl} ]      
		             11     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {clk} ]      
		             72     set_false_path -from [ get_clocks {filter_clkl} ] -to [ get_clocks {rgmii_rxcl} ]

---------------------------------------------------------------------------------------------------------
