Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 18 16:45:56 2023
| Host         : DESKTOP-0VDC3AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : xa7a35t-cpg236
| Speed File   : -1I  PRODUCTION 1.16 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1920)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (138)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1920)
---------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: res (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: hPos_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vPos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (138)
--------------------------------
 There are 138 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.259    -1075.598                    598                  683        0.013        0.000                      0                  683        3.000        0.000                       0                   207  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk_divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1      {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_1      {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_1      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1           31.442        0.000                      0                  593        0.352        0.000                      0                  593       19.500        0.000                       0                   173  
  clk_out2_clk_wiz_1           16.449        0.000                      0                  329        0.867        0.000                      0                  329       12.000        0.000                       0                   141  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                     6.550        0.000                      0                   28        0.090        0.000                      0                   28        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -4.259     -803.076                    497                  593        0.315        0.000                      0                  593  
sys_clk_pin         clk_out1_clk_wiz_1        1.474        0.000                      0                  122        0.878        0.000                      0                  122  
clk_out1_clk_wiz_1  clk_out2_clk_wiz_1       -3.956     -414.106                    205                  329        0.013        0.000                      0                  329  
sys_clk_pin         clk_out2_clk_wiz_1       -3.384     -276.738                    122                  122        0.808        0.000                      0                  122  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_divider/inst/clk_in1
  To Clock:  clk_divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       31.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[0])
                                                      4.218     6.220 r  addra1/PCOUT[0]
                         net (fo=1, routed)           0.002     6.222    addra1_n_158
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[10])
                                                      4.218     6.220 r  addra1/PCOUT[10]
                         net (fo=1, routed)           0.002     6.222    addra1_n_148
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[11])
                                                      4.218     6.220 r  addra1/PCOUT[11]
                         net (fo=1, routed)           0.002     6.222    addra1_n_147
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[12])
                                                      4.218     6.220 r  addra1/PCOUT[12]
                         net (fo=1, routed)           0.002     6.222    addra1_n_146
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[13])
                                                      4.218     6.220 r  addra1/PCOUT[13]
                         net (fo=1, routed)           0.002     6.222    addra1_n_145
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[14])
                                                      4.218     6.220 r  addra1/PCOUT[14]
                         net (fo=1, routed)           0.002     6.222    addra1_n_144
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[15])
                                                      4.218     6.220 r  addra1/PCOUT[15]
                         net (fo=1, routed)           0.002     6.222    addra1_n_143
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[16])
                                                      4.218     6.220 r  addra1/PCOUT[16]
                         net (fo=1, routed)           0.002     6.222    addra1_n_142
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[17])
                                                      4.218     6.220 r  addra1/PCOUT[17]
                         net (fo=1, routed)           0.002     6.222    addra1_n_141
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    

Slack (MET) :             31.442ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 39.313 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    -0.155ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068    -3.409    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124    -3.285 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.565    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.469 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.917    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.399 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    -0.109    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[18])
                                                      4.218     6.220 r  addra1/PCOUT[18]
                         net (fo=1, routed)           0.002     6.222    addra1_n_140
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    39.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.155    39.158    
                         clock uncertainty           -0.095    39.063    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    37.663    addra_reg
  -------------------------------------------------------------------
                         required time                         37.663    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                 31.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.630ns (29.229%)  route 1.525ns (70.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.759    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.174 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           1.525     1.351    douta[1]
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.396 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     1.396    B[0]_i_1_n_5
    SLICE_X6Y33          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.857     0.696    CLK_BUFG
    SLICE_X6Y33          FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.227     0.924    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.120     1.044    B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.675ns (31.721%)  route 1.453ns (68.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.747    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.162 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           0.844     0.682    douta[5]
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.045     0.727 f  R[0]_i_2/O
                         net (fo=1, routed)           0.609     1.336    R[0]_i_2_n_5
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.045     1.381 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     1.381    R[0]_i_1_n_5
    SLICE_X7Y38          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.862     0.701    CLK_BUFG
    SLICE_X7Y38          FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.227     0.929    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.091     1.020    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.675ns (29.730%)  route 1.595ns (70.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.752    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.167 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           0.926     0.758    douta[3]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.803 f  G[0]_i_2/O
                         net (fo=1, routed)           0.670     1.473    G[0]_i_2_n_5
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.045     1.518 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     1.518    G[0]_i_1_n_5
    SLICE_X7Y37          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.699    CLK_BUFG
    SLICE_X7Y37          FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.227     0.927    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.019    G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.675ns (29.120%)  route 1.643ns (70.880%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.747    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.162 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           0.842     0.680    douta[5]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045     0.725 r  R[1]_i_2/O
                         net (fo=1, routed)           0.801     1.526    R[1]_i_2_n_5
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.571 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     1.571    R[1]_i_1_n_5
    SLICE_X6Y38          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.862     0.701    CLK_BUFG
    SLICE_X6Y38          FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.227     0.929    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120     1.049    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.743ns (31.868%)  route 1.588ns (68.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.599    -0.756    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.171 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.189     1.018    douta[7]
    SLICE_X6Y38          LUT5 (Prop_lut5_I4_O)        0.045     1.063 r  R[2]_i_2/O
                         net (fo=1, routed)           0.399     1.462    R[2]_i_2_n_5
    SLICE_X5Y37          LUT6 (Prop_lut6_I0_O)        0.113     1.575 r  R[2]_i_1/O
                         net (fo=1, routed)           0.000     1.575    R[2]_i_1_n_5
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.699    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.227     0.927    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.018    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.675ns (28.264%)  route 1.713ns (71.736%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    -0.749ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.606    -0.749    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.164 f  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=4, routed)           1.173     1.009    douta[4]
    SLICE_X7Y36          LUT4 (Prop_lut4_I0_O)        0.045     1.054 f  G[2]_i_3/O
                         net (fo=1, routed)           0.540     1.594    G[2]_i_3_n_5
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.639 r  G[2]_i_1/O
                         net (fo=1, routed)           0.000     1.639    G[2]_i_1_n_5
    SLICE_X5Y36          FDRE                                         r  G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.859     0.698    CLK_BUFG
    SLICE_X5Y36          FDRE                                         r  G_reg[2]/C
                         clock pessimism              0.227     0.926    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.017    G_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 0.736ns (30.301%)  route 1.693ns (69.699%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    -0.750ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.605    -0.750    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.165 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           1.113     0.948    douta[2]
    SLICE_X7Y36          LUT5 (Prop_lut5_I0_O)        0.044     0.992 r  G[1]_i_2/O
                         net (fo=1, routed)           0.580     1.572    G[1]_i_2_n_5
    SLICE_X7Y37          LUT5 (Prop_lut5_I0_O)        0.107     1.679 r  G[1]_i_1/O
                         net (fo=1, routed)           0.000     1.679    G[1]_i_1_n_5
    SLICE_X7Y37          FDRE                                         r  G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.699    CLK_BUFG
    SLICE_X7Y37          FDRE                                         r  G_reg[1]/C
                         clock pessimism              0.227     0.927    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.091     1.018    G_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.675ns (26.740%)  route 1.849ns (73.260%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.598    -0.757    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.172 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           1.239     1.067    douta[0]
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.112 r  B[1]_i_2/O
                         net (fo=1, routed)           0.610     1.722    B[1]_i_2_n_5
    SLICE_X6Y33          LUT5 (Prop_lut5_I0_O)        0.045     1.767 r  B[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    B[1]_i_1_n_5
    SLICE_X6Y33          FDRE                                         r  B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.857     0.696    CLK_BUFG
    SLICE_X6Y33          FDRE                                         r  B_reg[1]/C
                         clock pessimism              0.227     0.924    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.121     1.045    B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 startH_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startH_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.251ns (25.743%)  route 0.724ns (74.257%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.278    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.419 r  startH_reg[22]/Q
                         net (fo=2, routed)           0.724     1.143    btn_Left/startH_reg[20]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.188 r  btn_Left/startH[21]_i_8/O
                         net (fo=1, routed)           0.000     1.188    btn_Left/startH[21]_i_8_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.253 r  btn_Left/startH_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.253    btn_Left_n_28
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.670    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
                         clock pessimism             -0.393     0.278    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.105     0.383    startH_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 startH_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startH_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.252ns (25.829%)  route 0.724ns (74.171%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.278    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.419 r  startH_reg[19]/Q
                         net (fo=2, routed)           0.724     1.142    btn_Left/startH_reg[17]
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.187 r  btn_Left/startH[17]_i_7/O
                         net (fo=1, routed)           0.000     1.187    btn_Left/startH[17]_i_7_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.253 r  btn_Left/startH_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    btn_Left_n_23
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
                         clock pessimism             -0.392     0.278    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     0.383    startH_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.871    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y7     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y8     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y6     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6     picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y12    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33     B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y33     B_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37     G_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y37     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33     startH_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33     startH_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33     startH_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y33     startH_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y37     startH_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y37     startH_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y30    startV_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y30    startV_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y30    startV_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28    startV_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28    startV_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28    startV_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y28    startV_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y28     startV_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y29     startV_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25     vPos_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       16.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.867ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[0])
                                                      4.218     6.388 r  addra1/PCOUT[0]
                         net (fo=1, routed)           0.002     6.390    addra1_n_158
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[10])
                                                      4.218     6.388 r  addra1/PCOUT[10]
                         net (fo=1, routed)           0.002     6.390    addra1_n_148
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[11])
                                                      4.218     6.388 r  addra1/PCOUT[11]
                         net (fo=1, routed)           0.002     6.390    addra1_n_147
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[12])
                                                      4.218     6.388 r  addra1/PCOUT[12]
                         net (fo=1, routed)           0.002     6.390    addra1_n_146
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[13])
                                                      4.218     6.388 r  addra1/PCOUT[13]
                         net (fo=1, routed)           0.002     6.390    addra1_n_145
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[14])
                                                      4.218     6.388 r  addra1/PCOUT[14]
                         net (fo=1, routed)           0.002     6.390    addra1_n_144
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[15])
                                                      4.218     6.388 r  addra1/PCOUT[15]
                         net (fo=1, routed)           0.002     6.390    addra1_n_143
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[16])
                                                      4.218     6.388 r  addra1/PCOUT[16]
                         net (fo=1, routed)           0.002     6.390    addra1_n_142
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[17])
                                                      4.218     6.388 r  addra1/PCOUT[17]
                         net (fo=1, routed)           0.002     6.390    addra1_n_141
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    

Slack (MET) :             16.449ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 24.447 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253     1.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -7.229 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -5.573    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -5.477 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    -3.241    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    -3.117 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    -2.397    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.301 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    -0.748    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.230 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289     0.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000     0.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000     0.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896     2.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[18])
                                                      4.218     6.388 r  addra1/PCOUT[18]
                         net (fo=1, routed)           0.002     6.390    addra1_n_140
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    24.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.121    24.326    
                         clock uncertainty           -0.087    24.239    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    22.839    addra_reg
  -------------------------------------------------------------------
                         required time                         22.839    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                 16.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 videoOn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.408%)  route 0.772ns (80.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.590     0.367    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  videoOn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.508 r  videoOn_reg/Q
                         net (fo=9, routed)           0.772     1.280    videoOn
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.325 r  R[2]_i_1/O
                         net (fo=1, routed)           0.000     1.325    R[2]_i_1_n_5
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.777    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/C
                         clock pessimism             -0.410     0.367    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     0.458    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 startH_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.251ns (25.743%)  route 0.724ns (74.257%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[22]/Q
                         net (fo=2, routed)           0.724     1.204    btn_Left/startH_reg[20]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[21]_i_8/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[21]_i_8_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.314 r  btn_Left/startH_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.314    btn_Left_n_28
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.748    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
                         clock pessimism             -0.409     0.339    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.105     0.444    startH_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 startH_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.252ns (25.829%)  route 0.724ns (74.171%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[19]/Q
                         net (fo=2, routed)           0.724     1.204    btn_Left/startH_reg[17]
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[17]_i_7/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[17]_i_7_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.315 r  btn_Left/startH_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.315    btn_Left_n_23
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
                         clock pessimism             -0.408     0.339    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     0.444    startH_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.409ns (39.289%)  route 0.632ns (60.711%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.334    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.498 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.130    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.175 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.175    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.284 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.375 r  btn_Up/startV_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.375    btn_Up_n_18
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.743    CLK_BUFG
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/C
                         clock pessimism             -0.374     0.369    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134     0.503    startV_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 startV_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.279ns (27.727%)  route 0.727ns (72.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.560     0.337    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.501 r  startV_reg[21]/Q
                         net (fo=2, routed)           0.727     1.228    btn_Up/startV_reg[19]
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.273 r  btn_Up/startV[21]_i_9/O
                         net (fo=1, routed)           0.000     1.273    btn_Up/startV[21]_i_9_n_5
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.343 r  btn_Up/startV_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.343    btn_Up_n_29
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.828     0.745    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
                         clock pessimism             -0.408     0.337    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     0.471    startV_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.411ns (39.406%)  route 0.632ns (60.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.334ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.334    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.498 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.130    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.175 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.175    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.284 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.324 r  btn_Up/startV_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.324    btn_Up/startV_reg[13]_i_1_n_5
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.377 r  btn_Up/startV_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.377    btn_Up_n_25
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/C
                         clock pessimism             -0.374     0.370    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     0.504    startV_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 startH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.251ns (25.635%)  route 0.728ns (74.365%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.558     0.335    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.476 r  startH_reg[2]/Q
                         net (fo=3, routed)           0.728     1.204    btn_Left/startH_reg[0]
    SLICE_X9Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[1]_i_7/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[1]_i_7_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.314 r  btn_Left/startH_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.314    btn_Left_n_8
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.743    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/C
                         clock pessimism             -0.408     0.335    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     0.440    startH_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 startH_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.256ns (26.132%)  route 0.724ns (73.868%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[25]/Q
                         net (fo=2, routed)           0.724     1.203    btn_Left/startH_reg[23]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.248 r  btn_Left/startH[25]_i_9/O
                         net (fo=1, routed)           0.000     1.248    btn_Left/startH[25]_i_9_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.318 r  btn_Left/startH_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.318    btn_Left_n_33
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.748    CLK_BUFG
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/C
                         clock pessimism             -0.409     0.339    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     0.444    startH_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 startV_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.279ns (27.643%)  route 0.730ns (72.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.503 r  startV_reg[29]/Q
                         net (fo=2, routed)           0.730     1.233    btn_Up/startV_reg[27]
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.278 r  btn_Up/startV[29]_i_6/O
                         net (fo=1, routed)           0.000     1.278    btn_Up/startV[29]_i_6_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.348 r  btn_Up/startV_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.348    btn_Up_n_36
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
                         clock pessimism             -0.408     0.339    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     0.473    startV_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.473    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 startH_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.252ns (25.589%)  route 0.733ns (74.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.336ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.559     0.336    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.477 r  startH_reg[7]/Q
                         net (fo=3, routed)           0.733     1.210    btn_Left/startH_reg[5]
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.255 r  btn_Left/startH[5]_i_7/O
                         net (fo=1, routed)           0.000     1.255    btn_Left/startH[5]_i_7_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.321 r  btn_Left/startH_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    btn_Left_n_11
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/C
                         clock pessimism             -0.408     0.336    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     0.441    startH_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.880    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0   CLK_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y5   clk_divider/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         25.000      22.846     DSP48_X0Y13     addra_reg/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X6Y33     B_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X6Y33     B_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X7Y37     G_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X7Y37     G_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X5Y36     G_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X9Y32     startH_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X7Y37     G_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X7Y37     G_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y36     G_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y37     R_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y32     vPos_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y32     vPos_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y32     vPos_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y32     vPos_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y37     videoOn_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y33     B_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y33     B_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X6Y33     B_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X7Y37     G_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X7Y37     G_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X5Y36     G_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X9Y32     startH_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X9Y32     startH_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X9Y32     startH_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X9Y33     startH_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X9Y33     startH_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   clk_divider/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_divider/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Down/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.704ns (24.350%)  route 2.187ns (75.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 13.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.866     4.325    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.781 r  btn_Right/cnt_reg[11]/Q
                         net (fo=2, routed)           0.752     5.533    btn_Right/btn_Down/cnt_reg[11]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     5.657 r  btn_Right/Q1_i_2/O
                         net (fo=1, routed)           0.941     6.598    btn_Right/Q1_i_2_n_5
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.722 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.494     7.216    btn_Down/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Down/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.315    13.703    btn_Down/clk
    SLICE_X5Y25          FDRE                                         r  btn_Down/Q1_reg/C
                         clock pessimism              0.302    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    13.765    btn_Down/Q1_reg
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Left/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.704ns (24.350%)  route 2.187ns (75.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 13.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.866     4.325    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.781 r  btn_Right/cnt_reg[11]/Q
                         net (fo=2, routed)           0.752     5.533    btn_Right/btn_Down/cnt_reg[11]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     5.657 r  btn_Right/Q1_i_2/O
                         net (fo=1, routed)           0.941     6.598    btn_Right/Q1_i_2_n_5
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.722 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.494     7.216    btn_Left/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Left/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.315    13.703    btn_Left/clk
    SLICE_X5Y25          FDRE                                         r  btn_Left/Q1_reg/C
                         clock pessimism              0.302    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    13.765    btn_Left/Q1_reg
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 0.704ns (24.350%)  route 2.187ns (75.650%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.703ns = ( 13.703 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.866     4.325    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.781 r  btn_Right/cnt_reg[11]/Q
                         net (fo=2, routed)           0.752     5.533    btn_Right/btn_Down/cnt_reg[11]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     5.657 r  btn_Right/Q1_i_2/O
                         net (fo=1, routed)           0.941     6.598    btn_Right/Q1_i_2_n_5
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.722 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.494     7.216    btn_Right/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Right/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.315    13.703    btn_Right/clk
    SLICE_X5Y25          FDRE                                         r  btn_Right/Q1_reg/C
                         clock pessimism              0.302    14.006    
                         clock uncertainty           -0.035    13.970    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    13.765    btn_Right/Q1_reg
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                          -7.216    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Up/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.704ns (25.784%)  route 2.026ns (74.216%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 13.637 - 10.000 ) 
    Source Clock Delay      (SCD):    4.325ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.866     4.325    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.456     4.781 r  btn_Right/cnt_reg[11]/Q
                         net (fo=2, routed)           0.752     5.533    btn_Right/btn_Down/cnt_reg[11]
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.124     5.657 r  btn_Right/Q1_i_2/O
                         net (fo=1, routed)           0.941     6.598    btn_Right/Q1_i_2_n_5
    SLICE_X1Y26          LUT6 (Prop_lut6_I0_O)        0.124     6.722 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.333     7.055    btn_Up/eqOp
    SLICE_X3Y26          FDRE                                         r  btn_Up/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.249    13.637    btn_Up/clk
    SLICE_X3Y26          FDRE                                         r  btn_Up/Q1_reg/C
                         clock pessimism              0.302    13.939    
                         clock uncertainty           -0.035    13.904    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205    13.699    btn_Up/Q1_reg
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             7.664ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 1.692ns (75.470%)  route 0.550ns (24.530%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  btn_Right/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    btn_Right/cnt_reg[8]_i_1_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.239 r  btn_Right/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.239    btn_Right/cnt_reg[12]_i_1_n_11
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.367    13.755    btn_Right/clk
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[13]/C
                         clock pessimism              0.122    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    13.904    btn_Right/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  7.664    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 1.671ns (75.238%)  route 0.550ns (24.762%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  btn_Right/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    btn_Right/cnt_reg[8]_i_1_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.218 r  btn_Right/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.218    btn_Right/cnt_reg[12]_i_1_n_9
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.367    13.755    btn_Right/clk
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[15]/C
                         clock pessimism              0.122    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    13.904    btn_Right/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.759ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.597ns (74.384%)  route 0.550ns (25.616%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  btn_Right/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    btn_Right/cnt_reg[8]_i_1_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.144 r  btn_Right/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.144    btn_Right/cnt_reg[12]_i_1_n_10
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.367    13.755    btn_Right/clk
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[14]/C
                         clock pessimism              0.122    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    13.904    btn_Right/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.144    
  -------------------------------------------------------------------
                         slack                                  7.759    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 1.464ns (72.693%)  route 0.550ns (27.307%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.635 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.011 r  btn_Right/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.011    btn_Right/cnt_reg[4]_i_1_n_11
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.247    13.635    btn_Right/clk
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[5]/C
                         clock pessimism              0.122    13.757    
                         clock uncertainty           -0.035    13.722    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    13.784    btn_Right/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.131ns  (logic 1.581ns (74.192%)  route 0.550ns (25.808%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.755ns = ( 13.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.791 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.791    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.905 r  btn_Right/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.905    btn_Right/cnt_reg[8]_i_1_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.128 r  btn_Right/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.128    btn_Right/cnt_reg[12]_i_1_n_12
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.367    13.755    btn_Right/clk
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[12]/C
                         clock pessimism              0.122    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    13.904    btn_Right/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 btn_Right/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 1.443ns (72.405%)  route 0.550ns (27.595%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns = ( 13.635 - 10.000 ) 
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.539     3.998    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     4.454 r  btn_Right/cnt_reg[1]/Q
                         net (fo=2, routed)           0.550     5.003    btn_Right/btn_Down/cnt_reg[1]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.677 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.677    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.990 r  btn_Right/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.990    btn_Right/cnt_reg[4]_i_1_n_9
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.247    13.635    btn_Right/clk
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[7]/C
                         clock pessimism              0.122    13.757    
                         clock uncertainty           -0.035    13.722    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.062    13.784    btn_Right/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.784    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  7.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.825%)  route 0.133ns (25.175%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.879 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.933 r  btn_Right/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    btn_Right/cnt_reg[8]_i_1_n_12
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.542     1.956    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[8]/C
                         clock pessimism             -0.219     1.738    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.843    btn_Right/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.340%)  route 0.133ns (24.660%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.879 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.944 r  btn_Right/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.944    btn_Right/cnt_reg[8]_i_1_n_10
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.542     1.956    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[10]/C
                         clock pessimism             -0.219     1.738    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.843    btn_Right/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.436%)  route 0.133ns (23.564%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.879 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.969 r  btn_Right/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.969    btn_Right/cnt_reg[8]_i_1_n_9
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.542     1.956    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[11]/C
                         clock pessimism             -0.219     1.738    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.843    btn_Right/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.436%)  route 0.133ns (23.564%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.879 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.969 r  btn_Right/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.969    btn_Right/cnt_reg[8]_i_1_n_11
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.542     1.956    btn_Right/clk
    SLICE_X0Y28          FDRE                                         r  btn_Right/cnt_reg[9]/C
                         clock pessimism             -0.219     1.738    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.843    btn_Right/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Down/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.530%)  route 0.232ns (55.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     1.612    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.657 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.167     1.824    btn_Down/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Down/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.473     1.887    btn_Down/clk
    SLICE_X5Y25          FDRE                                         r  btn_Down/Q1_reg/C
                         clock pessimism             -0.219     1.669    
    SLICE_X5Y25          FDRE (Hold_fdre_C_CE)       -0.039     1.630    btn_Down/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Left/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.530%)  route 0.232ns (55.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     1.612    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.657 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.167     1.824    btn_Left/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Left/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.473     1.887    btn_Left/clk
    SLICE_X5Y25          FDRE                                         r  btn_Left/Q1_reg/C
                         clock pessimism             -0.219     1.669    
    SLICE_X5Y25          FDRE (Hold_fdre_C_CE)       -0.039     1.630    btn_Left/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.530%)  route 0.232ns (55.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     1.612    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.045     1.657 r  btn_Right/Q1_i_1/O
                         net (fo=4, routed)           0.167     1.824    btn_Right/eqOp
    SLICE_X5Y25          FDRE                                         r  btn_Right/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.473     1.887    btn_Right/clk
    SLICE_X5Y25          FDRE                                         r  btn_Right/Q1_reg/C
                         clock pessimism             -0.219     1.669    
    SLICE_X5Y25          FDRE (Hold_fdre_C_CE)       -0.039     1.630    btn_Right/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.811%)  route 0.133ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.894 r  btn_Right/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    btn_Right/cnt_reg[4]_i_1_n_12
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.399     1.813    btn_Right/clk
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[4]/C
                         clock pessimism             -0.219     1.594    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.699    btn_Right/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.561%)  route 0.133ns (23.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.879 r  btn_Right/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.879    btn_Right/cnt_reg[4]_i_1_n_5
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.918 r  btn_Right/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.918    btn_Right/cnt_reg[8]_i_1_n_5
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  btn_Right/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.972    btn_Right/cnt_reg[12]_i_1_n_12
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.470     1.884    btn_Right/clk
    SLICE_X0Y29          FDRE                                         r  btn_Right/cnt_reg[12]/C
                         clock pessimism             -0.219     1.665    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.770    btn_Right/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 btn_Right/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_Right/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.411%)  route 0.133ns (26.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.813ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.180     1.407    btn_Right/clk
    SLICE_X0Y26          FDRE                                         r  btn_Right/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.548 r  btn_Right/cnt_reg[2]/Q
                         net (fo=2, routed)           0.133     1.680    btn_Right/btn_Down/cnt_reg[2]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.840 r  btn_Right/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.840    btn_Right/cnt_reg[0]_i_1_n_5
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.905 r  btn_Right/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    btn_Right/cnt_reg[4]_i_1_n_10
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.399     1.813    btn_Right/clk
    SLICE_X0Y27          FDRE                                         r  btn_Right/cnt_reg[6]/C
                         clock pessimism             -0.219     1.594    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.699    btn_Right/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25   btn_Down/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26  btn_Down/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y26  btn_Down/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25   btn_Left/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29   btn_Left/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y29   btn_Left/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y25   btn_Right/Q1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30   btn_Right/Q2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y30   btn_Right/Q3_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y26   btn_Right/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29   btn_Left/Q2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y29   btn_Left/Q3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29   btn_Right/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29   btn_Right/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29   btn_Right/cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29   btn_Right/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26  btn_Down/Q2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26  btn_Down/Q3_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26  btn_Down/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y26  btn_Down/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30   btn_Right/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y30   btn_Right/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y26   btn_Right/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y27  btn_Up/Q2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y25   btn_Down/Q1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          497  Failing Endpoints,  Worst Slack       -4.259ns,  Total Violation     -803.076ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[0])
                                                      4.218    81.388 r  addra1/PCOUT[0]
                         net (fo=1, routed)           0.002    81.390    addra1_n_158
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[10])
                                                      4.218    81.388 r  addra1/PCOUT[10]
                         net (fo=1, routed)           0.002    81.390    addra1_n_148
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[11])
                                                      4.218    81.388 r  addra1/PCOUT[11]
                         net (fo=1, routed)           0.002    81.390    addra1_n_147
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[12])
                                                      4.218    81.388 r  addra1/PCOUT[12]
                         net (fo=1, routed)           0.002    81.390    addra1_n_146
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[13])
                                                      4.218    81.388 r  addra1/PCOUT[13]
                         net (fo=1, routed)           0.002    81.390    addra1_n_145
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[14])
                                                      4.218    81.388 r  addra1/PCOUT[14]
                         net (fo=1, routed)           0.002    81.390    addra1_n_144
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[15])
                                                      4.218    81.388 r  addra1/PCOUT[15]
                         net (fo=1, routed)           0.002    81.390    addra1_n_143
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[16])
                                                      4.218    81.388 r  addra1/PCOUT[16]
                         net (fo=1, routed)           0.002    81.390    addra1_n_142
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[17])
                                                      4.218    81.388 r  addra1/PCOUT[17]
                         net (fo=1, routed)           0.002    81.390    addra1_n_141
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    

Slack (VIOLATED) :        -4.259ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            addra_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1 rise@80.000ns - clk_out2_clk_wiz_1 rise@75.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 79.313 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.748ns = ( 74.252 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     75.000    75.000 r  
    W5                   IBUF                         0.000    75.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253    76.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    67.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    69.427    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    69.523 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           2.236    71.759    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124    71.883 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    72.603    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    72.699 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552    74.252    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518    74.770 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289    75.059    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124    75.183 r  addra1_i_20/O
                         net (fo=1, routed)           0.000    75.183    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.733 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000    75.733    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.847 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000    75.847    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.961 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000    75.961    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.274 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896    77.170    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[18])
                                                      4.218    81.388 r  addra1/PCOUT[18]
                         net (fo=1, routed)           0.002    81.390    addra1_n_140
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     80.000    80.000 r  
    W5                   IBUF                         0.000    80.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    81.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    73.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    75.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    75.099 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    76.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    77.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    77.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    77.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534    79.313    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567    78.745    
                         clock uncertainty           -0.215    78.531    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    77.131    addra_reg
  -------------------------------------------------------------------
                         required time                         77.131    
                         arrival time                         -81.390    
  -------------------------------------------------------------------
                         slack                                 -4.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 videoOn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.408%)  route 0.772ns (80.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.367ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.590     0.367    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  videoOn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.508 r  videoOn_reg/Q
                         net (fo=9, routed)           0.772     1.280    videoOn
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.325 r  R[2]_i_1/O
                         net (fo=1, routed)           0.000     1.325    R[2]_i_1_n_5
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.699    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.005     0.704    
                         clock uncertainty            0.215     0.919    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.010    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 startH_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.251ns (25.743%)  route 0.724ns (74.257%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[22]/Q
                         net (fo=2, routed)           0.724     1.204    btn_Left/startH_reg[20]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[21]_i_8/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[21]_i_8_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.314 r  btn_Left/startH_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.314    btn_Left_n_28
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.670    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
                         clock pessimism              0.006     0.676    
                         clock uncertainty            0.215     0.891    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.105     0.996    startH_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 startH_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.252ns (25.829%)  route 0.724ns (74.171%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[19]/Q
                         net (fo=2, routed)           0.724     1.204    btn_Left/startH_reg[17]
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[17]_i_7/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[17]_i_7_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.315 r  btn_Left/startH_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.315    btn_Left_n_23
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
                         clock pessimism              0.007     0.676    
                         clock uncertainty            0.215     0.891    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     0.996    startH_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.409ns (39.289%)  route 0.632ns (60.711%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    0.334ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.334    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.498 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.130    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.175 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.175    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.284 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.375 r  btn_Up/startV_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.375    btn_Up_n_18
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.665    CLK_BUFG
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/C
                         clock pessimism              0.041     0.706    
                         clock uncertainty            0.215     0.921    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134     1.055    startV_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 startV_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.279ns (27.727%)  route 0.727ns (72.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.337ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.560     0.337    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.501 r  startV_reg[21]/Q
                         net (fo=2, routed)           0.727     1.228    btn_Up/startV_reg[19]
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.273 r  btn_Up/startV[21]_i_9/O
                         net (fo=1, routed)           0.000     1.273    btn_Up/startV[21]_i_9_n_5
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.343 r  btn_Up/startV_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.343    btn_Up_n_29
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.828     0.667    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
                         clock pessimism              0.007     0.674    
                         clock uncertainty            0.215     0.889    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     1.023    startV_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.411ns (39.406%)  route 0.632ns (60.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.334ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.334    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.498 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.130    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.175 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.175    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.284 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.284    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.324 r  btn_Up/startV_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.324    btn_Up/startV_reg[13]_i_1_n_5
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.377 r  btn_Up/startV_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.377    btn_Up_n_25
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.666    CLK_BUFG
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/C
                         clock pessimism              0.041     0.707    
                         clock uncertainty            0.215     0.922    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     1.056    startV_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 startH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.251ns (25.635%)  route 0.728ns (74.365%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    0.335ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.558     0.335    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.476 r  startH_reg[2]/Q
                         net (fo=3, routed)           0.728     1.204    btn_Left/startH_reg[0]
    SLICE_X9Y30          LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  btn_Left/startH[1]_i_7/O
                         net (fo=1, routed)           0.000     1.249    btn_Left/startH[1]_i_7_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.314 r  btn_Left/startH_reg[1]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.314    btn_Left_n_8
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.665    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[2]/C
                         clock pessimism              0.007     0.672    
                         clock uncertainty            0.215     0.887    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     0.992    startH_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 startH_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.256ns (26.132%)  route 0.724ns (73.868%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.670ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     0.480 r  startH_reg[25]/Q
                         net (fo=2, routed)           0.724     1.203    btn_Left/startH_reg[23]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.248 r  btn_Left/startH[25]_i_9/O
                         net (fo=1, routed)           0.000     1.248    btn_Left/startH[25]_i_9_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.318 r  btn_Left/startH_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.318    btn_Left_n_33
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.670    CLK_BUFG
    SLICE_X9Y36          FDRE                                         r  startH_reg[25]/C
                         clock pessimism              0.006     0.676    
                         clock uncertainty            0.215     0.891    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.105     0.996    startH_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 startV_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startV_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.279ns (27.643%)  route 0.730ns (72.357%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.339ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.339    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.503 r  startV_reg[29]/Q
                         net (fo=2, routed)           0.730     1.233    btn_Up/startV_reg[27]
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.278 r  btn_Up/startV[29]_i_6/O
                         net (fo=1, routed)           0.000     1.278    btn_Up/startV[29]_i_6_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.348 r  btn_Up/startV_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.348    btn_Up_n_36
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
                         clock pessimism              0.007     0.676    
                         clock uncertainty            0.215     0.891    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     1.025    startV_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 startH_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            startH_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.252ns (25.589%)  route 0.733ns (74.411%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    0.336ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           0.796    -0.560    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.515 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.249    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.559     0.336    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDRE (Prop_fdre_C_Q)         0.141     0.477 r  startH_reg[7]/Q
                         net (fo=3, routed)           0.733     1.210    btn_Left/startH_reg[5]
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.045     1.255 r  btn_Left/startH[5]_i_7/O
                         net (fo=1, routed)           0.000     1.255    btn_Left/startH[5]_i_7_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.321 r  btn_Left/startH_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    btn_Left_n_11
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.666    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[7]/C
                         clock pessimism              0.007     0.673    
                         clock uncertainty            0.215     0.888    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     0.993    startH_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.302ns  (logic 1.458ns (44.158%)  route 1.844ns (55.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.322 r  btn_Up/startV_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.946    37.268    btn_Up_n_20
    SLICE_X11Y30         FDRE                                         r  startV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X11Y30         FDRE                                         r  startV_reg[14]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.283    38.743    startV_reg[14]
  -------------------------------------------------------------------
                         required time                         38.743    
                         arrival time                         -37.268    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.063ns  (logic 1.354ns (44.207%)  route 1.709ns (55.793%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.218 r  btn_Up/startV_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.811    37.030    btn_Up_n_21
    SLICE_X10Y30         FDRE                                         r  startV_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y30         FDRE                                         r  startV_reg[13]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.234    38.792    startV_reg[13]
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                         -37.030    
  -------------------------------------------------------------------
                         slack                                  1.762    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.042ns  (logic 1.333ns (43.815%)  route 1.709ns (56.185%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.197 r  btn_Up/startV_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.812    37.009    btn_Up_n_14
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.246    38.780    startV_reg[12]
  -------------------------------------------------------------------
                         required time                         38.780    
                         arrival time                         -37.009    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.039ns  (logic 1.374ns (45.209%)  route 1.665ns (54.791%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.238 r  btn_Up/startV_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.768    37.006    btn_Up_n_19
    SLICE_X10Y30         FDRE                                         r  startV_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y30         FDRE                                         r  startV_reg[15]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.211    38.815    startV_reg[15]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                         -37.006    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.857ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.986ns  (logic 1.341ns (44.904%)  route 1.645ns (55.096%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.205 r  btn_Up/startV_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.748    36.953    btn_Up_n_16
    SLICE_X10Y29         FDRE                                         r  startV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[10]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.216    38.810    startV_reg[10]
  -------------------------------------------------------------------
                         required time                         38.810    
                         arrival time                         -36.953    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.912ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.102ns  (logic 1.279ns (41.234%)  route 1.823ns (58.766%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 39.218 - 40.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 33.771 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    33.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    34.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    35.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    35.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    35.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    36.039 r  btn_Up/startV_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.833    36.872    btn_Up_n_12
    SLICE_X10Y28         FDRE                                         r  startV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.439    39.218    CLK_BUFG
    SLICE_X10Y28         FDRE                                         r  startV_reg[6]/C
                         clock pessimism              0.000    39.218    
                         clock uncertainty           -0.193    39.025    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.241    38.784    startV_reg[6]
  -------------------------------------------------------------------
                         required time                         38.784    
                         arrival time                         -36.872    
  -------------------------------------------------------------------
                         slack                                  1.912    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.899ns  (logic 1.257ns (43.358%)  route 1.642ns (56.642%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 33.967 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    33.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    34.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    35.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    35.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    35.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    36.121 r  btn_Up/startV_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.745    36.866    btn_Up_n_15
    SLICE_X10Y29         FDRE                                         r  startV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[11]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.236    38.790    startV_reg[11]
  -------------------------------------------------------------------
                         required time                         38.790    
                         arrival time                         -36.866    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.090ns  (logic 1.271ns (41.126%)  route 1.819ns (58.874%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 39.219 - 40.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 33.771 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    33.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    34.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    35.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    35.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    35.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    36.031 r  btn_Up/startV_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.830    36.861    btn_Up_n_10
    SLICE_X10Y29         FDRE                                         r  startV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    39.219    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[8]/C
                         clock pessimism              0.000    39.219    
                         clock uncertainty           -0.193    39.026    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.239    38.787    startV_reg[8]
  -------------------------------------------------------------------
                         required time                         38.787    
                         arrival time                         -36.861    
  -------------------------------------------------------------------
                         slack                                  1.926    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.067ns  (logic 1.175ns (38.314%)  route 1.892ns (61.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 39.218 - 40.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 33.771 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    33.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    34.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    35.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    35.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    35.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.935 r  btn_Up/startV_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.902    36.837    btn_Up_n_13
    SLICE_X10Y28         FDRE                                         r  startV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.439    39.218    CLK_BUFG
    SLICE_X10Y28         FDRE                                         r  startV_reg[5]/C
                         clock pessimism              0.000    39.218    
                         clock uncertainty           -0.193    39.025    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.234    38.791    startV_reg[5]
  -------------------------------------------------------------------
                         required time                         38.791    
                         arrival time                         -36.837    
  -------------------------------------------------------------------
                         slack                                  1.954    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.138ns  (logic 2.061ns (65.679%)  route 1.077ns (34.321%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -4.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.775ns = ( 39.225 - 40.000 ) 
    Source Clock Delay      (SCD):    3.951ns = ( 33.951 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.492    33.951    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    34.469 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          1.077    35.546    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124    35.670 r  btn_Left/startH[1]_i_5/O
                         net (fo=1, routed)           0.000    35.670    btn_Left/startH[1]_i_5_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.071 r  btn_Left/startH_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.071    btn_Left/startH_reg[1]_i_2_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.185 r  btn_Left/startH_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.185    btn_Left/startH_reg[5]_i_1_n_5
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.299 r  btn_Left/startH_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.299    btn_Left/startH_reg[9]_i_1_n_5
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  btn_Left/startH_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.413    btn_Left/startH_reg[13]_i_1_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  btn_Left/startH_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.527    btn_Left/startH_reg[17]_i_1_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  btn_Left/startH_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.641    btn_Left/startH_reg[21]_i_1_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  btn_Left/startH_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    36.755    btn_Left/startH_reg[25]_i_1_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.089 r  btn_Left/startH_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.089    btn_Left_n_35
    SLICE_X9Y37          FDRE                                         r  startH_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    41.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    33.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    35.007    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.098 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.851    36.950    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.100    37.050 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    37.688    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.779 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.446    39.225    CLK_BUFG
    SLICE_X9Y37          FDRE                                         r  startH_reg[30]/C
                         clock pessimism              0.000    39.225    
                         clock uncertainty           -0.193    39.032    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.062    39.094    startH_reg[30]
  -------------------------------------------------------------------
                         required time                         39.094    
                         arrival time                         -37.089    
  -------------------------------------------------------------------
                         slack                                  2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.275ns (61.327%)  route 0.173ns (38.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          0.173     1.730    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  btn_Left/startH[1]_i_6/O
                         net (fo=1, routed)           0.000     1.775    btn_Left/startH[1]_i_6_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.841 r  btn_Left/startH_reg[1]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.841    btn_Left_n_7
    SLICE_X9Y30          FDRE                                         r  startH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.665    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[3]/C
                         clock pessimism              0.000     0.665    
                         clock uncertainty            0.193     0.859    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     0.964    startH_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.251ns (43.279%)  route 0.329ns (56.721%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.329     1.792    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  btn_Up/startV[29]_i_4/O
                         net (fo=1, routed)           0.000     1.837    btn_Up/startV[29]_i_4_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.902 r  btn_Up/startV_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    btn_Up_n_34
    SLICE_X12Y34         FDRE                                         r  startV_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[31]/C
                         clock pessimism              0.000     0.669    
                         clock uncertainty            0.193     0.863    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     0.997    startV_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 btn_Left/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.279ns (58.451%)  route 0.198ns (41.549%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q3_reg/Q
                         net (fo=59, routed)          0.198     1.755    btn_Left/Q3_1
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  btn_Left/startH[5]_i_9/O
                         net (fo=1, routed)           0.000     1.800    btn_Left/startH[5]_i_9_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.870 r  btn_Left/startH_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    btn_Left_n_13
    SLICE_X9Y31          FDRE                                         r  startH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.666    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[5]/C
                         clock pessimism              0.000     0.666    
                         clock uncertainty            0.193     0.860    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     0.965    startH_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (63.978%)  route 0.173ns (36.022%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          0.173     1.730    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  btn_Left/startH[1]_i_6/O
                         net (fo=1, routed)           0.000     1.775    btn_Left/startH[1]_i_6_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.874 r  btn_Left/startH_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.874    btn_Left_n_6
    SLICE_X9Y30          FDRE                                         r  startH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.665    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[4]/C
                         clock pessimism              0.000     0.665    
                         clock uncertainty            0.193     0.859    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     0.964    startH_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.252ns (42.375%)  route 0.343ns (57.625%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.343     1.805    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  btn_Up/startV[29]_i_5/O
                         net (fo=1, routed)           0.000     1.850    btn_Up/startV[29]_i_5_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.916 r  btn_Up/startV_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.916    btn_Up_n_35
    SLICE_X12Y34         FDRE                                         r  startV_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[30]/C
                         clock pessimism              0.000     0.669    
                         clock uncertainty            0.193     0.863    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     0.997    startV_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.256ns (42.688%)  route 0.344ns (57.312%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.344     1.806    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  btn_Up/startV[29]_i_6/O
                         net (fo=1, routed)           0.000     1.851    btn_Up/startV[29]_i_6_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.921 r  btn_Up/startV_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    btn_Up_n_36
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.669    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
                         clock pessimism              0.000     0.669    
                         clock uncertainty            0.193     0.863    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     0.997    startV_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 btn_Left/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.309ns (60.908%)  route 0.198ns (39.092%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 f  btn_Left/Q3_reg/Q
                         net (fo=59, routed)          0.198     1.755    btn_Left/Q3_1
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.048     1.803 r  btn_Left/startH[5]_i_5/O
                         net (fo=1, routed)           0.000     1.803    btn_Left/startH[5]_i_5_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.900 r  btn_Left/startH_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    btn_Left_n_12
    SLICE_X9Y31          FDRE                                         r  startH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.666    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[6]/C
                         clock pessimism              0.000     0.666    
                         clock uncertainty            0.193     0.860    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     0.965    startH_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.250ns (40.072%)  route 0.374ns (59.928%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.374     1.837    btn_Up/Q2_0
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  btn_Up/startV[25]_i_6/O
                         net (fo=1, routed)           0.000     1.882    btn_Up/startV[25]_i_6_n_5
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  btn_Up/startV_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    btn_Up_n_30
    SLICE_X12Y33         FDRE                                         r  startV_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.829     0.668    CLK_BUFG
    SLICE_X12Y33         FDRE                                         r  startV_reg[28]/C
                         clock pessimism              0.000     0.668    
                         clock uncertainty            0.193     0.862    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134     0.996    startV_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.250ns (40.062%)  route 0.374ns (59.938%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.666ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.374     1.837    btn_Up/Q2_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  btn_Up/startV[17]_i_6/O
                         net (fo=1, routed)           0.000     1.882    btn_Up/startV[17]_i_6_n_5
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  btn_Up/startV_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    btn_Up_n_22
    SLICE_X12Y31         FDRE                                         r  startV_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.666    CLK_BUFG
    SLICE_X12Y31         FDRE                                         r  startV_reg[20]/C
                         clock pessimism              0.000     0.666    
                         clock uncertainty            0.193     0.860    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     0.994    startV_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.250ns (39.987%)  route 0.375ns (60.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.375     1.838    btn_Up/Q2_0
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  btn_Up/startV[21]_i_6/O
                         net (fo=1, routed)           0.000     1.883    btn_Up/startV[21]_i_6_n_5
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  btn_Up/startV_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    btn_Up_n_26
    SLICE_X12Y32         FDRE                                         r  startV_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          1.038    -0.544    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.488 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.189    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.160 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.828     0.667    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[24]/C
                         clock pessimism              0.000     0.667    
                         clock uncertainty            0.193     0.861    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     0.995    startV_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.952    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :          205  Failing Endpoints,  Worst Slack       -3.956ns,  Total Violation     -414.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[0])
                                                      4.218   126.220 r  addra1/PCOUT[0]
                         net (fo=1, routed)           0.002   126.222    addra1_n_158
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[10])
                                                      4.218   126.220 r  addra1/PCOUT[10]
                         net (fo=1, routed)           0.002   126.222    addra1_n_148
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[11])
                                                      4.218   126.220 r  addra1/PCOUT[11]
                         net (fo=1, routed)           0.002   126.222    addra1_n_147
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[12])
                                                      4.218   126.220 r  addra1/PCOUT[12]
                         net (fo=1, routed)           0.002   126.222    addra1_n_146
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[13])
                                                      4.218   126.220 r  addra1/PCOUT[13]
                         net (fo=1, routed)           0.002   126.222    addra1_n_145
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[14])
                                                      4.218   126.220 r  addra1/PCOUT[14]
                         net (fo=1, routed)           0.002   126.222    addra1_n_144
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[15])
                                                      4.218   126.220 r  addra1/PCOUT[15]
                         net (fo=1, routed)           0.002   126.222    addra1_n_143
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[16])
                                                      4.218   126.220 r  addra1/PCOUT[16]
                         net (fo=1, routed)           0.002   126.222    addra1_n_142
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[17])
                                                      4.218   126.220 r  addra1/PCOUT[17]
                         net (fo=1, routed)           0.002   126.222    addra1_n_141
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    

Slack (VIOLATED) :        -3.956ns  (required time - arrival time)
  Source:                 startV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addra_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@125.000ns - clk_out1_clk_wiz_1 rise@120.000ns)
  Data Path Delay:        7.138ns  (logic 5.951ns (83.367%)  route 1.187ns (16.633%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.553ns = ( 124.447 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 119.083 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    120.000   120.000 r  
    W5                   IBUF                         0.000   120.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.253   121.253    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482   112.771 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655   114.427    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   114.523 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          2.068   116.591    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124   116.715 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   117.435    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   117.531 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.552   119.083    CLK_BUFG
    SLICE_X10Y27         FDRE                                         r  startV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y27         FDRE (Prop_fdre_C_Q)         0.518   119.601 r  startV_reg[1]/Q
                         net (fo=3, routed)           0.289   119.891    startV_reg[1]
    SLICE_X11Y27         LUT2 (Prop_lut2_I1_O)        0.124   120.015 r  addra1_i_20/O
                         net (fo=1, routed)           0.000   120.015    addra1_i_20_n_5
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   120.565 r  addra1_i_4/CO[3]
                         net (fo=1, routed)           0.000   120.565    addra1_i_4_n_5
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.679 r  addra1_i_3/CO[3]
                         net (fo=1, routed)           0.000   120.679    addra1_i_3_n_5
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   120.793 r  addra1_i_2/CO[3]
                         net (fo=1, routed)           0.000   120.793    addra1_i_2_n_5
    SLICE_X11Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   121.106 r  addra1_i_1/O[3]
                         net (fo=15, routed)          0.896   122.002    A[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[19]_PCOUT[18])
                                                      4.218   126.220 r  addra1/PCOUT[18]
                         net (fo=1, routed)           0.002   126.222    addra1_n_140
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    125.000   125.000 r  
    W5                   IBUF                         0.000   125.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181   126.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750   118.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576   120.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   120.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985   122.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100   122.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   122.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.534   124.447    CLK_BUFG
    DSP48_X0Y13          DSP48E1                                      r  addra_reg/CLK
                         clock pessimism             -0.567   123.880    
                         clock uncertainty           -0.215   123.665    
    DSP48_X0Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   122.265    addra_reg
  -------------------------------------------------------------------
                         required time                        122.265    
                         arrival time                        -126.222    
  -------------------------------------------------------------------
                         slack                                 -3.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.630ns (29.229%)  route 1.525ns (70.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.596    -0.759    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.174 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           1.525     1.351    douta[1]
    SLICE_X6Y33          LUT6 (Prop_lut6_I4_O)        0.045     1.396 r  B[0]_i_1/O
                         net (fo=1, routed)           0.000     1.396    B[0]_i_1_n_5
    SLICE_X6Y33          FDRE                                         r  B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.857     0.774    CLK_BUFG
    SLICE_X6Y33          FDRE                                         r  B_reg[0]/C
                         clock pessimism              0.275     1.049    
                         clock uncertainty            0.215     1.263    
    SLICE_X6Y33          FDRE (Hold_fdre_C_D)         0.120     1.383    B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.675ns (31.721%)  route 1.453ns (68.279%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.747    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.162 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           0.844     0.682    douta[5]
    SLICE_X7Y38          LUT6 (Prop_lut6_I4_O)        0.045     0.727 f  R[0]_i_2/O
                         net (fo=1, routed)           0.609     1.336    R[0]_i_2_n_5
    SLICE_X7Y38          LUT4 (Prop_lut4_I3_O)        0.045     1.381 r  R[0]_i_1/O
                         net (fo=1, routed)           0.000     1.381    R[0]_i_1_n_5
    SLICE_X7Y38          FDRE                                         r  R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.862     0.779    CLK_BUFG
    SLICE_X7Y38          FDRE                                         r  R_reg[0]/C
                         clock pessimism              0.275     1.054    
                         clock uncertainty            0.215     1.268    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.091     1.359    R_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            G_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.675ns (29.730%)  route 1.595ns (70.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.603    -0.752    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.167 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=3, routed)           0.926     0.758    douta[3]
    SLICE_X7Y36          LUT6 (Prop_lut6_I0_O)        0.045     0.803 f  G[0]_i_2/O
                         net (fo=1, routed)           0.670     1.473    G[0]_i_2_n_5
    SLICE_X7Y37          LUT4 (Prop_lut4_I3_O)        0.045     1.518 r  G[0]_i_1/O
                         net (fo=1, routed)           0.000     1.518    G[0]_i_1_n_5
    SLICE_X7Y37          FDRE                                         r  G_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.777    CLK_BUFG
    SLICE_X7Y37          FDRE                                         r  G_reg[0]/C
                         clock pessimism              0.275     1.052    
                         clock uncertainty            0.215     1.266    
    SLICE_X7Y37          FDRE (Hold_fdre_C_D)         0.092     1.358    G_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 videoOn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.186ns (19.408%)  route 0.772ns (80.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.590     0.306    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  videoOn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     0.447 r  videoOn_reg/Q
                         net (fo=9, routed)           0.772     1.219    videoOn
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.264 r  R[2]_i_1/O
                         net (fo=1, routed)           0.000     1.264    R[2]_i_1_n_5
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.860     0.777    CLK_BUFG
    SLICE_X5Y37          FDRE                                         r  R_reg[2]/C
                         clock pessimism              0.005     0.782    
                         clock uncertainty            0.215     0.996    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.091     1.087    R_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 startH_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startH_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.251ns (25.743%)  route 0.724ns (74.257%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.278    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     0.419 r  startH_reg[22]/Q
                         net (fo=2, routed)           0.724     1.143    btn_Left/startH_reg[20]
    SLICE_X9Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.188 r  btn_Left/startH[21]_i_8/O
                         net (fo=1, routed)           0.000     1.188    btn_Left/startH[21]_i_8_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.253 r  btn_Left/startH_reg[21]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.253    btn_Left_n_28
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.831     0.748    CLK_BUFG
    SLICE_X9Y35          FDRE                                         r  startH_reg[22]/C
                         clock pessimism              0.006     0.754    
                         clock uncertainty            0.215     0.968    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.105     1.073    startH_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 startH_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startH_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.252ns (25.829%)  route 0.724ns (74.171%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.278ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.562     0.278    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.141     0.419 r  startH_reg[19]/Q
                         net (fo=2, routed)           0.724     1.142    btn_Left/startH_reg[17]
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.045     1.187 r  btn_Left/startH[17]_i_7/O
                         net (fo=1, routed)           0.000     1.187    btn_Left/startH[17]_i_7_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.253 r  btn_Left/startH_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.253    btn_Left_n_23
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X9Y34          FDRE                                         r  startH_reg[19]/C
                         clock pessimism              0.007     0.754    
                         clock uncertainty            0.215     0.968    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.105     1.073    startH_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startV_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.409ns (39.289%)  route 0.632ns (60.711%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.273    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.437 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.069    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.114    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.223 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.223    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.314 r  btn_Up/startV_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.314    btn_Up_n_18
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.743    CLK_BUFG
    SLICE_X12Y30         FDRE                                         r  startV_reg[16]/C
                         clock pessimism              0.041     0.784    
                         clock uncertainty            0.215     0.998    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.134     1.132    startV_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 startV_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startV_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.279ns (27.727%)  route 0.727ns (72.273%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.276ns
    Clock Pessimism Removal (CPR):    -0.007ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.560     0.276    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.440 r  startV_reg[21]/Q
                         net (fo=2, routed)           0.727     1.167    btn_Up/startV_reg[19]
    SLICE_X12Y32         LUT3 (Prop_lut3_I2_O)        0.045     1.212 r  btn_Up/startV[21]_i_9/O
                         net (fo=1, routed)           0.000     1.212    btn_Up/startV[21]_i_9_n_5
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.282 r  btn_Up/startV_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.282    btn_Up_n_29
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.828     0.745    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[21]/C
                         clock pessimism              0.007     0.752    
                         clock uncertainty            0.215     0.966    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     1.100    startV_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 startV_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            startV_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.411ns (39.406%)  route 0.632ns (60.594%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.273ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.734    -0.621    clk_out1
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.576 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.310    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.284 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.557     0.273    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.437 r  startV_reg[12]/Q
                         net (fo=3, routed)           0.632     1.069    btn_Up/startV_reg[10]
    SLICE_X12Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.114 r  btn_Up/startV[9]_i_6/O
                         net (fo=1, routed)           0.000     1.114    btn_Up/startV[9]_i_6_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.223 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.223    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.263 r  btn_Up/startV_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.263    btn_Up/startV_reg[13]_i_1_n_5
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.316 r  btn_Up/startV_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.316    btn_Up_n_25
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X12Y31         FDRE                                         r  startV_reg[17]/C
                         clock pessimism              0.041     0.785    
                         clock uncertainty            0.215     0.999    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     1.133    startV_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.675ns (29.120%)  route 1.643ns (70.880%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.440     0.440    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.882 r  clk_divider/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.381    clk_divider/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.355 r  clk_divider/inst/clkout1_buf/O
                         net (fo=33, routed)          0.608    -0.747    picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585    -0.162 r  picture_load/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=2, routed)           0.842     0.680    douta[5]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045     0.725 r  R[1]_i_2/O
                         net (fo=1, routed)           0.801     1.526    R[1]_i_2_n_5
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.571 r  R[1]_i_1/O
                         net (fo=1, routed)           0.000     1.571    R[1]_i_1_n_5
    SLICE_X6Y38          FDRE                                         r  R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.862     0.779    CLK_BUFG
    SLICE_X6Y38          FDRE                                         r  R_reg[1]/C
                         clock pessimism              0.275     1.054    
                         clock uncertainty            0.215     1.268    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.120     1.388    R_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_1

Setup :          122  Failing Endpoints,  Worst Slack       -3.384ns,  Total Violation     -276.738ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.384ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.302ns  (logic 1.458ns (44.158%)  route 1.844ns (55.842%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.322 r  btn_Up/startV_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.946    27.268    btn_Up_n_20
    SLICE_X11Y30         FDRE                                         r  startV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X11Y30         FDRE                                         r  startV_reg[14]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.283    23.885    startV_reg[14]
  -------------------------------------------------------------------
                         required time                         23.885    
                         arrival time                         -27.268    
  -------------------------------------------------------------------
                         slack                                 -3.384    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.063ns  (logic 1.354ns (44.207%)  route 1.709ns (55.793%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.218 r  btn_Up/startV_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.811    27.030    btn_Up_n_21
    SLICE_X10Y30         FDRE                                         r  startV_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y30         FDRE                                         r  startV_reg[13]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.234    23.934    startV_reg[13]
  -------------------------------------------------------------------
                         required time                         23.934    
                         arrival time                         -27.030    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.087ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.042ns  (logic 1.333ns (43.815%)  route 1.709ns (56.185%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.197 r  btn_Up/startV_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.812    27.009    btn_Up_n_14
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[12]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.246    23.922    startV_reg[12]
  -------------------------------------------------------------------
                         required time                         23.922    
                         arrival time                         -27.009    
  -------------------------------------------------------------------
                         slack                                 -3.087    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.039ns  (logic 1.374ns (45.209%)  route 1.665ns (54.791%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.999 r  btn_Up/startV_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.999    btn_Up/startV_reg[9]_i_1_n_5
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.238 r  btn_Up/startV_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.768    27.006    btn_Up_n_19
    SLICE_X10Y30         FDRE                                         r  startV_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y30         FDRE                                         r  startV_reg[15]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.211    23.957    startV_reg[15]
  -------------------------------------------------------------------
                         required time                         23.957    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                 -3.049    

Slack (VIOLATED) :        -3.001ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        2.986ns  (logic 1.341ns (44.904%)  route 1.645ns (55.096%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.205 r  btn_Up/startV_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.748    26.953    btn_Up_n_16
    SLICE_X10Y29         FDRE                                         r  startV_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[10]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.216    23.952    startV_reg[10]
  -------------------------------------------------------------------
                         required time                         23.952    
                         arrival time                         -26.953    
  -------------------------------------------------------------------
                         slack                                 -3.001    

Slack (VIOLATED) :        -2.947ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.102ns  (logic 1.279ns (41.234%)  route 1.823ns (58.766%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns = ( 24.352 - 25.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 23.771 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    23.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    24.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    25.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    25.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    25.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.039 r  btn_Up/startV_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.833    26.872    btn_Up_n_12
    SLICE_X10Y28         FDRE                                         r  startV_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.439    24.352    CLK_BUFG
    SLICE_X10Y28         FDRE                                         r  startV_reg[6]/C
                         clock pessimism              0.000    24.352    
                         clock uncertainty           -0.186    24.167    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.241    23.926    startV_reg[6]
  -------------------------------------------------------------------
                         required time                         23.926    
                         arrival time                         -26.872    
  -------------------------------------------------------------------
                         slack                                 -2.947    

Slack (VIOLATED) :        -2.934ns  (required time - arrival time)
  Source:                 btn_Up/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        2.899ns  (logic 1.257ns (43.358%)  route 1.642ns (56.642%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.967ns = ( 23.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.508    23.967    btn_Up/clk
    SLICE_X12Y27         FDRE                                         r  btn_Up/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    24.485 r  btn_Up/Q3_reg/Q
                         net (fo=59, routed)          0.898    25.382    btn_Up/Q3_1
    SLICE_X12Y28         LUT3 (Prop_lut3_I0_O)        0.124    25.506 r  btn_Up/startV[5]_i_6/O
                         net (fo=1, routed)           0.000    25.506    btn_Up/startV[5]_i_6_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.882 r  btn_Up/startV_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.882    btn_Up/startV_reg[5]_i_1_n_5
    SLICE_X12Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.121 r  btn_Up/startV_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.745    26.866    btn_Up_n_15
    SLICE_X10Y29         FDRE                                         r  startV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[11]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.236    23.932    startV_reg[11]
  -------------------------------------------------------------------
                         required time                         23.932    
                         arrival time                         -26.866    
  -------------------------------------------------------------------
                         slack                                 -2.934    

Slack (VIOLATED) :        -2.932ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.090ns  (logic 1.271ns (41.126%)  route 1.819ns (58.874%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.647ns = ( 24.353 - 25.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 23.771 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    23.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    24.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    25.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    25.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    25.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    26.031 r  btn_Up/startV_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.830    26.861    btn_Up_n_10
    SLICE_X10Y29         FDRE                                         r  startV_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.440    24.353    CLK_BUFG
    SLICE_X10Y29         FDRE                                         r  startV_reg[8]/C
                         clock pessimism              0.000    24.353    
                         clock uncertainty           -0.186    24.168    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.239    23.929    startV_reg[8]
  -------------------------------------------------------------------
                         required time                         23.929    
                         arrival time                         -26.861    
  -------------------------------------------------------------------
                         slack                                 -2.932    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.067ns  (logic 1.175ns (38.314%)  route 1.892ns (61.686%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -4.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.648ns = ( 24.352 - 25.000 ) 
    Source Clock Delay      (SCD):    3.771ns = ( 23.771 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.312    23.771    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.456    24.227 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.990    25.216    btn_Up/Q2_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I1_O)        0.124    25.340 r  btn_Up/startV[1]_i_5/O
                         net (fo=1, routed)           0.000    25.340    btn_Up/startV[1]_i_5_n_5
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.716 r  btn_Up/startV_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.716    btn_Up/startV_reg[1]_i_2_n_5
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.935 r  btn_Up/startV_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.902    26.837    btn_Up_n_13
    SLICE_X10Y28         FDRE                                         r  startV_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.439    24.352    CLK_BUFG
    SLICE_X10Y28         FDRE                                         r  startV_reg[5]/C
                         clock pessimism              0.000    24.352    
                         clock uncertainty           -0.186    24.167    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.234    23.933    startV_reg[5]
  -------------------------------------------------------------------
                         required time                         23.933    
                         arrival time                         -26.837    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.853ns  (required time - arrival time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_1 rise@25.000ns - sys_clk_pin rise@20.000ns)
  Data Path Delay:        3.138ns  (logic 2.061ns (65.679%)  route 1.077ns (34.321%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -4.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.641ns = ( 24.359 - 25.000 ) 
    Source Clock Delay      (SCD):    3.951ns = ( 23.951 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    21.458 r  clk_IBUF_inst/O
                         net (fo=29, routed)          2.492    23.951    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.518    24.469 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          1.077    25.546    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.124    25.670 r  btn_Left/startH[1]_i_5/O
                         net (fo=1, routed)           0.000    25.670    btn_Left/startH[1]_i_5_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.071 r  btn_Left/startH_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.071    btn_Left/startH_reg[1]_i_2_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.185 r  btn_Left/startH_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.185    btn_Left/startH_reg[5]_i_1_n_5
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.299 r  btn_Left/startH_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.299    btn_Left/startH_reg[9]_i_1_n_5
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.413 r  btn_Left/startH_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.413    btn_Left/startH_reg[13]_i_1_n_5
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.527 r  btn_Left/startH_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.527    btn_Left/startH_reg[17]_i_1_n_5
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.641 r  btn_Left/startH_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.641    btn_Left/startH_reg[21]_i_1_n_5
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.755 r  btn_Left/startH_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.755    btn_Left/startH_reg[25]_i_1_n_5
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.089 r  btn_Left/startH_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    27.089    btn_Left_n_35
    SLICE_X9Y37          FDRE                                         r  startH_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     25.000    25.000 r  
    W5                   IBUF                         0.000    25.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.181    26.181    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    18.431 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    20.008    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    20.099 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.985    22.084    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.100    22.184 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    22.822    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.913 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         1.446    24.359    CLK_BUFG
    SLICE_X9Y37          FDRE                                         r  startH_reg[30]/C
                         clock pessimism              0.000    24.359    
                         clock uncertainty           -0.186    24.174    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.062    24.236    startH_reg[30]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -27.089    
  -------------------------------------------------------------------
                         slack                                 -2.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.808ns  (arrival time - required time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.275ns (61.327%)  route 0.173ns (38.673%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          0.173     1.730    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  btn_Left/startH[1]_i_6/O
                         net (fo=1, routed)           0.000     1.775    btn_Left/startH[1]_i_6_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.841 r  btn_Left/startH_reg[1]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.841    btn_Left_n_7
    SLICE_X9Y30          FDRE                                         r  startH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.743    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[3]/C
                         clock pessimism              0.000     0.743    
                         clock uncertainty            0.186     0.929    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.034    startH_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.251ns (43.279%)  route 0.329ns (56.721%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.329     1.792    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  btn_Up/startV[29]_i_4/O
                         net (fo=1, routed)           0.000     1.837    btn_Up/startV[29]_i_4_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.902 r  btn_Up/startV_reg[29]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    btn_Up_n_34
    SLICE_X12Y34         FDRE                                         r  startV_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[31]/C
                         clock pessimism              0.000     0.747    
                         clock uncertainty            0.186     0.933    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     1.067    startV_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 btn_Left/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.279ns (58.451%)  route 0.198ns (41.549%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q3_reg/Q
                         net (fo=59, routed)          0.198     1.755    btn_Left/Q3_1
    SLICE_X9Y31          LUT3 (Prop_lut3_I0_O)        0.045     1.800 r  btn_Left/startH[5]_i_9/O
                         net (fo=1, routed)           0.000     1.800    btn_Left/startH[5]_i_9_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.870 r  btn_Left/startH_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    btn_Left_n_13
    SLICE_X9Y31          FDRE                                         r  startH_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[5]/C
                         clock pessimism              0.000     0.744    
                         clock uncertainty            0.186     0.930    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     1.035    startH_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 btn_Left/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.308ns (63.978%)  route 0.173ns (36.022%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 r  btn_Left/Q2_reg/Q
                         net (fo=60, routed)          0.173     1.730    btn_Left/Q2_0
    SLICE_X9Y30          LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  btn_Left/startH[1]_i_6/O
                         net (fo=1, routed)           0.000     1.775    btn_Left/startH[1]_i_6_n_5
    SLICE_X9Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.874 r  btn_Left/startH_reg[1]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.874    btn_Left_n_6
    SLICE_X9Y30          FDRE                                         r  startH_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.826     0.743    CLK_BUFG
    SLICE_X9Y30          FDRE                                         r  startH_reg[4]/C
                         clock pessimism              0.000     0.743    
                         clock uncertainty            0.186     0.929    
    SLICE_X9Y30          FDRE (Hold_fdre_C_D)         0.105     1.034    startH_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.252ns (42.375%)  route 0.343ns (57.625%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.343     1.805    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  btn_Up/startV[29]_i_5/O
                         net (fo=1, routed)           0.000     1.850    btn_Up/startV[29]_i_5_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.916 r  btn_Up/startV_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.916    btn_Up_n_35
    SLICE_X12Y34         FDRE                                         r  startV_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[30]/C
                         clock pessimism              0.000     0.747    
                         clock uncertainty            0.186     0.933    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     1.067    startV_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.256ns (42.688%)  route 0.344ns (57.312%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.344     1.806    btn_Up/Q2_0
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  btn_Up/startV[29]_i_6/O
                         net (fo=1, routed)           0.000     1.851    btn_Up/startV[29]_i_6_n_5
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.921 r  btn_Up/startV_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    btn_Up_n_36
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.830     0.747    CLK_BUFG
    SLICE_X12Y34         FDRE                                         r  startV_reg[29]/C
                         clock pessimism              0.000     0.747    
                         clock uncertainty            0.186     0.933    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.134     1.067    startV_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 btn_Left/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.309ns (60.908%)  route 0.198ns (39.092%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.166     1.393    btn_Left/clk
    SLICE_X8Y29          FDRE                                         r  btn_Left/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDRE (Prop_fdre_C_Q)         0.164     1.557 f  btn_Left/Q3_reg/Q
                         net (fo=59, routed)          0.198     1.755    btn_Left/Q3_1
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.048     1.803 r  btn_Left/startH[5]_i_5/O
                         net (fo=1, routed)           0.000     1.803    btn_Left/startH[5]_i_5_n_5
    SLICE_X9Y31          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.900 r  btn_Left/startH_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    btn_Left_n_12
    SLICE_X9Y31          FDRE                                         r  startH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X9Y31          FDRE                                         r  startH_reg[6]/C
                         clock pessimism              0.000     0.744    
                         clock uncertainty            0.186     0.930    
    SLICE_X9Y31          FDRE (Hold_fdre_C_D)         0.105     1.035    startH_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.250ns (40.072%)  route 0.374ns (59.928%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.374     1.837    btn_Up/Q2_0
    SLICE_X12Y33         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  btn_Up/startV[25]_i_6/O
                         net (fo=1, routed)           0.000     1.882    btn_Up/startV[25]_i_6_n_5
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  btn_Up/startV_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    btn_Up_n_30
    SLICE_X12Y33         FDRE                                         r  startV_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.829     0.746    CLK_BUFG
    SLICE_X12Y33         FDRE                                         r  startV_reg[28]/C
                         clock pessimism              0.000     0.746    
                         clock uncertainty            0.186     0.932    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.134     1.066    startV_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.250ns (40.062%)  route 0.374ns (59.938%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.374     1.837    btn_Up/Q2_0
    SLICE_X12Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  btn_Up/startV[17]_i_6/O
                         net (fo=1, routed)           0.000     1.882    btn_Up/startV[17]_i_6_n_5
    SLICE_X12Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.946 r  btn_Up/startV_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    btn_Up_n_22
    SLICE_X12Y31         FDRE                                         r  startV_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.827     0.744    CLK_BUFG
    SLICE_X12Y31         FDRE                                         r  startV_reg[20]/C
                         clock pessimism              0.000     0.744    
                         clock uncertainty            0.186     0.930    
    SLICE_X12Y31         FDRE (Hold_fdre_C_D)         0.134     1.064    startV_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 btn_Up/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            startV_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.250ns (39.987%)  route 0.375ns (60.013%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    1.322ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=29, routed)          1.095     1.322    btn_Up/clk
    SLICE_X15Y27         FDRE                                         r  btn_Up/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y27         FDRE (Prop_fdre_C_Q)         0.141     1.463 r  btn_Up/Q2_reg/Q
                         net (fo=60, routed)          0.375     1.838    btn_Up/Q2_0
    SLICE_X12Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  btn_Up/startV[21]_i_6/O
                         net (fo=1, routed)           0.000     1.883    btn_Up/startV[21]_i_6_n_5
    SLICE_X12Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.947 r  btn_Up/startV_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    btn_Up_n_26
    SLICE_X12Y32         FDRE                                         r  startV_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=29, routed)          0.481     0.481    clk_divider/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -2.157 r  clk_divider/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.612    clk_divider/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  clk_divider/inst/clkout2_buf/O
                         net (fo=1, routed)           1.116    -0.467    clk_out2
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.056    -0.411 r  CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.112    CLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.083 r  CLK_BUFG_inst/O
                         net (fo=138, routed)         0.828     0.745    CLK_BUFG
    SLICE_X12Y32         FDRE                                         r  startV_reg[24]/C
                         clock pessimism              0.000     0.745    
                         clock uncertainty            0.186     0.931    
    SLICE_X12Y32         FDRE (Hold_fdre_C_D)         0.134     1.065    startV_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.882    





