// Seed: 378835575
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input wand id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    output uwire id_8,
    output wand id_9,
    output tri id_10
);
  parameter id_12 = {1 + 1, 1, -1, 1} ? 1 : 1;
  assign id_8 = -1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd24
) (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 _id_3
);
  logic [1 : -1] id_5 = id_0;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
  logic [7:0][1 : id_3] id_6;
  assign id_6[1'b0] = -1'b0 + 1;
endmodule
