# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 28 2021 19:34:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_3mhz
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: rgb1
			6.2.2::Path details for port: usb_dn:out
			6.2.3::Path details for port: usb_dp:out
			6.2.4::Path details for port: usb_dp_pu
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: rgb1
			6.5.2::Path details for port: usb_dn:out
			6.5.3::Path details for port: usb_dp:out
			6.5.4::Path details for port: usb_dp_pu
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk_3mhz  | Frequency: 55.44 MHz  | Target: 3.00 MHz   | 
Clock: clk_app   | Frequency: 51.96 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb   | Frequency: 60.60 MHz  | Target: 48.01 MHz  | 
Clock: clki      | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_3mhz      clk_3mhz       333280           315241      N/A              N/A         N/A              N/A         N/A              N/A         
clk_3mhz      clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_3mhz      clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        83320            64076       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            4327        N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_3mhz       False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  7225         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  6642         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
rgb1        clk_gb/GLOBALBUFFEROUTPUT  149279        clk_3mhz:R             
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  16926         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  16926         clk_usb:R              
usb_dp_pu   clk_gb/GLOBALBUFFEROUTPUT  8776          clk_3mhz:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -5890       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -5811       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
rgb1        clk_gb/GLOBALBUFFEROUTPUT  108658                clk_3mhz:R             
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  12880                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  13397                 clk_usb:R              
usb_dp_pu   clk_gb/GLOBALBUFFEROUTPUT  8338                  clk_3mhz:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_3mhz
**************************************
Clock: clk_3mhz
Frequency: 55.44 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_11_23_5/lcout
Path End         : up_cnt_20_LC_10_23_0/in1
Capture Clock    : up_cnt_20_LC_10_23_0/clk
Setup Constraint : 333280p
Path slack       : 315240p

Capture Clock Arrival Time (clk_3mhz:R#2)   333280
+ Master Clock Source Latency                    0
+ Capture Clock Path Delay                    1139
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              333359

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                          15589
----------------------------------------   ----- 
End-of-path arrival time (ps)              18119
 
Launch Clock Path
pin name                   model name                 delay  cumulative delay  edge  Fanout
-------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE     441
I__10624/I                 gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                 gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                 GlobalMux                      0                 0  RISE       1
I__10625/O                 GlobalMux                    252               252  RISE       1
I__10763/I                 ClkMux                         0               252  RISE       1
I__10763/O                 ClkMux                       887              1139  RISE       1
up_cnt_21_LC_11_23_5/clk   LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_11_23_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530  315241  RISE      23
I__4811/I                                       LocalMux                       0              2530  315241  RISE       1
I__4811/O                                       LocalMux                    1099              3629  315241  RISE       1
I__4817/I                                       InMux                          0              3629  315241  RISE       1
I__4817/O                                       InMux                        662              4291  315241  RISE       1
up_cnt_RNI71AQ_20_LC_10_22_2/in1                LogicCell40_SEQ_MODE_0000      0              4291  315241  RISE       1
up_cnt_RNI71AQ_20_LC_10_22_2/lcout              LogicCell40_SEQ_MODE_0000   1179              5470  315241  RISE       3
I__3503/I                                       Odrv4                          0              5470  315241  RISE       1
I__3503/O                                       Odrv4                        596              6066  315241  RISE       1
I__3506/I                                       LocalMux                       0              6066  315241  RISE       1
I__3506/O                                       LocalMux                    1099              7165  315241  RISE       1
I__3509/I                                       InMux                          0              7165  315241  RISE       1
I__3509/O                                       InMux                        662              7828  315241  RISE       1
I__3511/I                                       CascadeMux                     0              7828  315241  RISE       1
I__3511/O                                       CascadeMux                     0              7828  315241  RISE       1
up_cnt_RNO_0_0_LC_11_21_0/in2                   LogicCell40_SEQ_MODE_0000      0              7828  315241  RISE       1
up_cnt_RNO_0_0_LC_11_21_0/carryout              LogicCell40_SEQ_MODE_0000    609              8437  315241  RISE       2
up_cnt_RNO_0_1_LC_11_21_1/carryin               LogicCell40_SEQ_MODE_0000      0              8437  315241  RISE       1
up_cnt_RNO_0_1_LC_11_21_1/carryout              LogicCell40_SEQ_MODE_0000    278              8715  315241  RISE       2
up_cnt_RNO_0_2_LC_11_21_2/carryin               LogicCell40_SEQ_MODE_0000      0              8715  315241  RISE       1
up_cnt_RNO_0_2_LC_11_21_2/carryout              LogicCell40_SEQ_MODE_0000    278              8993  315241  RISE       2
up_cnt_RNO_0_3_LC_11_21_3/carryin               LogicCell40_SEQ_MODE_0000      0              8993  315241  RISE       1
up_cnt_RNO_0_3_LC_11_21_3/carryout              LogicCell40_SEQ_MODE_0000    278              9271  315241  RISE       2
up_cnt_RNO_0_4_LC_11_21_4/carryin               LogicCell40_SEQ_MODE_0000      0              9271  315241  RISE       1
up_cnt_RNO_0_4_LC_11_21_4/carryout              LogicCell40_SEQ_MODE_0000    278              9549  315241  RISE       2
up_cnt_RNO_0_5_LC_11_21_5/carryin               LogicCell40_SEQ_MODE_0000      0              9549  315241  RISE       1
up_cnt_RNO_0_5_LC_11_21_5/carryout              LogicCell40_SEQ_MODE_0000    278              9827  315241  RISE       2
up_cnt_RNO_0_6_LC_11_21_6/carryin               LogicCell40_SEQ_MODE_0000      0              9827  315241  RISE       1
up_cnt_RNO_0_6_LC_11_21_6/carryout              LogicCell40_SEQ_MODE_0000    278             10106  315241  RISE       2
up_cnt_RNO_0_7_LC_11_21_7/carryin               LogicCell40_SEQ_MODE_0000      0             10106  315241  RISE       1
up_cnt_RNO_0_7_LC_11_21_7/carryout              LogicCell40_SEQ_MODE_0000    278             10384  315241  RISE       1
IN_MUX_bfv_11_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0             10384  315241  RISE       1
IN_MUX_bfv_11_22_0_/carryinitout                ICE_CARRY_IN_MUX             556             10940  315241  RISE       2
up_cnt_RNO_0_8_LC_11_22_0/carryin               LogicCell40_SEQ_MODE_0000      0             10940  315241  RISE       1
up_cnt_RNO_0_8_LC_11_22_0/carryout              LogicCell40_SEQ_MODE_0000    278             11218  315241  RISE       2
up_cnt_RNO_0_9_LC_11_22_1/carryin               LogicCell40_SEQ_MODE_0000      0             11218  315241  RISE       1
up_cnt_RNO_0_9_LC_11_22_1/carryout              LogicCell40_SEQ_MODE_0000    278             11496  315241  RISE       2
up_cnt_RNO_0_10_LC_11_22_2/carryin              LogicCell40_SEQ_MODE_0000      0             11496  315241  RISE       1
up_cnt_RNO_0_10_LC_11_22_2/carryout             LogicCell40_SEQ_MODE_0000    278             11774  315241  RISE       2
up_cnt_RNO_0_11_LC_11_22_3/carryin              LogicCell40_SEQ_MODE_0000      0             11774  315241  RISE       1
up_cnt_RNO_0_11_LC_11_22_3/carryout             LogicCell40_SEQ_MODE_0000    278             12053  315241  RISE       2
up_cnt_RNO_0_12_LC_11_22_4/carryin              LogicCell40_SEQ_MODE_0000      0             12053  315241  RISE       1
up_cnt_RNO_0_12_LC_11_22_4/carryout             LogicCell40_SEQ_MODE_0000    278             12331  315241  RISE       2
up_cnt_RNO_0_13_LC_11_22_5/carryin              LogicCell40_SEQ_MODE_0000      0             12331  315241  RISE       1
up_cnt_RNO_0_13_LC_11_22_5/carryout             LogicCell40_SEQ_MODE_0000    278             12609  315241  RISE       2
up_cnt_RNO_0_14_LC_11_22_6/carryin              LogicCell40_SEQ_MODE_0000      0             12609  315241  RISE       1
up_cnt_RNO_0_14_LC_11_22_6/carryout             LogicCell40_SEQ_MODE_0000    278             12887  315241  RISE       2
up_cnt_RNO_0_15_LC_11_22_7/carryin              LogicCell40_SEQ_MODE_0000      0             12887  315241  RISE       1
up_cnt_RNO_0_15_LC_11_22_7/carryout             LogicCell40_SEQ_MODE_0000    278             13165  315241  RISE       1
IN_MUX_bfv_11_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0             13165  315241  RISE       1
IN_MUX_bfv_11_23_0_/carryinitout                ICE_CARRY_IN_MUX             556             13721  315241  RISE       2
up_cnt_RNO_0_16_LC_11_23_0/carryin              LogicCell40_SEQ_MODE_0000      0             13721  315241  RISE       1
up_cnt_RNO_0_16_LC_11_23_0/carryout             LogicCell40_SEQ_MODE_0000    278             13999  315241  RISE       2
up_cnt_RNO_0_17_LC_11_23_1/carryin              LogicCell40_SEQ_MODE_0000      0             13999  315241  RISE       1
up_cnt_RNO_0_17_LC_11_23_1/carryout             LogicCell40_SEQ_MODE_0000    278             14278  315241  RISE       2
up_cnt_RNO_0_18_LC_11_23_2/carryin              LogicCell40_SEQ_MODE_0000      0             14278  315241  RISE       1
up_cnt_RNO_0_18_LC_11_23_2/carryout             LogicCell40_SEQ_MODE_0000    278             14556  315241  RISE       2
up_cnt_RNO_0_19_LC_11_23_3/carryin              LogicCell40_SEQ_MODE_0000      0             14556  315241  RISE       1
up_cnt_RNO_0_19_LC_11_23_3/carryout             LogicCell40_SEQ_MODE_0000    278             14834  315241  RISE       2
I__3824/I                                       InMux                          0             14834  315241  RISE       1
I__3824/O                                       InMux                        662             15496  315241  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_11_23_4/in3    LogicCell40_SEQ_MODE_0000      0             15496  315241  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_11_23_4/lcout  LogicCell40_SEQ_MODE_0000    861             16357  315241  RISE       1
I__3722/I                                       LocalMux                       0             16357  315241  RISE       1
I__3722/O                                       LocalMux                    1099             17456  315241  RISE       1
I__3723/I                                       InMux                          0             17456  315241  RISE       1
I__3723/O                                       InMux                        662             18119  315241  RISE       1
up_cnt_20_LC_10_23_0/in1                        LogicCell40_SEQ_MODE_1000      0             18119  315241  RISE       1

Capture Clock Path
pin name                   model name                 delay  cumulative delay  edge  Fanout
-------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE     441
I__10624/I                 gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                 gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                 GlobalMux                      0                 0  RISE       1
I__10625/O                 GlobalMux                    252               252  RISE       1
I__10755/I                 ClkMux                         0               252  RISE       1
I__10755/O                 ClkMux                       887              1139  RISE       1
up_cnt_20_LC_10_23_0/clk   LogicCell40_SEQ_MODE_1000      0              1139  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 51.96 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_17_13_1/lcout
Path End         : u_app.data_q_4_LC_17_13_2/ce
Capture Clock    : u_app.data_q_4_LC_17_13_2/clk
Setup Constraint : 83320p
Path slack       : 64076p

Capture Clock Arrival Time (clk_app:R#2)   83320
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             84459

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17853
---------------------------------------   ----- 
End-of-path arrival time (ps)             20383
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE     441
I__10624/I                     gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                     gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                     GlobalMux                      0                 0  RISE       1
I__10625/O                     GlobalMux                    252               252  RISE       1
I__10739/I                     ClkMux                         0               252  RISE       1
I__10739/O                     ClkMux                       887              1139  RISE       1
u_app.data_q_3_LC_17_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_17_13_1/lcout             LogicCell40_SEQ_MODE_1000   1391              2530  64076  RISE       9
I__9865/I                                   LocalMux                       0              2530  64076  RISE       1
I__9865/O                                   LocalMux                    1099              3629  64076  RISE       1
I__9870/I                                   InMux                          0              3629  64076  RISE       1
I__9870/O                                   InMux                        662              4291  64076  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_13_0/in0       LogicCell40_SEQ_MODE_0000      0              4291  64076  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_13_0/lcout     LogicCell40_SEQ_MODE_0000   1245              5536  64076  RISE       1
I__9882/I                                   LocalMux                       0              5536  64076  RISE       1
I__9882/O                                   LocalMux                    1099              6636  64076  RISE       1
I__9883/I                                   InMux                          0              6636  64076  RISE       1
I__9883/O                                   InMux                        662              7298  64076  RISE       1
u_app.data_q_RNIJ50D2_1_LC_17_14_2/in3      LogicCell40_SEQ_MODE_0000      0              7298  64076  RISE       1
u_app.data_q_RNIJ50D2_1_LC_17_14_2/lcout    LogicCell40_SEQ_MODE_0000    861              8159  64076  RISE       2
I__8786/I                                   LocalMux                       0              8159  64076  RISE       1
I__8786/O                                   LocalMux                    1099              9258  64076  RISE       1
I__8787/I                                   InMux                          0              9258  64076  RISE       1
I__8787/O                                   InMux                        662              9920  64076  RISE       1
u_app.data_q_RNI427R3_7_LC_17_14_0/in3      LogicCell40_SEQ_MODE_0000      0              9920  64076  RISE       1
u_app.data_q_RNI427R3_7_LC_17_14_0/ltout    LogicCell40_SEQ_MODE_0000    609             10529  64076  FALL       1
I__8697/I                                   CascadeMux                     0             10529  64076  FALL       1
I__8697/O                                   CascadeMux                     0             10529  64076  FALL       1
u_app.data_q_RNIN7786_4_LC_17_14_1/in2      LogicCell40_SEQ_MODE_0000      0             10529  64076  FALL       1
u_app.data_q_RNIN7786_4_LC_17_14_1/lcout    LogicCell40_SEQ_MODE_0000   1179             11708  64076  RISE       2
I__8766/I                                   LocalMux                       0             11708  64076  RISE       1
I__8766/O                                   LocalMux                    1099             12807  64076  RISE       1
I__8768/I                                   InMux                          0             12807  64076  RISE       1
I__8768/O                                   InMux                        662             13470  64076  RISE       1
u_app.status_q_RNI25J8G_6_LC_17_14_6/in3    LogicCell40_SEQ_MODE_0000      0             13470  64076  RISE       1
u_app.status_q_RNI25J8G_6_LC_17_14_6/lcout  LogicCell40_SEQ_MODE_0000    861             14331  64076  RISE       1
I__8763/I                                   LocalMux                       0             14331  64076  RISE       1
I__8763/O                                   LocalMux                    1099             15430  64076  RISE       1
I__8764/I                                   InMux                          0             15430  64076  RISE       1
I__8764/O                                   InMux                        662             16092  64076  RISE       1
u_usb_cdc.u_ctrl_endp.G_9_LC_17_13_6/in3    LogicCell40_SEQ_MODE_0000      0             16092  64076  RISE       1
u_usb_cdc.u_ctrl_endp.G_9_LC_17_13_6/lcout  LogicCell40_SEQ_MODE_0000    861             16953  64076  RISE       8
I__9896/I                                   Odrv4                          0             16953  64076  RISE       1
I__9896/O                                   Odrv4                        596             17549  64076  RISE       1
I__9899/I                                   Span4Mux_h                     0             17549  64076  RISE       1
I__9899/O                                   Span4Mux_h                   517             18066  64076  RISE       1
I__9902/I                                   Span4Mux_h                     0             18066  64076  RISE       1
I__9902/O                                   Span4Mux_h                   517             18582  64076  RISE       1
I__9905/I                                   LocalMux                       0             18582  64076  RISE       1
I__9905/O                                   LocalMux                    1099             19681  64076  RISE       1
I__9907/I                                   CEMux                          0             19681  64076  RISE       1
I__9907/O                                   CEMux                        702             20383  64076  RISE       1
u_app.data_q_4_LC_17_13_2/ce                LogicCell40_SEQ_MODE_1000      0             20383  64076  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE     441
I__10624/I                     gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                     gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                     GlobalMux                      0                 0  RISE       1
I__10625/O                     GlobalMux                    252               252  RISE       1
I__10739/I                     ClkMux                         0               252  RISE       1
I__10739/O                     ClkMux                       887              1139  RISE       1
u_app.data_q_4_LC_17_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 60.60 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/clk
Setup Constraint : 20830p
Path slack       : 4327p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15112
---------------------------------------   ----- 
End-of-path arrival time (ps)             17642
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                         0                 0  RISE     441
I__10624/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                                          GlobalMux                      0                 0  RISE       1
I__10625/O                                          GlobalMux                    252               252  RISE       1
I__10644/I                                          ClkMux                         0               252  RISE       1
I__10644/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/lcout                       LogicCell40_SEQ_MODE_1010   1391              2530   4327  RISE       3
I__2115/I                                                                  LocalMux                       0              2530   4327  RISE       1
I__2115/O                                                                  LocalMux                    1099              3629   4327  RISE       1
I__2117/I                                                                  InMux                          0              3629   4327  RISE       1
I__2117/O                                                                  InMux                        662              4291   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_10_8_5/in1                 LogicCell40_SEQ_MODE_0000      0              4291   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_10_8_5/ltout               LogicCell40_SEQ_MODE_0000    887              5179   4327  FALL       1
I__2110/I                                                                  CascadeMux                     0              5179   4327  FALL       1
I__2110/O                                                                  CascadeMux                     0              5179   4327  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_10_8_6/in2           LogicCell40_SEQ_MODE_0000      0              5179   4327  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_10_8_6/lcout         LogicCell40_SEQ_MODE_0000   1179              6357   4327  RISE      10
I__2731/I                                                                  LocalMux                       0              6357   4327  RISE       1
I__2731/O                                                                  LocalMux                    1099              7457   4327  RISE       1
I__2734/I                                                                  InMux                          0              7457   4327  RISE       1
I__2734/O                                                                  InMux                        662              8119   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_valid_q_RNIGBML2_LC_9_8_4/in3                  LogicCell40_SEQ_MODE_0000      0              8119   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_valid_q_RNIGBML2_LC_9_8_4/lcout                LogicCell40_SEQ_MODE_0000    861              8980   4327  RISE       2
I__1788/I                                                                  LocalMux                       0              8980   4327  RISE       1
I__1788/O                                                                  LocalMux                    1099             10079   4327  RISE       1
I__1789/I                                                                  InMux                          0             10079   4327  RISE       1
I__1789/O                                                                  InMux                        662             10741   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_9_8_3/in3                LogicCell40_SEQ_MODE_0000      0             10741   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_9_8_3/lcout              LogicCell40_SEQ_MODE_0000    861             11602   4327  RISE       1
I__1792/I                                                                  Odrv4                          0             11602   4327  RISE       1
I__1792/O                                                                  Odrv4                        596             12198   4327  RISE       1
I__1793/I                                                                  Span4Mux_v                     0             12198   4327  RISE       1
I__1793/O                                                                  Span4Mux_v                   596             12794   4327  RISE       1
I__1794/I                                                                  Span4Mux_s3_v                  0             12794   4327  RISE       1
I__1794/O                                                                  Span4Mux_s3_v                543             13337   4327  RISE       1
I__1795/I                                                                  LocalMux                       0             13337   4327  RISE       1
I__1795/O                                                                  LocalMux                    1099             14437   4327  RISE       1
I__1796/I                                                                  IoInMux                        0             14437   4327  RISE       1
I__1796/O                                                                  IoInMux                      662             15099   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15099   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/GLOBALBUFFEROUTPUT        ICE_GB                      1589             16688   4327  RISE      56
I__5631/I                                                                  gio2CtrlBuf                    0             16688   4327  RISE       1
I__5631/O                                                                  gio2CtrlBuf                    0             16688   4327  RISE       1
I__5632/I                                                                  GlobalMux                      0             16688   4327  RISE       1
I__5632/O                                                                  GlobalMux                    252             16940   4327  RISE       1
I__5633/I                                                                  CEMux                          0             16940   4327  RISE       1
I__5633/O                                                                  CEMux                        702             17642   4327  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/ce                                     LogicCell40_SEQ_MODE_1010      0             17642   4327  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                ICE_GB                         0                 0  RISE     441
I__10624/I                               gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                               gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                               GlobalMux                      0                 0  RISE       1
I__10625/O                               GlobalMux                    252               252  RISE       1
I__10627/I                               ClkMux                         0               252  RISE       1
I__10627/O                               ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/lcout
Path End         : u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/ce
Capture Clock    : u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/clk
Setup Constraint : 20830p
Path slack       : 4327p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21969

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         15112
---------------------------------------   ----- 
End-of-path arrival time (ps)             17642
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                         0                 0  RISE     441
I__10624/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                                          GlobalMux                      0                 0  RISE       1
I__10625/O                                          GlobalMux                    252               252  RISE       1
I__10644/I                                          ClkMux                         0               252  RISE       1
I__10644/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_0_LC_10_8_3/lcout                       LogicCell40_SEQ_MODE_1010   1391              2530   4327  RISE       3
I__2115/I                                                                  LocalMux                       0              2530   4327  RISE       1
I__2115/O                                                                  LocalMux                    1099              3629   4327  RISE       1
I__2117/I                                                                  InMux                          0              3629   4327  RISE       1
I__2117/O                                                                  InMux                        662              4291   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_10_8_5/in1                 LogicCell40_SEQ_MODE_0000      0              4291   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIPJRB_1_LC_10_8_5/ltout               LogicCell40_SEQ_MODE_0000    887              5179   4327  FALL       1
I__2110/I                                                                  CascadeMux                     0              5179   4327  FALL       1
I__2110/O                                                                  CascadeMux                     0              5179   4327  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_10_8_6/in2           LogicCell40_SEQ_MODE_0000      0              5179   4327  FALL       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNI4V8K1_2_LC_10_8_6/lcout         LogicCell40_SEQ_MODE_0000   1179              6357   4327  RISE      10
I__2731/I                                                                  LocalMux                       0              6357   4327  RISE       1
I__2731/O                                                                  LocalMux                    1099              7457   4327  RISE       1
I__2734/I                                                                  InMux                          0              7457   4327  RISE       1
I__2734/O                                                                  InMux                        662              8119   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_valid_q_RNIGBML2_LC_9_8_4/in3                  LogicCell40_SEQ_MODE_0000      0              8119   4327  RISE       1
u_usb_cdc.u_sie.u_phy_tx.tx_valid_q_RNIGBML2_LC_9_8_4/lcout                LogicCell40_SEQ_MODE_0000    861              8980   4327  RISE       2
I__1788/I                                                                  LocalMux                       0              8980   4327  RISE       1
I__1788/O                                                                  LocalMux                    1099             10079   4327  RISE       1
I__1789/I                                                                  InMux                          0             10079   4327  RISE       1
I__1789/O                                                                  InMux                        662             10741   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_9_8_3/in3                LogicCell40_SEQ_MODE_0000      0             10741   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_3_LC_9_8_3/lcout              LogicCell40_SEQ_MODE_0000    861             11602   4327  RISE       1
I__1792/I                                                                  Odrv4                          0             11602   4327  RISE       1
I__1792/O                                                                  Odrv4                        596             12198   4327  RISE       1
I__1793/I                                                                  Span4Mux_v                     0             12198   4327  RISE       1
I__1793/O                                                                  Span4Mux_v                   596             12794   4327  RISE       1
I__1794/I                                                                  Span4Mux_s3_v                  0             12794   4327  RISE       1
I__1794/O                                                                  Span4Mux_s3_v                543             13337   4327  RISE       1
I__1795/I                                                                  LocalMux                       0             13337   4327  RISE       1
I__1795/O                                                                  LocalMux                    1099             14437   4327  RISE       1
I__1796/I                                                                  IoInMux                        0             14437   4327  RISE       1
I__1796/O                                                                  IoInMux                      662             15099   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             15099   4327  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_state_q_RNI6VSI4_1_3/GLOBALBUFFEROUTPUT        ICE_GB                      1589             16688   4327  RISE      56
I__5631/I                                                                  gio2CtrlBuf                    0             16688   4327  RISE       1
I__5631/O                                                                  gio2CtrlBuf                    0             16688   4327  RISE       1
I__5632/I                                                                  GlobalMux                      0             16688   4327  RISE       1
I__5632/O                                                                  GlobalMux                    252             16940   4327  RISE       1
I__5633/I                                                                  CEMux                          0             16940   4327  RISE       1
I__5633/O                                                                  CEMux                        702             17642   4327  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/ce                                     LogicCell40_SEQ_MODE_1010      0             17642   4327  RISE       1

Capture Clock Path
pin name                                 model name                 delay  cumulative delay  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                ICE_GB                         0                 0  RISE     441
I__10624/I                               gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                               gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                               GlobalMux                      0                 0  RISE       1
I__10625/O                               GlobalMux                    252               252  RISE       1
I__10627/I                               ClkMux                         0               252  RISE       1
I__10627/O                               ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.crc16_q_1_LC_11_1_0/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_3mhz:R vs. clk_3mhz:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : up_cnt_21_LC_11_23_5/lcout
Path End         : up_cnt_20_LC_10_23_0/in1
Capture Clock    : up_cnt_20_LC_10_23_0/clk
Setup Constraint : 333280p
Path slack       : 315240p

Capture Clock Arrival Time (clk_3mhz:R#2)   333280
+ Master Clock Source Latency                    0
+ Capture Clock Path Delay                    1139
- Setup Time                                 -1060
-----------------------------------------   ------ 
End-of-path required time (ps)              333359

Launch Clock Arrival Time (clk_3mhz:R#1)       0
+ Master Clock Source Latency                  0
+ Launch Clock Path Delay                   1139
+ Clock To Q                                1391
+ Data Path Delay                          15589
----------------------------------------   ----- 
End-of-path arrival time (ps)              18119
 
Launch Clock Path
pin name                   model name                 delay  cumulative delay  edge  Fanout
-------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE     441
I__10624/I                 gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                 gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                 GlobalMux                      0                 0  RISE       1
I__10625/O                 GlobalMux                    252               252  RISE       1
I__10763/I                 ClkMux                         0               252  RISE       1
I__10763/O                 ClkMux                       887              1139  RISE       1
up_cnt_21_LC_11_23_5/clk   LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
up_cnt_21_LC_11_23_5/lcout                      LogicCell40_SEQ_MODE_1000   1391              2530  315241  RISE      23
I__4811/I                                       LocalMux                       0              2530  315241  RISE       1
I__4811/O                                       LocalMux                    1099              3629  315241  RISE       1
I__4817/I                                       InMux                          0              3629  315241  RISE       1
I__4817/O                                       InMux                        662              4291  315241  RISE       1
up_cnt_RNI71AQ_20_LC_10_22_2/in1                LogicCell40_SEQ_MODE_0000      0              4291  315241  RISE       1
up_cnt_RNI71AQ_20_LC_10_22_2/lcout              LogicCell40_SEQ_MODE_0000   1179              5470  315241  RISE       3
I__3503/I                                       Odrv4                          0              5470  315241  RISE       1
I__3503/O                                       Odrv4                        596              6066  315241  RISE       1
I__3506/I                                       LocalMux                       0              6066  315241  RISE       1
I__3506/O                                       LocalMux                    1099              7165  315241  RISE       1
I__3509/I                                       InMux                          0              7165  315241  RISE       1
I__3509/O                                       InMux                        662              7828  315241  RISE       1
I__3511/I                                       CascadeMux                     0              7828  315241  RISE       1
I__3511/O                                       CascadeMux                     0              7828  315241  RISE       1
up_cnt_RNO_0_0_LC_11_21_0/in2                   LogicCell40_SEQ_MODE_0000      0              7828  315241  RISE       1
up_cnt_RNO_0_0_LC_11_21_0/carryout              LogicCell40_SEQ_MODE_0000    609              8437  315241  RISE       2
up_cnt_RNO_0_1_LC_11_21_1/carryin               LogicCell40_SEQ_MODE_0000      0              8437  315241  RISE       1
up_cnt_RNO_0_1_LC_11_21_1/carryout              LogicCell40_SEQ_MODE_0000    278              8715  315241  RISE       2
up_cnt_RNO_0_2_LC_11_21_2/carryin               LogicCell40_SEQ_MODE_0000      0              8715  315241  RISE       1
up_cnt_RNO_0_2_LC_11_21_2/carryout              LogicCell40_SEQ_MODE_0000    278              8993  315241  RISE       2
up_cnt_RNO_0_3_LC_11_21_3/carryin               LogicCell40_SEQ_MODE_0000      0              8993  315241  RISE       1
up_cnt_RNO_0_3_LC_11_21_3/carryout              LogicCell40_SEQ_MODE_0000    278              9271  315241  RISE       2
up_cnt_RNO_0_4_LC_11_21_4/carryin               LogicCell40_SEQ_MODE_0000      0              9271  315241  RISE       1
up_cnt_RNO_0_4_LC_11_21_4/carryout              LogicCell40_SEQ_MODE_0000    278              9549  315241  RISE       2
up_cnt_RNO_0_5_LC_11_21_5/carryin               LogicCell40_SEQ_MODE_0000      0              9549  315241  RISE       1
up_cnt_RNO_0_5_LC_11_21_5/carryout              LogicCell40_SEQ_MODE_0000    278              9827  315241  RISE       2
up_cnt_RNO_0_6_LC_11_21_6/carryin               LogicCell40_SEQ_MODE_0000      0              9827  315241  RISE       1
up_cnt_RNO_0_6_LC_11_21_6/carryout              LogicCell40_SEQ_MODE_0000    278             10106  315241  RISE       2
up_cnt_RNO_0_7_LC_11_21_7/carryin               LogicCell40_SEQ_MODE_0000      0             10106  315241  RISE       1
up_cnt_RNO_0_7_LC_11_21_7/carryout              LogicCell40_SEQ_MODE_0000    278             10384  315241  RISE       1
IN_MUX_bfv_11_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0             10384  315241  RISE       1
IN_MUX_bfv_11_22_0_/carryinitout                ICE_CARRY_IN_MUX             556             10940  315241  RISE       2
up_cnt_RNO_0_8_LC_11_22_0/carryin               LogicCell40_SEQ_MODE_0000      0             10940  315241  RISE       1
up_cnt_RNO_0_8_LC_11_22_0/carryout              LogicCell40_SEQ_MODE_0000    278             11218  315241  RISE       2
up_cnt_RNO_0_9_LC_11_22_1/carryin               LogicCell40_SEQ_MODE_0000      0             11218  315241  RISE       1
up_cnt_RNO_0_9_LC_11_22_1/carryout              LogicCell40_SEQ_MODE_0000    278             11496  315241  RISE       2
up_cnt_RNO_0_10_LC_11_22_2/carryin              LogicCell40_SEQ_MODE_0000      0             11496  315241  RISE       1
up_cnt_RNO_0_10_LC_11_22_2/carryout             LogicCell40_SEQ_MODE_0000    278             11774  315241  RISE       2
up_cnt_RNO_0_11_LC_11_22_3/carryin              LogicCell40_SEQ_MODE_0000      0             11774  315241  RISE       1
up_cnt_RNO_0_11_LC_11_22_3/carryout             LogicCell40_SEQ_MODE_0000    278             12053  315241  RISE       2
up_cnt_RNO_0_12_LC_11_22_4/carryin              LogicCell40_SEQ_MODE_0000      0             12053  315241  RISE       1
up_cnt_RNO_0_12_LC_11_22_4/carryout             LogicCell40_SEQ_MODE_0000    278             12331  315241  RISE       2
up_cnt_RNO_0_13_LC_11_22_5/carryin              LogicCell40_SEQ_MODE_0000      0             12331  315241  RISE       1
up_cnt_RNO_0_13_LC_11_22_5/carryout             LogicCell40_SEQ_MODE_0000    278             12609  315241  RISE       2
up_cnt_RNO_0_14_LC_11_22_6/carryin              LogicCell40_SEQ_MODE_0000      0             12609  315241  RISE       1
up_cnt_RNO_0_14_LC_11_22_6/carryout             LogicCell40_SEQ_MODE_0000    278             12887  315241  RISE       2
up_cnt_RNO_0_15_LC_11_22_7/carryin              LogicCell40_SEQ_MODE_0000      0             12887  315241  RISE       1
up_cnt_RNO_0_15_LC_11_22_7/carryout             LogicCell40_SEQ_MODE_0000    278             13165  315241  RISE       1
IN_MUX_bfv_11_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0             13165  315241  RISE       1
IN_MUX_bfv_11_23_0_/carryinitout                ICE_CARRY_IN_MUX             556             13721  315241  RISE       2
up_cnt_RNO_0_16_LC_11_23_0/carryin              LogicCell40_SEQ_MODE_0000      0             13721  315241  RISE       1
up_cnt_RNO_0_16_LC_11_23_0/carryout             LogicCell40_SEQ_MODE_0000    278             13999  315241  RISE       2
up_cnt_RNO_0_17_LC_11_23_1/carryin              LogicCell40_SEQ_MODE_0000      0             13999  315241  RISE       1
up_cnt_RNO_0_17_LC_11_23_1/carryout             LogicCell40_SEQ_MODE_0000    278             14278  315241  RISE       2
up_cnt_RNO_0_18_LC_11_23_2/carryin              LogicCell40_SEQ_MODE_0000      0             14278  315241  RISE       1
up_cnt_RNO_0_18_LC_11_23_2/carryout             LogicCell40_SEQ_MODE_0000    278             14556  315241  RISE       2
up_cnt_RNO_0_19_LC_11_23_3/carryin              LogicCell40_SEQ_MODE_0000      0             14556  315241  RISE       1
up_cnt_RNO_0_19_LC_11_23_3/carryout             LogicCell40_SEQ_MODE_0000    278             14834  315241  RISE       2
I__3824/I                                       InMux                          0             14834  315241  RISE       1
I__3824/O                                       InMux                        662             15496  315241  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_11_23_4/in3    LogicCell40_SEQ_MODE_0000      0             15496  315241  RISE       1
un1_up_cnt_cry_19_THRU_LUT4_0_LC_11_23_4/lcout  LogicCell40_SEQ_MODE_0000    861             16357  315241  RISE       1
I__3722/I                                       LocalMux                       0             16357  315241  RISE       1
I__3722/O                                       LocalMux                    1099             17456  315241  RISE       1
I__3723/I                                       InMux                          0             17456  315241  RISE       1
I__3723/O                                       InMux                        662             18119  315241  RISE       1
up_cnt_20_LC_10_23_0/in1                        LogicCell40_SEQ_MODE_1000      0             18119  315241  RISE       1

Capture Clock Path
pin name                   model name                 delay  cumulative delay  edge  Fanout
-------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                         0                 0  RISE     441
I__10624/I                 gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                 gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                 GlobalMux                      0                 0  RISE       1
I__10625/O                 GlobalMux                    252               252  RISE       1
I__10755/I                 ClkMux                         0               252  RISE       1
I__10755/O                 ClkMux                       887              1139  RISE       1
up_cnt_20_LC_10_23_0/clk   LogicCell40_SEQ_MODE_1000      0              1139  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.data_q_3_LC_17_13_1/lcout
Path End         : u_app.data_q_4_LC_17_13_2/ce
Capture Clock    : u_app.data_q_4_LC_17_13_2/clk
Setup Constraint : 83320p
Path slack       : 64076p

Capture Clock Arrival Time (clk_app:R#2)   83320
+ Master Clock Source Latency                  0
+ Capture Clock Path Delay                  1139
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             84459

Launch Clock Arrival Time (clk_app:R#1)       0
+ Master Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17853
---------------------------------------   ----- 
End-of-path arrival time (ps)             20383
 
Launch Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE     441
I__10624/I                     gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                     gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                     GlobalMux                      0                 0  RISE       1
I__10625/O                     GlobalMux                    252               252  RISE       1
I__10739/I                     ClkMux                         0               252  RISE       1
I__10739/O                     ClkMux                       887              1139  RISE       1
u_app.data_q_3_LC_17_13_1/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.data_q_3_LC_17_13_1/lcout             LogicCell40_SEQ_MODE_1000   1391              2530  64076  RISE       9
I__9865/I                                   LocalMux                       0              2530  64076  RISE       1
I__9865/O                                   LocalMux                    1099              3629  64076  RISE       1
I__9870/I                                   InMux                          0              3629  64076  RISE       1
I__9870/O                                   InMux                        662              4291  64076  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_13_0/in0       LogicCell40_SEQ_MODE_0000      0              4291  64076  RISE       1
u_app.data_q_RNIDKPU_0_LC_18_13_0/lcout     LogicCell40_SEQ_MODE_0000   1245              5536  64076  RISE       1
I__9882/I                                   LocalMux                       0              5536  64076  RISE       1
I__9882/O                                   LocalMux                    1099              6636  64076  RISE       1
I__9883/I                                   InMux                          0              6636  64076  RISE       1
I__9883/O                                   InMux                        662              7298  64076  RISE       1
u_app.data_q_RNIJ50D2_1_LC_17_14_2/in3      LogicCell40_SEQ_MODE_0000      0              7298  64076  RISE       1
u_app.data_q_RNIJ50D2_1_LC_17_14_2/lcout    LogicCell40_SEQ_MODE_0000    861              8159  64076  RISE       2
I__8786/I                                   LocalMux                       0              8159  64076  RISE       1
I__8786/O                                   LocalMux                    1099              9258  64076  RISE       1
I__8787/I                                   InMux                          0              9258  64076  RISE       1
I__8787/O                                   InMux                        662              9920  64076  RISE       1
u_app.data_q_RNI427R3_7_LC_17_14_0/in3      LogicCell40_SEQ_MODE_0000      0              9920  64076  RISE       1
u_app.data_q_RNI427R3_7_LC_17_14_0/ltout    LogicCell40_SEQ_MODE_0000    609             10529  64076  FALL       1
I__8697/I                                   CascadeMux                     0             10529  64076  FALL       1
I__8697/O                                   CascadeMux                     0             10529  64076  FALL       1
u_app.data_q_RNIN7786_4_LC_17_14_1/in2      LogicCell40_SEQ_MODE_0000      0             10529  64076  FALL       1
u_app.data_q_RNIN7786_4_LC_17_14_1/lcout    LogicCell40_SEQ_MODE_0000   1179             11708  64076  RISE       2
I__8766/I                                   LocalMux                       0             11708  64076  RISE       1
I__8766/O                                   LocalMux                    1099             12807  64076  RISE       1
I__8768/I                                   InMux                          0             12807  64076  RISE       1
I__8768/O                                   InMux                        662             13470  64076  RISE       1
u_app.status_q_RNI25J8G_6_LC_17_14_6/in3    LogicCell40_SEQ_MODE_0000      0             13470  64076  RISE       1
u_app.status_q_RNI25J8G_6_LC_17_14_6/lcout  LogicCell40_SEQ_MODE_0000    861             14331  64076  RISE       1
I__8763/I                                   LocalMux                       0             14331  64076  RISE       1
I__8763/O                                   LocalMux                    1099             15430  64076  RISE       1
I__8764/I                                   InMux                          0             15430  64076  RISE       1
I__8764/O                                   InMux                        662             16092  64076  RISE       1
u_usb_cdc.u_ctrl_endp.G_9_LC_17_13_6/in3    LogicCell40_SEQ_MODE_0000      0             16092  64076  RISE       1
u_usb_cdc.u_ctrl_endp.G_9_LC_17_13_6/lcout  LogicCell40_SEQ_MODE_0000    861             16953  64076  RISE       8
I__9896/I                                   Odrv4                          0             16953  64076  RISE       1
I__9896/O                                   Odrv4                        596             17549  64076  RISE       1
I__9899/I                                   Span4Mux_h                     0             17549  64076  RISE       1
I__9899/O                                   Span4Mux_h                   517             18066  64076  RISE       1
I__9902/I                                   Span4Mux_h                     0             18066  64076  RISE       1
I__9902/O                                   Span4Mux_h                   517             18582  64076  RISE       1
I__9905/I                                   LocalMux                       0             18582  64076  RISE       1
I__9905/O                                   LocalMux                    1099             19681  64076  RISE       1
I__9907/I                                   CEMux                          0             19681  64076  RISE       1
I__9907/O                                   CEMux                        702             20383  64076  RISE       1
u_app.data_q_4_LC_17_13_2/ce                LogicCell40_SEQ_MODE_1000      0             20383  64076  RISE       1

Capture Clock Path
pin name                       model name                 delay  cumulative delay  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT      ICE_GB                         0                 0  RISE     441
I__10624/I                     gio2CtrlBuf                    0                 0  RISE       1
I__10624/O                     gio2CtrlBuf                    0                 0  RISE       1
I__10625/I                     GlobalMux                      0                 0  RISE       1
I__10625/O                     GlobalMux                    252               252  RISE       1
I__10739/I                     ClkMux                         0               252  RISE       1
I__10739/O                     ClkMux                       887              1139  RISE       1
u_app.data_q_4_LC_17_13_2/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 7225


Data Path Delay                7304
+ Setup Time                   1060
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 7225

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      soc                        0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               FALL  1       
I__2131/I                                      Odrv12                     0      1000               FALL  1       
I__2131/O                                      Odrv12                     1232   2232               FALL  1       
I__2132/I                                      Span12Mux_v                0      2232               FALL  1       
I__2132/O                                      Span12Mux_v                1073   3305               FALL  1       
I__2133/I                                      Span12Mux_h                0      3305               FALL  1       
I__2133/O                                      Span12Mux_h                1232   4536               FALL  1       
I__2134/I                                      Sp12to4                    0      4536               FALL  1       
I__2134/O                                      Sp12to4                    848    5384               FALL  1       
I__2135/I                                      Span4Mux_v                 0      5384               FALL  1       
I__2135/O                                      Span4Mux_v                 649    6033               FALL  1       
I__2136/I                                      LocalMux                   0      6033               FALL  1       
I__2136/O                                      LocalMux                   768    6801               FALL  1       
I__2137/I                                      InMux                      0      6801               FALL  1       
I__2137/O                                      InMux                      503    7304               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_9_7/in0  LogicCell40_SEQ_MODE_1000  0      7304               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  441     
I__10624/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                     GlobalMux                  0      0                  RISE  1       
I__10625/O                                     GlobalMux                  252    252                RISE  1       
I__10652/I                                     ClkMux                     0      252                RISE  1       
I__10652/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_9_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 6642


Data Path Delay                7198
+ Setup Time                    583
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 6642

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      soc                        0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               FALL  1       
I__1845/I                                      Odrv12                     0      1000               FALL  1       
I__1845/O                                      Odrv12                     1232   2232               FALL  1       
I__1846/I                                      Span12Mux_h                0      2232               FALL  1       
I__1846/O                                      Span12Mux_h                1232   3464               FALL  1       
I__1847/I                                      Span12Mux_v                0      3464               FALL  1       
I__1847/O                                      Span12Mux_v                1073   4536               FALL  1       
I__1848/I                                      Sp12to4                    0      4536               FALL  1       
I__1848/O                                      Sp12to4                    848    5384               FALL  1       
I__1849/I                                      Span4Mux_h                 0      5384               FALL  1       
I__1849/O                                      Span4Mux_h                 543    5927               FALL  1       
I__1850/I                                      LocalMux                   0      5927               FALL  1       
I__1850/O                                      LocalMux                   768    6695               FALL  1       
I__1851/I                                      InMux                      0      6695               FALL  1       
I__1851/O                                      InMux                      503    7198               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_11_6/in3  LogicCell40_SEQ_MODE_1000  0      7198               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  441     
I__10624/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                     GlobalMux                  0      0                  RISE  1       
I__10625/O                                     GlobalMux                  252    252                RISE  1       
I__10665/I                                     ClkMux                     0      252                RISE  1       
I__10665/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_11_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: rgb1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : rgb1
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_3mhz:R
Clock to Out Delay : 149279


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            146749
---------------------------- ------
Clock To Out Delay           149279

Launch Clock Path
pin name                   model name                 delay  cummulative delay  edge  Fanout  
-------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  441     
I__10624/I                 gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                 gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                 GlobalMux                  0      0                  RISE  1       
I__10625/O                 GlobalMux                  252    252                RISE  1       
I__10763/I                 ClkMux                     0      252                RISE  1       
I__10763/O                 ClkMux                     887    1139               RISE  1       
up_cnt_21_LC_11_23_5/clk   LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                            model name                 delay   cummulative delay  edge  Fanout  
----------------------------------  -------------------------  ------  -----------------  ----  ------  
up_cnt_21_LC_11_23_5/lcout          LogicCell40_SEQ_MODE_1000  1391    2530               RISE  23      
I__4811/I                           LocalMux                   0       2530               RISE  1       
I__4811/O                           LocalMux                   1099    3629               RISE  1       
I__4817/I                           InMux                      0       3629               RISE  1       
I__4817/O                           InMux                      662     4291               RISE  1       
up_cnt_RNI71AQ_20_LC_10_22_2/in1    LogicCell40_SEQ_MODE_0000  0       4291               RISE  1       
up_cnt_RNI71AQ_20_LC_10_22_2/lcout  LogicCell40_SEQ_MODE_0000  1232    5523               FALL  3       
I__3505/I                           Odrv12                     0       5523               FALL  1       
I__3505/O                           Odrv12                     1232    6755               FALL  1       
I__3508/I                           Span12Mux_s8_v             0       6755               FALL  1       
I__3508/O                           Span12Mux_s8_v             795     7549               FALL  1       
I__3510/I                           Sp12to4                    0       7549               FALL  1       
I__3510/O                           Sp12to4                    848     8397               FALL  1       
I__3512/I                           Span4Mux_h                 0       8397               FALL  1       
I__3512/O                           Span4Mux_h                 543     8940               FALL  1       
I__3513/I                           LocalMux                   0       8940               FALL  1       
I__3513/O                           LocalMux                   768     9708               FALL  1       
I__3514/I                           InMux                      0       9708               FALL  1       
I__3514/O                           InMux                      503     10212              FALL  1       
RGBA_DRIVER/RGB1PWM                 SB_RGBA_DRV                0       10212              FALL  1       
RGBA_DRIVER/RGB1                    SB_RGBA_DRV                139068  149279             FALL  0       
rgb1                                soc                        0       149279             FALL  1       

6.2.2::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16926


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14396
---------------------------- ------
Clock To Out Delay            16926

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  441     
I__10624/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                           GlobalMux                  0      0                  RISE  1       
I__10625/O                                           GlobalMux                  252    252                RISE  1       
I__10674/I                                           ClkMux                     0      252                RISE  1       
I__10674/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/lcout             LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__6733/I                                                         LocalMux                   0      2530               RISE  1       
I__6733/O                                                         LocalMux                   1099   3629               RISE  1       
I__6738/I                                                         InMux                      0      3629               RISE  1       
I__6738/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_9_12_6/in1     LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_9_12_6/lcout   LogicCell40_SEQ_MODE_0000  1179   5470               RISE  5       
I__7832/I                                                         Odrv12                     0      5470               RISE  1       
I__7832/O                                                         Odrv12                     1073   6543               RISE  1       
I__7835/I                                                         Span12Mux_v                0      6543               RISE  1       
I__7835/O                                                         Span12Mux_v                980    7523               RISE  1       
I__7838/I                                                         Span12Mux_h                0      7523               RISE  1       
I__7838/O                                                         Span12Mux_h                1073   8596               RISE  1       
I__7842/I                                                         LocalMux                   0      8596               RISE  1       
I__7842/O                                                         LocalMux                   1099   9695               RISE  1       
I__7843/I                                                         InMux                      0      9695               RISE  1       
I__7843/O                                                         InMux                      662    10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_16_30_6/in0    LogicCell40_SEQ_MODE_0000  0      10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_16_30_6/lcout  LogicCell40_SEQ_MODE_0000  1245   11602              RISE  2       
I__7824/I                                                         Odrv4                      0      11602              RISE  1       
I__7824/O                                                         Odrv4                      596    12198              RISE  1       
I__7825/I                                                         Span4Mux_s0_v              0      12198              RISE  1       
I__7825/O                                                         Span4Mux_s0_v              344    12543              RISE  1       
I__7826/I                                                         LocalMux                   0      12543              RISE  1       
I__7826/O                                                         LocalMux                   1099   13642              RISE  1       
I__7828/I                                                         IoInMux                    0      13642              RISE  1       
I__7828/O                                                         IoInMux                    662    14304              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14304              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14838              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      14838              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16926              FALL  1       
usb_dn:out                                                        soc                        0      16926              FALL  1       

6.2.3::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 16926


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14396
---------------------------- ------
Clock To Out Delay            16926

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  441     
I__10624/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                           GlobalMux                  0      0                  RISE  1       
I__10625/O                                           GlobalMux                  252    252                RISE  1       
I__10674/I                                           ClkMux                     0      252                RISE  1       
I__10674/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/lcout             LogicCell40_SEQ_MODE_1010  1391   2530               RISE  10      
I__6733/I                                                         LocalMux                   0      2530               RISE  1       
I__6733/O                                                         LocalMux                   1099   3629               RISE  1       
I__6738/I                                                         InMux                      0      3629               RISE  1       
I__6738/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_9_12_6/in1     LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_0_0_LC_9_12_6/lcout   LogicCell40_SEQ_MODE_0000  1179   5470               RISE  5       
I__7832/I                                                         Odrv12                     0      5470               RISE  1       
I__7832/O                                                         Odrv12                     1073   6543               RISE  1       
I__7835/I                                                         Span12Mux_v                0      6543               RISE  1       
I__7835/O                                                         Span12Mux_v                980    7523               RISE  1       
I__7838/I                                                         Span12Mux_h                0      7523               RISE  1       
I__7838/O                                                         Span12Mux_h                1073   8596               RISE  1       
I__7842/I                                                         LocalMux                   0      8596               RISE  1       
I__7842/O                                                         LocalMux                   1099   9695               RISE  1       
I__7843/I                                                         InMux                      0      9695               RISE  1       
I__7843/O                                                         InMux                      662    10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_16_30_6/in0    LogicCell40_SEQ_MODE_0000  0      10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIL8IP_1_0_LC_16_30_6/lcout  LogicCell40_SEQ_MODE_0000  1245   11602              RISE  2       
I__7824/I                                                         Odrv4                      0      11602              RISE  1       
I__7824/O                                                         Odrv4                      596    12198              RISE  1       
I__7825/I                                                         Span4Mux_s0_v              0      12198              RISE  1       
I__7825/O                                                         Span4Mux_s0_v              344    12543              RISE  1       
I__7827/I                                                         LocalMux                   0      12543              RISE  1       
I__7827/O                                                         LocalMux                   1099   13642              RISE  1       
I__7829/I                                                         IoInMux                    0      13642              RISE  1       
I__7829/O                                                         IoInMux                    662    14304              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14304              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    14838              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      14838              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   16926              FALL  1       
usb_dp:out                                                        soc                        0      16926              FALL  1       

6.2.4::Path details for port: usb_dp_pu 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp_pu
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_3mhz:R
Clock to Out Delay : 8776


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              6246
---------------------------- ------
Clock To Out Delay             8776

Launch Clock Path
pin name                    model name                 delay  cummulative delay  edge  Fanout  
--------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT   ICE_GB                     0      0                  RISE  441     
I__10624/I                  gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                  gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                  GlobalMux                  0      0                  RISE  1       
I__10625/O                  GlobalMux                  252    252                RISE  1       
I__10742/I                  ClkMux                     0      252                RISE  1       
I__10742/O                  ClkMux                     887    1139               RISE  1       
usb_dp_pu_q_LC_12_19_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp_pu_q_LC_12_19_4/lcout         LogicCell40_SEQ_MODE_1000  1391   2530               RISE  2       
I__4623/I                            Odrv12                     0      2530               RISE  1       
I__4623/O                            Odrv12                     1073   3603               RISE  1       
I__4625/I                            Span12Mux_s7_v             0      3603               RISE  1       
I__4625/O                            Span12Mux_s7_v             556    4159               RISE  1       
I__4627/I                            LocalMux                   0      4159               RISE  1       
I__4627/O                            LocalMux                   1099   5258               RISE  1       
I__4628/I                            IoInMux                    0      5258               RISE  1       
I__4628/O                            IoInMux                    662    5920               RISE  1       
usb_dp_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5920               RISE  1       
usb_dp_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     768    6688               FALL  1       
usb_dp_pu_obuf_iopad/DIN             IO_PAD                     0      6688               FALL  1       
usb_dp_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8776               FALL  1       
usb_dp_pu                            soc                        0      8776               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -5890


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -7029
---------------------------- ------
Hold Time                     -5890

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      soc                        0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                RISE  1       
I__2131/I                                      Odrv12                     0      950                RISE  1       
I__2131/O                                      Odrv12                     1073   2023               RISE  1       
I__2132/I                                      Span12Mux_v                0      2023               RISE  1       
I__2132/O                                      Span12Mux_v                980    3003               RISE  1       
I__2133/I                                      Span12Mux_h                0      3003               RISE  1       
I__2133/O                                      Span12Mux_h                1073   4076               RISE  1       
I__2134/I                                      Sp12to4                    0      4076               RISE  1       
I__2134/O                                      Sp12to4                    596    4672               RISE  1       
I__2135/I                                      Span4Mux_v                 0      4672               RISE  1       
I__2135/O                                      Span4Mux_v                 596    5268               RISE  1       
I__2136/I                                      LocalMux                   0      5268               RISE  1       
I__2136/O                                      LocalMux                   1099   6367               RISE  1       
I__2137/I                                      InMux                      0      6367               RISE  1       
I__2137/O                                      InMux                      662    7029               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_9_7/in0  LogicCell40_SEQ_MODE_1000  0      7029               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  441     
I__10624/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                     GlobalMux                  0      0                  RISE  1       
I__10625/O                                     GlobalMux                  252    252                RISE  1       
I__10652/I                                     ClkMux                     0      252                RISE  1       
I__10652/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_10_9_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -5811


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -6950
---------------------------- ------
Hold Time                     -5811

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                      soc                        0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                RISE  1       
I__1845/I                                      Odrv12                     0      950                RISE  1       
I__1845/O                                      Odrv12                     1073   2023               RISE  1       
I__1846/I                                      Span12Mux_h                0      2023               RISE  1       
I__1846/O                                      Span12Mux_h                1073   3096               RISE  1       
I__1847/I                                      Span12Mux_v                0      3096               RISE  1       
I__1847/O                                      Span12Mux_v                980    4076               RISE  1       
I__1848/I                                      Sp12to4                    0      4076               RISE  1       
I__1848/O                                      Sp12to4                    596    4672               RISE  1       
I__1849/I                                      Span4Mux_h                 0      4672               RISE  1       
I__1849/O                                      Span4Mux_h                 517    5188               RISE  1       
I__1850/I                                      LocalMux                   0      5188               RISE  1       
I__1850/O                                      LocalMux                   1099   6288               RISE  1       
I__1851/I                                      InMux                      0      6288               RISE  1       
I__1851/O                                      InMux                      662    6950               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_11_6/in3  LogicCell40_SEQ_MODE_1000  0      6950               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  441     
I__10624/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                     GlobalMux                  0      0                  RISE  1       
I__10625/O                                     GlobalMux                  252    252                RISE  1       
I__10665/I                                     ClkMux                     0      252                RISE  1       
I__10665/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_11_6/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: rgb1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : rgb1
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_3mhz:R
Clock to Out Delay : 108658


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay            106128
---------------------------- ------
Clock To Out Delay           108658

Launch Clock Path
pin name                   model name                 delay  cummulative delay  edge  Fanout  
-------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT  ICE_GB                     0      0                  RISE  441     
I__10624/I                 gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                 gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                 GlobalMux                  0      0                  RISE  1       
I__10625/O                 GlobalMux                  252    252                RISE  1       
I__10755/I                 ClkMux                     0      252                RISE  1       
I__10755/O                 ClkMux                     887    1139               RISE  1       
up_cnt_20_LC_10_23_0/clk   LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
up_cnt_20_LC_10_23_0/lcout          LogicCell40_SEQ_MODE_1000  1391   2530               FALL  23      
I__4882/I                           LocalMux                   0      2530               FALL  1       
I__4882/O                           LocalMux                   768    3298               FALL  1       
I__4886/I                           InMux                      0      3298               FALL  1       
I__4886/O                           InMux                      503    3801               FALL  1       
up_cnt_RNI71AQ_20_LC_10_22_2/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
up_cnt_RNI71AQ_20_LC_10_22_2/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  3       
I__3505/I                           Odrv12                     0      4662               RISE  1       
I__3505/O                           Odrv12                     1073   5735               RISE  1       
I__3508/I                           Span12Mux_s8_v             0      5735               RISE  1       
I__3508/O                           Span12Mux_s8_v             715    6450               RISE  1       
I__3510/I                           Sp12to4                    0      6450               RISE  1       
I__3510/O                           Sp12to4                    596    7046               RISE  1       
I__3512/I                           Span4Mux_h                 0      7046               RISE  1       
I__3512/O                           Span4Mux_h                 517    7563               RISE  1       
I__3513/I                           LocalMux                   0      7563               RISE  1       
I__3513/O                           LocalMux                   1099   8662               RISE  1       
I__3514/I                           InMux                      0      8662               RISE  1       
I__3514/O                           InMux                      662    9324               RISE  1       
RGBA_DRIVER/RGB1PWM                 SB_RGBA_DRV                0      9324               RISE  1       
RGBA_DRIVER/RGB1                    SB_RGBA_DRV                99334  108658             RISE  0       
rgb1                                soc                        0      108658             RISE  1       

6.5.2::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 12880


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10350
---------------------------- ------
Clock To Out Delay            12880

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                            ICE_GB                     0      0                  RISE  441     
I__10624/I                                           gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                           gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                           GlobalMux                  0      0                  RISE  1       
I__10625/O                                           GlobalMux                  252    252                RISE  1       
I__10674/I                                           ClkMux                     0      252                RISE  1       
I__10674/O                                           ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_9_12_5/lcout      LogicCell40_SEQ_MODE_1010  1391   2530               FALL  10      
I__6735/I                                                  LocalMux                   0      2530               FALL  1       
I__6735/O                                                  LocalMux                   768    3298               FALL  1       
I__6743/I                                                  InMux                      0      3298               FALL  1       
I__6743/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_9_12_1/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_0_LC_9_12_1/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__1822/I                                                  Odrv12                     0      4662               RISE  1       
I__1822/O                                                  Odrv12                     1073   5735               RISE  1       
I__1823/I                                                  Span12Mux_v                0      5735               RISE  1       
I__1823/O                                                  Span12Mux_v                980    6715               RISE  1       
I__1824/I                                                  Span12Mux_s6_v             0      6715               RISE  1       
I__1824/O                                                  Span12Mux_s6_v             517    7232               RISE  1       
I__1825/I                                                  Sp12to4                    0      7232               RISE  1       
I__1825/O                                                  Sp12to4                    596    7828               RISE  1       
I__1826/I                                                  IoSpan4Mux                 0      7828               RISE  1       
I__1826/O                                                  IoSpan4Mux                 622    8450               RISE  1       
I__1827/I                                                  LocalMux                   0      8450               RISE  1       
I__1827/O                                                  LocalMux                   1099   9549               RISE  1       
I__1828/I                                                  IoInMux                    0      9549               RISE  1       
I__1828/O                                                  IoInMux                    662    10212              RISE  1       
u_usb_dn_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10212              RISE  1       
u_usb_dn_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    10966              RISE  1       
u_usb_dn_iopad/DIN                                         IO_PAD                     0      10966              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                              IO_PAD                     1914   12880              RISE  1       
usb_dn:out                                                 soc                        0      12880              RISE  1       

6.5.3::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13397


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10867
---------------------------- ------
Clock To Out Delay            13397

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  441     
I__10624/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                                            GlobalMux                  0      0                  RISE  1       
I__10625/O                                            GlobalMux                  252    252                RISE  1       
I__10675/I                                            ClkMux                     0      252                RISE  1       
I__10675/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_12_6/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                 model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_10_12_6/lcout   LogicCell40_SEQ_MODE_1010  1391   2530               FALL  10      
I__2921/I                                                LocalMux                   0      2530               FALL  1       
I__2921/O                                                LocalMux                   768    3298               FALL  1       
I__2931/I                                                InMux                      0      3298               FALL  1       
I__2931/O                                                InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_12_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNI6LMR_LC_9_12_0/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__1835/I                                                Odrv12                     0      4662               RISE  1       
I__1835/O                                                Odrv12                     1073   5735               RISE  1       
I__1836/I                                                Span12Mux_v                0      5735               RISE  1       
I__1836/O                                                Span12Mux_v                980    6715               RISE  1       
I__1837/I                                                Sp12to4                    0      6715               RISE  1       
I__1837/O                                                Sp12to4                    596    7311               RISE  1       
I__1838/I                                                Span4Mux_v                 0      7311               RISE  1       
I__1838/O                                                Span4Mux_v                 596    7907               RISE  1       
I__1839/I                                                Span4Mux_s2_v              0      7907               RISE  1       
I__1839/O                                                Span4Mux_s2_v              437    8344               RISE  1       
I__1840/I                                                IoSpan4Mux                 0      8344               RISE  1       
I__1840/O                                                IoSpan4Mux                 622    8967               RISE  1       
I__1841/I                                                LocalMux                   0      8967               RISE  1       
I__1841/O                                                LocalMux                   1099   10066              RISE  1       
I__1842/I                                                IoInMux                    0      10066              RISE  1       
I__1842/O                                                IoInMux                    662    10728              RISE  1       
u_usb_dp_preio/DOUT0                                     PRE_IO_PIN_TYPE_101001     0      10728              RISE  1       
u_usb_dp_preio/PADOUT                                    PRE_IO_PIN_TYPE_101001     755    11483              RISE  1       
u_usb_dp_iopad/DIN                                       IO_PAD                     0      11483              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                            IO_PAD                     1914   13397              RISE  1       
usb_dp:out                                               soc                        0      13397              RISE  1       

6.5.4::Path details for port: usb_dp_pu 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp_pu
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_3mhz:R
Clock to Out Delay : 8338


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              5808
---------------------------- ------
Clock To Out Delay             8338

Launch Clock Path
pin name                    model name                 delay  cummulative delay  edge  Fanout  
--------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT   ICE_GB                     0      0                  RISE  441     
I__10624/I                  gio2CtrlBuf                0      0                  RISE  1       
I__10624/O                  gio2CtrlBuf                0      0                  RISE  1       
I__10625/I                  GlobalMux                  0      0                  RISE  1       
I__10625/O                  GlobalMux                  252    252                RISE  1       
I__10742/I                  ClkMux                     0      252                RISE  1       
I__10742/O                  ClkMux                     887    1139               RISE  1       
usb_dp_pu_q_LC_12_19_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp_pu_q_LC_12_19_4/lcout         LogicCell40_SEQ_MODE_1000  1391   2530               FALL  2       
I__4623/I                            Odrv12                     0      2530               FALL  1       
I__4623/O                            Odrv12                     1232   3761               FALL  1       
I__4625/I                            Span12Mux_s7_v             0      3761               FALL  1       
I__4625/O                            Span12Mux_s7_v             636    4397               FALL  1       
I__4627/I                            LocalMux                   0      4397               FALL  1       
I__4627/O                            LocalMux                   768    5165               FALL  1       
I__4628/I                            IoInMux                    0      5165               FALL  1       
I__4628/O                            IoInMux                    503    5669               FALL  1       
usb_dp_pu_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5669               FALL  1       
usb_dp_pu_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     755    6424               RISE  1       
usb_dp_pu_obuf_iopad/DIN             IO_PAD                     0      6424               RISE  1       
usb_dp_pu_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8338               RISE  1       
usb_dp_pu                            soc                        0      8338               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

