$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % f $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % f $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
#1
1$
1%
#2
#3
0#
0$
0%
#4
1#
1$
1%
#5
0#
0%
#6
#7
1#
0$
#8
0#
#9
#10
1#
#11
1$
1%
#12
0#
0$
0%
#13
1$
#14
1#
1%
#15
0$
0%
#16
0#
#17
1#
1$
1%
#18
0$
0%
#19
