
---------- Begin Simulation Statistics ----------
final_tick                               1829114034021                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 393878                       # Simulator instruction rate (inst/s)
host_mem_usage                                8612860                       # Number of bytes of host memory used
host_op_rate                                   748370                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2538.92                       # Real time elapsed on the host
host_tick_rate                              720429908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000025816                       # Number of instructions simulated
sim_ops                                    1900051938                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.829114                       # Number of seconds simulated
sim_ticks                                1829114034021                       # Number of ticks simulated
system.cpu0.Branches                        100005070                       # Number of branches fetched
system.cpu0.committedInsts                 1000000001                       # Number of instructions committed
system.cpu0.committedOps                   1900003052                       # Number of ops (including micro ops) committed
system.cpu0.dtb.rdAccesses                  399992433                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       195621                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                  199997894                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                 1300001549                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                           42                       # TLB misses on write requests
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                      5492834937                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                5492834937                       # Number of busy cycles
system.cpu0.num_cc_register_reads           500025690                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          600000804                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    100002724                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                  5835                       # Number of float alu accesses
system.cpu0.num_fp_insts                         5835                       # number of float instructions
system.cpu0.num_fp_register_reads                8883                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               4418                       # number of times the floating registers were written
system.cpu0.num_func_calls                       1296                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses           1899998501                       # Number of integer alu accesses
system.cpu0.num_int_insts                  1899998501                       # number of integer instructions
system.cpu0.num_int_register_reads         3799992253                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        1599995227                       # number of times the integer registers were written
system.cpu0.num_load_insts                  399992395                       # Number of load instructions
system.cpu0.num_mem_refs                    599990254                       # number of memory refs
system.cpu0.num_store_insts                 199997859                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                 1238      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               1300007784     68.42%     68.42% # Class of executed instruction
system.cpu0.op_class::IntMult                      65      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::IntDiv                      273      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatAdd                    210      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAlu                     794      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdCvt                    1166      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMisc                   1268      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.42% # Class of executed instruction
system.cpu0.op_class::MemRead               399991440     21.05%     89.47% # Class of executed instruction
system.cpu0.op_class::MemWrite              199997048     10.53%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                955      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite               811      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1900003052                       # Class of executed instruction
system.cpu0.workload.numSyscalls                   45                       # Number of system calls
system.cpu1.Branches                             5305                       # Number of branches fetched
system.cpu1.committedInsts                      25815                       # Number of instructions committed
system.cpu1.committedOps                        48886                       # Number of ops (including micro ops) committed
system.cpu1.dtb.rdAccesses                       3726                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                           16                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                       3337                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           12                       # TLB misses on write requests
system.cpu1.idle_fraction                    0.999935                       # Percentage of idle cycles
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                      33762                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                           57                       # TLB misses on write requests
system.cpu1.not_idle_fraction                0.000065                       # Percentage of non-idle cycles
system.cpu1.numCycles                          356979                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                 23.200043                       # Number of busy cycles
system.cpu1.num_cc_register_reads               28041                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes              19042                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts         4562                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                  2070                       # Number of float alu accesses
system.cpu1.num_fp_insts                         2070                       # number of float instructions
system.cpu1.num_fp_register_reads                2549                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes               1298                       # number of times the floating registers were written
system.cpu1.num_func_calls                        475                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              356955.799957                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                47578                       # Number of integer alu accesses
system.cpu1.num_int_insts                       47578                       # number of integer instructions
system.cpu1.num_int_register_reads              90915                       # number of times the integer registers were read
system.cpu1.num_int_register_writes             39340                       # number of times the integer registers were written
system.cpu1.num_load_insts                       3713                       # Number of load instructions
system.cpu1.num_mem_refs                         7045                       # number of memory refs
system.cpu1.num_store_insts                      3332                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                  430      0.88%      0.88% # Class of executed instruction
system.cpu1.op_class::IntAlu                    39751     81.31%     82.19% # Class of executed instruction
system.cpu1.op_class::IntMult                     651      1.33%     83.52% # Class of executed instruction
system.cpu1.op_class::IntDiv                       42      0.09%     83.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                    158      0.32%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     83.93% # Class of executed instruction
system.cpu1.op_class::SimdAlu                     176      0.36%     84.29% # Class of executed instruction
system.cpu1.op_class::SimdCmp                      54      0.11%     84.40% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     188      0.38%     84.79% # Class of executed instruction
system.cpu1.op_class::SimdMisc                    391      0.80%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     85.59% # Class of executed instruction
system.cpu1.op_class::MemRead                    3416      6.99%     92.58% # Class of executed instruction
system.cpu1.op_class::MemWrite                   2722      5.57%     98.14% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                297      0.61%     98.75% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite               610      1.25%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                     48886                       # Class of executed instruction
system.cpu1.workload.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5579882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11422827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     12504339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     25009604                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            948                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5842312                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          730                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5579152                       # Transaction distribution
system.membus.trans_dist::ReadExReq               633                       # Transaction distribution
system.membus.trans_dist::ReadExResp              633                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5842312                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17265772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17265772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17265772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    373995200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    373995200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               373995200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5842945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5842945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5842945                       # Request fanout histogram
system.membus.reqLayer4.occupancy         19106850809                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        31275755224                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON   1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst   1300001096                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1300001096                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst   1300001096                       # number of overall hits
system.cpu0.icache.overall_hits::total     1300001096                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     38599695                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38599695                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     38599695                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38599695                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1300001549                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1300001549                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 85209.039735                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 85209.039735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 85209.039735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 85209.039735                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu0.icache.writebacks::total               40                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     38297997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38297997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     38297997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38297997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 84543.039735                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 84543.039735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 84543.039735                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 84543.039735                       # average overall mshr miss latency
system.cpu0.icache.replacements                    40                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst   1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1300001096                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     38599695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38599695                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1300001549                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 85209.039735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 85209.039735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     38297997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38297997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 84543.039735                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 84543.039735                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          410.387911                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1300001549                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              453                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2869760.593819                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            83250                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   410.387911                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.801539                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.801539                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      10400012845                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     10400012845                       # Number of data accesses
system.cpu0.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu0.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    587487306                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       587487306                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    587487306                       # number of overall hits
system.cpu0.dcache.overall_hits::total      587487306                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     12503021                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      12503021                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     12503021                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12503021                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 572008216869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 572008216869                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 572008216869                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 572008216869                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    599990327                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    599990327                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020839                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020839                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 45749.600586                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45749.600586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 45749.600586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45749.600586                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks         2118                       # number of writebacks
system.cpu0.dcache.writebacks::total             2118                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     12503021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     12503021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12503021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 563681204883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 563681204883                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 563681204883                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 563681204883                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020839                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020839                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 45083.600586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45083.600586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 45083.600586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45083.600586                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12503013                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      387490491                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12501942                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 571980211569                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 571980211569                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    399992433                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031255                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45751.309002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45751.309002                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12501942                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 563653918197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 563653918197                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031255                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 45085.309002                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45085.309002                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     199996815                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1079                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data     28005300                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     28005300                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    199997894                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 25954.865616                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 25954.865616                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1079                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data     27286686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27286686                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25288.865616                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25288.865616                       # average WriteReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          599990327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12503021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            47.987629                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           165168                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     7.999997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4812425637                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4812425637                       # Number of data accesses
system.cpu0.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu0.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu0.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON   1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        33129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           33129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        33129                       # number of overall hits
system.cpu1.icache.overall_hits::total          33129                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          633                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           633                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          633                       # number of overall misses
system.cpu1.icache.overall_misses::total          633                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     52633980                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     52633980                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     52633980                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     52633980                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        33762                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33762                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        33762                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33762                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.018749                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.018749                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.018749                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.018749                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 83150.047393                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83150.047393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 83150.047393                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83150.047393                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          136                       # number of writebacks
system.cpu1.icache.writebacks::total              136                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          633                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          633                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          633                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     52212402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     52212402                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     52212402                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     52212402                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.018749                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.018749                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 82484.047393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82484.047393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 82484.047393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82484.047393                       # average overall mshr miss latency
system.cpu1.icache.replacements                   136                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        33129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          33129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          633                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     52633980                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     52633980                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        33762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33762                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.018749                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.018749                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 83150.047393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83150.047393                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          633                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     52212402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     52212402                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.018749                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.018749                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 82484.047393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82484.047393                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          496.987384                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              33762                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              633                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            53.336493                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            88245                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   496.987384                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.970678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970678                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           270729                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          270729                       # Number of data accesses
system.cpu1.icache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.icache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.icache.tags.repl_valid_data             0                       # Number of global replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.itb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.itb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.repl_invalid            0                       # Number of initial replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_tag            0                       # Number of local replacements
system.cpu1.dtb_walker_cache.tags.repl_valid_data            0                       # Number of global replacements
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         5905                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            5905                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         5905                       # number of overall hits
system.cpu1.dcache.overall_hits::total           5905                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         1158                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1158                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         1158                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1158                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     40359600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     40359600                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     40359600                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     40359600                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         7063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         7063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         7063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         7063                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.163953                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.163953                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.163953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.163953                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 34852.849741                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34852.849741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 34852.849741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34852.849741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          920                       # number of writebacks
system.cpu1.dcache.writebacks::total              920                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.cpu1.data         1158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1158                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data         1158                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1158                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     39588372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     39588372                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     39588372                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     39588372                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.163953                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.163953                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.163953                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.163953                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 34186.849741                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 34186.849741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 34186.849741                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 34186.849741                       # average overall mshr miss latency
system.cpu1.dcache.replacements                  1150                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         3014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           3014                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          712                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     17018298                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     17018298                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         3726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         3726                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 23902.103933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23902.103933                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     16544106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     16544106                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.191090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.191090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 23236.103933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23236.103933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2891                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          446                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     23341302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     23341302                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         3337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3337                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.133653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.133653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 52334.757848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 52334.757848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     23044266                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23044266                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.133653                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.133653                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51668.757848                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51668.757848                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse            7.999997                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               7063                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.099309                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           170163                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     7.999997                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            57662                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           57662                       # Number of data accesses
system.cpu1.dcache.tags.repl_invalid                0                       # Number of initial replacements
system.cpu1.dcache.tags.repl_valid_tag              0                       # Number of local replacements
system.cpu1.dcache.tags.repl_valid_data             0                       # Number of global replacements
system.l2.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.data             6661541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 779                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6662320                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.data            6661541                       # number of overall hits
system.l2.overall_hits::.cpu1.data                779                       # number of overall hits
system.l2.overall_hits::total                 6662320                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5841480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               633                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               379                       # number of demand (read+write) misses
system.l2.demand_misses::total                5842945                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              453                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5841480                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              633                       # number of overall misses
system.l2.overall_misses::.cpu1.data              379                       # number of overall misses
system.l2.overall_misses::total               5842945                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37840455                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 495732758346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     51567381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     31772196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     495853938378                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37840455                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 495732758346                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     51567381                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     31772196                       # number of overall miss cycles
system.l2.overall_miss_latency::total    495853938378                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst             453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        12503021                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data            1158                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             12505265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst            453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       12503021                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data           1158                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            12505265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.467205                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.327288                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.467239                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.467205                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.327288                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.467239                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83533.013245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 84864.239601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81465.056872                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83831.651715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84863.701161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83533.013245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 84864.239601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81465.056872                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83831.651715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84863.701161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 730                       # number of writebacks
system.l2.writebacks::total                       730                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst          453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5841480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5842945                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5841480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5842945                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     34749520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 455857720895                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     47245722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     29183668                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 455968899805                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     34749520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 455857720895                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     47245722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     29183668                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 455968899805                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.467205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.327288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.467239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.467205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.327288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.467239                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76709.757174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 78038.052154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74637.791469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77001.762533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78037.513583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76709.757174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 78038.052154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74637.791469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77001.762533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78037.513583                       # average overall mshr miss latency
system.l2.replacements                        5580830                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          176                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              176                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          176                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          176                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu0.data              689                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data            390                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            243                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 633                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     19945368                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     20828817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      40774185                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1079                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1525                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.361446                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.544843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 51141.969231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85715.296296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64414.194313                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data          390                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          243                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            633                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     17282573                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     19168680                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     36451253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.361446                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.544843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 44314.289744                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78883.456790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57584.917852                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu0.inst          453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          633                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37840455                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     51567381                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89407836                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          633                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1086                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83533.013245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81465.056872                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82327.657459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     34749520                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     47245722                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81995242                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76709.757174                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74637.791469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75502.064457                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6660852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          576                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6661428                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5841090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5841226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 495712812978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     10943379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 495723756357                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12501942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12502654                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.467215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.191011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.467199                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84866.491182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 80466.022059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84866.388727                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5841090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          136                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      5841226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 455840438322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     10014988                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 455850453310                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.467215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.191011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.467199                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78040.303834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73639.617647                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78040.201374                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 258693.909323                       # Cycle average of tags in use
system.l2.tags.total_refs                    25009604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5842974                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.280287                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     76000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.050332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       24.740683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    258606.571064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       38.280807                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       23.266443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.986506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        26628                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       232317                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405996638                       # Number of tag accesses
system.l2.tags.data_accesses                405996638                       # Number of data accesses
system.l2.tags.repl_invalid                         0                       # Number of initial replacements
system.l2.tags.repl_valid_tag                       0                       # Number of local replacements
system.l2.tags.repl_valid_data                      0                       # Number of global replacements
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         28992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     373854720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         24256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          373948480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        28992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        40512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        46720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           46720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5841480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            379                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5842945                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          730                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                730                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            15850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        204391150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            22148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            13261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             204442409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        15850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        22148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            37999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          25542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                25542                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          25542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           15850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       204391150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           22148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           13261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            204467952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5841169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000031652                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.298853565632                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           21                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           21                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12155854                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                357                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5842945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        730                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5842945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      730                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    311                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   288                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            182672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            182645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            182404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            182626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            182686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            182706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            182438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            182688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            182401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           182775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           182606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           182531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           182812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           182525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           182634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16           182573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17           182646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18           182384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19           182546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20           182648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21           182458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22           182346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23           182701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24           182395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25           182971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26           182479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27           182516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28           182472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29           182842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30           182694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31           182202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                7                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      60.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 124646371716                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                19467656488                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            226845725644                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21333.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38825.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5842945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  730                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5842143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5843012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71      5843012    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5843012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           21                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   49966.142857                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  31537.499467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  66132.506916                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            5     23.81%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            6     28.57%     52.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            1      4.76%     57.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4     19.05%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-65535            2      9.52%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-122879            1      4.76%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      4.76%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::294912-303103            1      4.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            21                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           21                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            21                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              373928576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   24192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               373948480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                46720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       204.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    204.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1829113903485                       # Total gap between requests
system.mem_ctrls.avgGap                     313007.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        28992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    373834816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        40512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        24256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        24192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15850.296624899847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 204380267.739888787270                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 22148.427734131576                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 13261.064946660137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 13226.075329386627                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5841480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          379                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          730                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     16987259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 226792011350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     22427738                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     14299297                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10925517064640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37499.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38824.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35430.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37729.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 14966461732.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         4555033977.313791                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         8041386906.090904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        8011669561.823689                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       445861.584000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     158777392556.695648                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     81571574513.652161                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     540709449495.980286                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       801666952872.850342                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        438.281560                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1612062948558                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82224800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 134826285463                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         4556418703.201753                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8043831479.870032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        8014105259.154906                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       445861.584000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158777392556.695648                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     81585160107.240860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     540700070609.027161                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       801677424576.500488                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        438.287285                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1612023057021                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82224800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 134866177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1829114034021                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          12503740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18081225                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1525                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12502654                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     37509055                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37514869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        31552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    800328896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        49216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       132992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              800542656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5580830                       # Total snoops (count)
system.tol2bus.snoopTraffic                     46720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18086095                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007240                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18085147     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    948      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18086095                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8330338656                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1156842                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            632699                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12490517979                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            452547                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
