// Copyright 2024-2025 ETH Zurich and University of Bologna.
//
// SPDX-License-Identifier: Apache-2.0
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// Author: Navaneeth Kunhi Purayil <nkunhi@iis.ee.ethz.ch>

#include <stdint.h>
#include <string.h>
#include <riscv_vector.h>
#include "../softmax/lib/exp.h"

// Code implementing softmax with stripmining
// Assumes row major order for input
// Row wise softmax operation
void softmax_vec_reduction(const double *i, const double *o, uint64_t channels, uint64_t innerSize) {

vfloat64m1_t buf_a;

double *i_ = (double *)i;
double *o_ = (double *)o;

double *is = (double *)i;
double *os = (double *)o;

size_t vl, avl;

for (int c=0; c<channels; c++) {
i_ = is;
avl = innerSize;

// Load the first portion of the long vector
vl = __riscv_vsetvl_e64m1(avl);
buf_a = __riscv_vle64_v_f64m1(i_, vl);
i_ += vl;

// Stripmining
avl -= vl;
for (; avl > 0; avl-=vl) {
    // Load the next remaining vector
    vl = __riscv_vsetvl_e64m1(avl);
    vfloat64m1_t buf_b = __riscv_vle64_v_f64m1(i_, vl);

    // Do a vector-vector max operation
    buf_a = __riscv_vfmax_vv_f64m1(buf_a, buf_b, vl);

    // Update vector length
    i_ += vl;
}

// Reduce the max present in buf_a
vfloat64m1_t vec_zero = __riscv_vfmv_v_f_f64m1(0, vl);

vfloat64m1_t vec_red_max;
vec_red_max = __riscv_vfredmax_vs_f64m1_f64m1(buf_a, vec_zero, vl);

double max = __riscv_vfmv_f_s_f64m1_f64(vec_red_max);

// Reset avl, i_
avl = innerSize;
double *i1_ = (double *)is;
vfloat64m1_t buf_d = __riscv_vfmv_v_f_f64m1(0, vl);

// Stripmine and find exponentials
for (; avl > 0; avl-= vl) {
    vl = __riscv_vsetvl_e64m1(avl);
    vfloat64m1_t buf_a = __riscv_vle64_v_f64m1(i1_, vl);
    vfloat64m1_t buf_b = __riscv_vfsub_vf_f64m1(buf_a, max, vl);
    
    // Find exp
    vfloat64m1_t buf_c = __exp_1xf64(buf_b, vl);

    buf_d = __riscv_vfadd_vv_f64m1(buf_c, buf_d, vl);
    __riscv_vse64_v_f64m1(i1_, buf_c, vl);
    i1_ += vl;
}

// Reset avl, i_
avl = innerSize;
double *i2_ = (double *)is;
o_ = (double *)os;
vl = __riscv_vsetvl_e64m1(avl);

// Reduction to find sum of exponentials
vfloat64m1_t vec_red_sum;
vec_red_sum = __riscv_vfredusum_vs_f64m1_f64m1(buf_d, vec_zero, vl);

double sum = __riscv_vfmv_f_s_f64m1_f64(vec_red_sum);
double sum_inv = 1.0/sum;

// Stripmining to the last multiplications
for (; avl > 0; avl-= vl) {
    vl = __riscv_vsetvl_e64m1(avl);
    vfloat64m1_t buf_a = __riscv_vle64_v_f64m1(i2_, vl);
    i2_ += vl;
    vfloat64m1_t buf_b = __riscv_vfmul_vf_f64m1(buf_a, sum_inv, vl);
    __riscv_vse64_v_f64m1(o_, buf_b, vl);
    o_ += vl;
}

// Update is, os
is += innerSize;
os += innerSize;
}

}

