
---------- Begin Simulation Statistics ----------
final_tick                               278676909500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699908                       # Number of bytes of host memory used
host_op_rate                                   405482                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   454.22                       # Real time elapsed on the host
host_tick_rate                              613524451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184179363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.278677                       # Number of seconds simulated
sim_ticks                                278676909500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.958422                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561378                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565771                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1366                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             151                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              135                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570317                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2671                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184179363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.573538                       # CPI: cycles per instruction
system.cpu.discardedOps                          3936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44891417                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086239                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169224                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       338771352                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179419                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        557353819                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640740     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114661      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                2      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082333      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84341627     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184179363                       # Class of committed instruction
system.cpu.tickCycles                       218582467                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           56                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2631557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5263946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                625                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2631278                       # Transaction distribution
system.membus.trans_dist::WritebackClean           80                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631764                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631764                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            400                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           225                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          880                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      7895455                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7896335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        61440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    673698176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673759616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632389                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004612                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      56      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2632389                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26315325500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3737500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        24430710750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336894592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336945792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336803584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336803584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2631989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2632389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2631278                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2631278                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            183725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1208907450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1209091175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       183725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           183725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1208580878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1208580878                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1208580878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           183725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1208907450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2417672053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5262714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000323888750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10261703                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4945183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632389                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2631357                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264778                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5262714                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            329080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            329050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            329046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            329046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328788                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90802803500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26323860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            189517278500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17247.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35997.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4903912                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4897943                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264778                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5262714                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2631668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2631670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 332908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 331517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       725603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    928.546459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   850.707788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.910062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16501      2.27%      2.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17194      2.37%      4.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19038      2.62%      7.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12131      1.67%      8.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10304      1.42%     10.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14610      2.01%     12.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19360      2.67%     15.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23806      3.28%     18.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       592659     81.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       725603                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.067863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.060508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.239849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        327639     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.061531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.055199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           322316     98.37%     98.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              603      0.18%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4738      1.45%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336945408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336812096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336945792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336813696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1209.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1208.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1209.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1208.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  278676897500                       # Total gap between requests
system.mem_ctrls.avgGap                      52942.69                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        50816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336894592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336812096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 182347.364520346076                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1208907449.865343093872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1208611422.468785524368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263978                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5262714                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26914000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 189490364500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6916163079500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33642.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35997.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1314181.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2589321000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1376249160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18789981000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13732154820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21997965600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106443279720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17375487360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       182304438660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.178486                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  42371113500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9305400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 227000396000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2591505840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1377414225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18800491080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13739081760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21997965600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     106399757940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17412137280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       182318353725                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.228418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42467697750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9305400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 226903811750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31784538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31784538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31784538                       # number of overall hits
system.cpu.icache.overall_hits::total        31784538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          400                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            400                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          400                       # number of overall misses
system.cpu.icache.overall_misses::total           400                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27743000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27743000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27743000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27743000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31784938                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31784938                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31784938                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31784938                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69357.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69357.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69357.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69357.500000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.icache.writebacks::total                80                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          400                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27343000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27343000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27343000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68357.500000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68357.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68357.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68357.500000                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31784538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31784538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          400                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           400                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27743000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27743000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31784938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31784938                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69357.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69357.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27343000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27343000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68357.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68357.500000                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           274.304147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31784938                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          79462.345000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   274.304147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.535750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.535750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63570276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63570276                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     81122541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81122541                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81122575                       # number of overall hits
system.cpu.dcache.overall_hits::total        81122575                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5262370                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5262370                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5262383                       # number of overall misses
system.cpu.dcache.overall_misses::total       5262383                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 392368895500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 392368895500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 392368895500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 392368895500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86384911                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86384911                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86384958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86384958                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.060918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.060918                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.060918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.060918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74561.251964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74561.251964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74561.067771                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74561.067771                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2631278                       # number of writebacks
system.cpu.dcache.writebacks::total           2631278                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630390                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630390                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2631980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2631980                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2631988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2631988                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 183749106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 183749106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 183749660000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 183749660000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030468                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69814.020623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69814.020623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69814.018909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69814.018909                       # average overall mshr miss latency
system.cpu.dcache.replacements                2631477                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043396                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043631                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81246.808511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81246.808511                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          216                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     17541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     17541000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81208.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81208.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79079145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79079145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5262135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5262135                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 392349802500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 392349802500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84341280                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74560.953396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74560.953396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630371                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630371                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2631764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2631764                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 183731565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 183731565000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031204                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69813.085444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69813.085444                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.276596                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.276596                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       554000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       554000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.170213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.170213                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        69250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        63000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.020000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        63000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        62000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        62000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.020000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.760487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83754663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2631989                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.821813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.760487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         175402105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        175402105                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 278676909500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
