Fitter report for fpga-master
Tue Apr 20 12:52:13 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Apr 20 12:52:13 2021       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; fpga-master                                 ;
; Top-level Entity Name              ; master                                      ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YE144C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 42 / 24,624 ( < 1 % )                       ;
;     Total combinational functions  ; 42 / 24,624 ( < 1 % )                       ;
;     Dedicated logic registers      ; 41 / 24,624 ( < 1 % )                       ;
; Total registers                    ; 41                                          ;
; Total pins                         ; 62 / 77 ( 81 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------+
; Option                                                             ; Setting                                                         ; Default Value                         ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YE144C8G                                                 ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                                               ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                                              ;                                       ;
; Fit Attempts to Skip                                               ; 0                                                               ; 0.0                                   ;
; Device Migration List                                              ; 10CL025YE144C8G,10CL006YE144C8G,10CL010YE144C8G,10CL016YE144C8G ;                                       ;
; Device I/O Standard                                                ; 3.3-V LVTTL                                                     ;                                       ;
; Use smart compilation                                              ; Off                                                             ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; All                                                             ; All                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                                              ; On                                    ;
; Enable compact report table                                        ; Off                                                             ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                                              ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                                          ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                                             ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                                             ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                                             ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                                                       ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                                              ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                                              ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                                             ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                                              ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                                             ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                                             ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                                          ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                                             ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                                                   ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                                                   ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                                               ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                                             ; Off                                   ;
; PCI I/O                                                            ; Off                                                             ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                                             ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                                             ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                                            ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                                              ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                                             ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                                             ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                                             ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                                             ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                                             ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                                             ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                                             ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                                             ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                                             ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                                                        ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                                          ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                                            ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                                            ; Auto                                  ;
; Auto Global Clock                                                  ; On                                                              ; On                                    ;
; Auto Global Register Control Signals                               ; On                                                              ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up                           ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                                            ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                                              ; On                                    ;
; Optimize Design for Metastability                                  ; On                                                              ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                                             ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                                             ; Off                                   ;
+--------------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+---------------+----------------+--------------+------------+---------------+----------------+
; Name          ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+---------------+----------------+--------------+------------+---------------+----------------+
; Global Signal ; master         ;              ; slowClk    ; GLOBAL_CLOCK  ; QSF Assignment ;
+---------------+----------------+--------------+------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 263 ) ; 0.00 % ( 0 / 263 )         ; 0.00 % ( 0 / 263 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 263 ) ; 0.00 % ( 0 / 263 )         ; 0.00 % ( 0 / 263 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 256 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 7 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/max/vlsi/didattica/virtlab/hardware/fpga-master/output_files/fpga-master.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 42 / 24,624 ( < 1 % ) ;
;     -- Combinational with no register       ; 1                     ;
;     -- Register only                        ; 0                     ;
;     -- Combinational with a register        ; 41                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 1                     ;
;     -- 3 input functions                    ; 2                     ;
;     -- <=2 input functions                  ; 39                    ;
;     -- Register only                        ; 0                     ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 5                     ;
;     -- arithmetic mode                      ; 37                    ;
;                                             ;                       ;
; Total registers*                            ; 41 / 24,934 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 41 / 24,624 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 310 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 4 / 1,539 ( < 1 % )   ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 62 / 77 ( 81 % )      ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )        ;
;     -- Dedicated input pins                 ; 0 / 17 ( 0 % )        ;
;                                             ;                       ;
; M9Ks                                        ; 0 / 66 ( 0 % )        ;
; Total block memory bits                     ; 0 / 608,256 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 608,256 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ;
; PLLs                                        ; 1 / 2 ( 50 % )        ;
; Global signals                              ; 3                     ;
;     -- Global clocks                        ; 3 / 20 ( 15 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0.3% / 0.3% / 0.2%    ;
; Peak interconnect usage (total/H/V)         ; 1.0% / 1.0% / 0.9%    ;
; Maximum fan-out                             ; 54                    ;
; Highest non-global fan-out                  ; 8                     ;
; Total fan-out                               ; 385                   ;
; Average fan-out                             ; 1.47                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 42 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 1                    ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 41                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1                    ; 0                              ;
;     -- 3 input functions                    ; 2                    ; 0                              ;
;     -- <=2 input functions                  ; 39                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 5                    ; 0                              ;
;     -- arithmetic mode                      ; 37                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 41                   ; 0                              ;
;     -- Dedicated logic registers            ; 41 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 4 / 1539 ( < 1 % )   ; 0 / 1539 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 62                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )      ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 2 / 24 ( 8 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 89                   ; 2                              ;
;     -- Registered Input Connections         ; 41                   ; 0                              ;
;     -- Output Connections                   ; 48                   ; 43                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 380                  ; 50                             ;
;     -- Registered Connections               ; 135                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 92                   ; 45                             ;
;     -- hard_block:auto_generated_inst       ; 45                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 7                    ; 2                              ;
;     -- Output Ports                         ; 9                    ; 1                              ;
;     -- Bidir Ports                          ; 46                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; mainClk   ; 22    ; 1        ; 0            ; 16           ; 0            ; 1                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuI2cScl ; 6     ; 1        ; 0            ; 27           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuSpiCk  ; 25    ; 2        ; 0            ; 16           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuSpiCs  ; 11    ; 1        ; 0            ; 23           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; mcuUartTx ; 10    ; 1        ; 0            ; 23           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; reset     ; 24    ; 2        ; 0            ; 16           ; 14           ; 54                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; slowClk   ; 23    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hBusCk    ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusCs    ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusRst   ; 39    ; 3        ; 1            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hBusnCk   ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[0]   ; 72    ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[1]   ; 71    ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[2]   ; 69    ; 4        ; 47           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; leds[3]   ; 68    ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; mcuUartRx ; 8     ; 1        ; 0            ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+
; hBusD[0]    ; 58    ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[1]    ; 59    ; 4        ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[2]    ; 49    ; 3        ; 18           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[3]    ; 50    ; 3        ; 20           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[4]    ; 46    ; 3        ; 11           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[5]    ; 60    ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[6]    ; 65    ; 4        ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusD[7]    ; 66    ; 4        ; 43           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; hBusRwds    ; 51    ; 3        ; 20           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[0]  ; 76    ; 5        ; 53           ; 6            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[10] ; 101   ; 6        ; 53           ; 21           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[11] ; 103   ; 6        ; 53           ; 22           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[12] ; 105   ; 6        ; 53           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[13] ; 106   ; 6        ; 53           ; 30           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[14] ; 111   ; 7        ; 49           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[15] ; 112   ; 7        ; 47           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[16] ; 113   ; 7        ; 45           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[17] ; 114   ; 7        ; 45           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[18] ; 115   ; 7        ; 45           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[19] ; 119   ; 7        ; 38           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[1]  ; 77    ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[20] ; 120   ; 7        ; 38           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[21] ; 121   ; 7        ; 34           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[22] ; 125   ; 7        ; 29           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[23] ; 132   ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[24] ; 133   ; 8        ; 20           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[25] ; 135   ; 8        ; 18           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[26] ; 136   ; 8        ; 18           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[27] ; 137   ; 8        ; 16           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[28] ; 141   ; 8        ; 7            ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[29] ; 142   ; 8        ; 3            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[2]  ; 80    ; 5        ; 53           ; 9            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[30] ; 143   ; 8        ; 1            ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[31] ; 144   ; 8        ; 1            ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[3]  ; 83    ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[4]  ; 85    ; 5        ; 53           ; 13           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[5]  ; 86    ; 5        ; 53           ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[6]  ; 87    ; 5        ; 53           ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[7]  ; 98    ; 6        ; 53           ; 20           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[8]  ; 99    ; 6        ; 53           ; 20           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; lsasBus[9]  ; 100   ; 6        ; 53           ; 21           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; On           ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; mcuI2cSda   ; 7     ; 1        ; 0            ; 26           ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; -                   ;
; mcuSpiIo[0] ; 33    ; 2        ; 0            ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; mcuSpiIo[1] ; 32    ; 2        ; 0            ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; mcuSpiIo[2] ; 31    ; 2        ; 0            ; 10           ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
; mcuSpiIo[3] ; 28    ; 2        ; 0            ; 14           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; reset~inputclkctrl  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------------+------------------------+------------------+---------------------------+
; 6        ; DIFFIO_L3n, DATA1, ASDO     ; Use as regular IO      ; mcuI2cScl        ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L4p, FLASH_nCE, nCSO ; Use as regular IO      ; mcuUartRx        ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                      ; -                ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As input tri-stated    ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated    ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                      ; -                ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                      ; -                ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R9n, DEV_OE          ; Use as regular IO      ; lsasBus[5]       ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO      ; lsasBus[6]       ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                      ; -                ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                      ; -                ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                      ; -                ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                      ; -                ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R5n, INIT_DONE       ; Use as regular IO      ; lsasBus[7]       ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R5p, CRC_ERROR       ; Use as regular IO      ; lsasBus[8]       ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R4n, nCEO            ; Use as programming pin ; lsasBus[10]      ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R4p, CLKUSR          ; Use as regular IO      ; lsasBus[11]      ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO      ; lsasBus[23]      ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO      ; lsasBus[24]      ; Dual Purpose Pin          ;
; 135      ; DIFFIO_T9p, DATA4           ; Use as regular IO      ; lsasBus[25]      ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO      ; lsasBus[27]      ; Dual Purpose Pin          ;
+----------+-----------------------------+------------------------+------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 9 / 9 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 6 / 6 ( 100 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 10 ( 80 % ) ; 3.3V          ; --           ;
; 4        ; 9 / 12 ( 75 % ) ; 3.3V          ; --           ;
; 5        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 6        ; 7 / 9 ( 78 % )  ; 3.3V          ; --           ;
; 7        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
; 8        ; 9 / 11 ( 82 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ;            ;          ; VCCD_PLL3                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 2        ;            ;          ; GNDA3                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 3        ;            ; --       ; VCCA3                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 7          ; 1        ; mcuI2cScl                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 7        ; 8          ; 1        ; mcuI2cSda                       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 9          ; 1        ; mcuUartRx                       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 9        ; 11         ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 15         ; 1        ; mcuUartTx                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 16         ; 1        ; mcuSpiCs                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 17         ; 1        ; ~ALTERA_DCLK~ / RESERVED_INPUT  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 13       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 14       ; 19         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 20         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 21         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 22         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 23         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 24         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 25         ; 1        ; mainClk                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 26         ; 1        ; slowClk                         ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 27         ; 2        ; reset                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 25       ; 28         ; 2        ; mcuSpiCk                        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; mcuSpiIo[3]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 40         ; 2        ; mcuSpiIo[2]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 45         ; 2        ; mcuSpiIo[1]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 46         ; 2        ; mcuSpiIo[0]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 39       ; 54         ; 3        ; hBusRst                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 59         ; 3        ; hBusCs                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 60         ; 3        ; hBusCk                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 61         ; 3        ; hBusnCk                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 67         ; 3        ; hBusD[4]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 79         ; 3        ; hBusD[2]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 50       ; 81         ; 3        ; hBusD[3]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 51       ; 82         ; 3        ; hBusRwds                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 86         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 53       ; 87         ; 3        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 54       ; 88         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 55       ; 89         ; 4        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 56       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 96         ; 4        ; hBusD[0]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 59       ; 98         ; 4        ; hBusD[1]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 60       ; 99         ; 4        ; hBusD[5]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 61       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 65       ; 106        ; 4        ; hBusD[6]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 66       ; 111        ; 4        ; hBusD[7]                        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 67       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 116        ; 4        ; leds[3]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 117        ; 4        ; leds[2]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 71       ; 119        ; 4        ; leds[1]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 120        ; 4        ; leds[0]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; VCCD_PLL4                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 74       ;            ;          ; GNDA4                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 75       ;            ; --       ; VCCA4                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 76       ; 126        ; 5        ; lsasBus[0]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 77       ; 127        ; 5        ; lsasBus[1]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 78       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 134        ; 5        ; lsasBus[2]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 81       ;            ; 5        ; VCCIO5                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 138        ; 5        ; lsasBus[3]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 84       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 85       ; 141        ; 5        ; lsasBus[4]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 86       ; 142        ; 5        ; lsasBus[5]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 87       ; 143        ; 5        ; lsasBus[6]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 88       ; 148        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 149        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 150        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 151        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 152        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 153        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 154        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 155        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 156        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 159        ; 6        ; lsasBus[7]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 99       ; 160        ; 6        ; lsasBus[8]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 100      ; 161        ; 6        ; lsasBus[9]                      ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 101      ; 162        ; 6        ; lsasBus[10]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 102      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 163        ; 6        ; lsasBus[11]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 104      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 105      ; 167        ; 6        ; lsasBus[12]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 106      ; 173        ; 6        ; lsasBus[13]                     ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ; 180        ; 7        ; lsasBus[14]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 112      ; 181        ; 7        ; lsasBus[15]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 113      ; 182        ; 7        ; lsasBus[16]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 114      ; 183        ; 7        ; lsasBus[17]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 115      ; 184        ; 7        ; lsasBus[18]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 116      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 190        ; 7        ; lsasBus[19]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 120      ; 191        ; 7        ; lsasBus[20]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 121      ; 197        ; 7        ; lsasBus[21]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 205        ; 7        ; lsasBus[22]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 126      ; 209        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 127      ; 210        ; 7        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 128      ; 211        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 129      ; 212        ; 8        ; GND+                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 130      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 218        ; 8        ; lsasBus[23]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 133      ; 219        ; 8        ; lsasBus[24]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 134      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 221        ; 8        ; lsasBus[25]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 136      ; 224        ; 8        ; lsasBus[26]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 137      ; 227        ; 8        ; lsasBus[27]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 138      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 139      ;            ; 8        ; VCCIO8                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 239        ; 8        ; lsasBus[28]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 142      ; 242        ; 8        ; lsasBus[29]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 143      ; 245        ; 8        ; lsasBus[30]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; 144      ; 246        ; 8        ; lsasBus[31]                     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; On           ;
; EPAD     ;            ;          ; GND                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                        ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------+
; SDC pin name                  ; myAltPll_inst|altpll_component|auto_generated|pll1                                 ;
; PLL mode                      ; Normal                                                                             ;
; Compensate clock              ; clock0                                                                             ;
; Compensated input/output pins ; --                                                                                 ;
; Switchover type               ; --                                                                                 ;
; Input frequency 0             ; 10.0 MHz                                                                           ;
; Input frequency 1             ; --                                                                                 ;
; Nominal PFD frequency         ; 10.0 MHz                                                                           ;
; Nominal VCO frequency         ; 400.0 MHz                                                                          ;
; VCO post scale K counter      ; 2                                                                                  ;
; VCO frequency control         ; Auto                                                                               ;
; VCO phase shift step          ; 312 ps                                                                             ;
; VCO multiply                  ; --                                                                                 ;
; VCO divide                    ; --                                                                                 ;
; Freq min lock                 ; 7.5 MHz                                                                            ;
; Freq max lock                 ; 16.25 MHz                                                                          ;
; M VCO Tap                     ; 0                                                                                  ;
; M Initial                     ; 1                                                                                  ;
; M value                       ; 40                                                                                 ;
; N value                       ; 1                                                                                  ;
; Charge pump current           ; setting 1                                                                          ;
; Loop filter resistance        ; setting 20                                                                         ;
; Loop filter capacitance       ; setting 0                                                                          ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                                 ;
; Bandwidth type                ; Medium                                                                             ;
; Real time reconfigurable      ; Off                                                                                ;
; Scan chain MIF file           ; --                                                                                 ;
; Preserve PLL counter order    ; Off                                                                                ;
; PLL location                  ; PLL_1                                                                              ;
; Inclk0 signal                 ; mainClk                                                                            ;
; Inclk1 signal                 ; --                                                                                 ;
; Inclk0 signal type            ; Global Clock                                                                       ;
; Inclk1 signal type            ; --                                                                                 ;
+-------------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 10.0 MHz         ; 0 (0 ps)    ; 1.12 (312 ps)    ; 50/50      ; C0      ; 40            ; 20/20 Even ; --            ; 1       ; 0       ; myAltPll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; hBusCk      ; Missing drive strength ;
; hBusnCk     ; Missing drive strength ;
; hBusCs      ; Missing drive strength ;
; hBusRst     ; Missing drive strength ;
; mcuUartRx   ; Missing drive strength ;
; leds[0]     ; Missing drive strength ;
; leds[1]     ; Missing drive strength ;
; leds[2]     ; Missing drive strength ;
; leds[3]     ; Missing drive strength ;
; mcuI2cSda   ; Missing drive strength ;
; hBusD[0]    ; Missing drive strength ;
; hBusD[1]    ; Missing drive strength ;
; hBusD[2]    ; Missing drive strength ;
; hBusD[3]    ; Missing drive strength ;
; hBusD[4]    ; Missing drive strength ;
; hBusD[5]    ; Missing drive strength ;
; hBusD[6]    ; Missing drive strength ;
; hBusD[7]    ; Missing drive strength ;
; hBusRwds    ; Missing drive strength ;
; mcuSpiIo[0] ; Missing drive strength ;
; mcuSpiIo[1] ; Missing drive strength ;
; mcuSpiIo[2] ; Missing drive strength ;
; mcuSpiIo[3] ; Missing drive strength ;
; lsasBus[0]  ; Missing drive strength ;
; lsasBus[1]  ; Missing drive strength ;
; lsasBus[2]  ; Missing drive strength ;
; lsasBus[3]  ; Missing drive strength ;
; lsasBus[4]  ; Missing drive strength ;
; lsasBus[5]  ; Missing drive strength ;
; lsasBus[6]  ; Missing drive strength ;
; lsasBus[7]  ; Missing drive strength ;
; lsasBus[8]  ; Missing drive strength ;
; lsasBus[9]  ; Missing drive strength ;
; lsasBus[10] ; Missing drive strength ;
; lsasBus[11] ; Missing drive strength ;
; lsasBus[12] ; Missing drive strength ;
; lsasBus[13] ; Missing drive strength ;
; lsasBus[14] ; Missing drive strength ;
; lsasBus[15] ; Missing drive strength ;
; lsasBus[16] ; Missing drive strength ;
; lsasBus[17] ; Missing drive strength ;
; lsasBus[18] ; Missing drive strength ;
; lsasBus[19] ; Missing drive strength ;
; lsasBus[20] ; Missing drive strength ;
; lsasBus[21] ; Missing drive strength ;
; lsasBus[22] ; Missing drive strength ;
; lsasBus[23] ; Missing drive strength ;
; lsasBus[24] ; Missing drive strength ;
; lsasBus[25] ; Missing drive strength ;
; lsasBus[26] ; Missing drive strength ;
; lsasBus[27] ; Missing drive strength ;
; lsasBus[28] ; Missing drive strength ;
; lsasBus[29] ; Missing drive strength ;
; lsasBus[30] ; Missing drive strength ;
; lsasBus[31] ; Missing drive strength ;
+-------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
; |master                                   ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 62   ; 0            ; 1 (1)        ; 0 (0)             ; 41 (41)          ; |master                                                                               ; master          ; work         ;
;    |myAltPll:myAltPll_inst|               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |master|myAltPll:myAltPll_inst                                                        ; myAltPll        ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |master|myAltPll:myAltPll_inst|altpll:altpll_component                                ; altpll          ; work         ;
;          |myAltPll_altpll:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |master|myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated ; myAltPll_altpll ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; slowClk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; hBusCk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusnCk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusCs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hBusRst     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiCk    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiCs    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartTx   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; mcuUartRx   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cScl   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; leds[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; leds[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; mcuI2cSda   ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[0]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[1]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[2]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[3]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[4]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[5]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[6]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusD[7]    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; hBusRwds    ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[0] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[1] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[2] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; mcuSpiIo[3] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[0]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[1]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[2]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[3]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[4]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[5]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[6]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[7]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[8]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[9]  ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[10] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[11] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[12] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[13] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[14] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[15] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[16] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[17] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[18] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[19] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[20] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[21] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[22] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[23] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[24] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[25] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[26] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[27] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[28] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[29] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[30] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; lsasBus[31] ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; reset       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; mainClk     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; slowClk             ;                   ;         ;
; mcuSpiCk            ;                   ;         ;
; mcuSpiCs            ;                   ;         ;
; mcuUartTx           ;                   ;         ;
; mcuI2cScl           ;                   ;         ;
; mcuI2cSda           ;                   ;         ;
; hBusD[0]            ;                   ;         ;
; hBusD[1]            ;                   ;         ;
; hBusD[2]            ;                   ;         ;
; hBusD[3]            ;                   ;         ;
; hBusD[4]            ;                   ;         ;
; hBusD[5]            ;                   ;         ;
; hBusD[6]            ;                   ;         ;
; hBusD[7]            ;                   ;         ;
; hBusRwds            ;                   ;         ;
; mcuSpiIo[0]         ;                   ;         ;
; mcuSpiIo[1]         ;                   ;         ;
; mcuSpiIo[2]         ;                   ;         ;
; mcuSpiIo[3]         ;                   ;         ;
; lsasBus[0]          ;                   ;         ;
; lsasBus[1]          ;                   ;         ;
; lsasBus[2]          ;                   ;         ;
; lsasBus[3]          ;                   ;         ;
; lsasBus[4]          ;                   ;         ;
; lsasBus[5]          ;                   ;         ;
; lsasBus[6]          ;                   ;         ;
; lsasBus[7]          ;                   ;         ;
; lsasBus[8]          ;                   ;         ;
; lsasBus[9]          ;                   ;         ;
; lsasBus[10]         ;                   ;         ;
; lsasBus[11]         ;                   ;         ;
; lsasBus[12]         ;                   ;         ;
; lsasBus[13]         ;                   ;         ;
; lsasBus[14]         ;                   ;         ;
; lsasBus[15]         ;                   ;         ;
; lsasBus[16]         ;                   ;         ;
; lsasBus[17]         ;                   ;         ;
; lsasBus[18]         ;                   ;         ;
; lsasBus[19]         ;                   ;         ;
; lsasBus[20]         ;                   ;         ;
; lsasBus[21]         ;                   ;         ;
; lsasBus[22]         ;                   ;         ;
; lsasBus[23]         ;                   ;         ;
; lsasBus[24]         ;                   ;         ;
; lsasBus[25]         ;                   ;         ;
; lsasBus[26]         ;                   ;         ;
; lsasBus[27]         ;                   ;         ;
; lsasBus[28]         ;                   ;         ;
; lsasBus[29]         ;                   ;         ;
; lsasBus[30]         ;                   ;         ;
; lsasBus[31]         ;                   ;         ;
; reset               ;                   ;         ;
; mainClk             ;                   ;         ;
+---------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------+----------+---------+-----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location ; Fan-Out ; Usage                       ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+----------+---------+-----------------------------+--------+----------------------+------------------+---------------------------+
; mainClk                                                                                        ; PIN_22   ; 1       ; Clock                       ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 42      ; Clock                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; reset                                                                                          ; PIN_24   ; 54      ; Async. clear, Output enable ; yes    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------+----------+---------+-----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                           ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; mainClk                                                                                        ; PIN_22   ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 42      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; reset                                                                                          ; PIN_24   ; 54      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 62 / 71,559 ( < 1 % )  ;
; C16 interconnects     ; 10 / 2,597 ( < 1 % )   ;
; C4 interconnects      ; 88 / 46,848 ( < 1 % )  ;
; Direct links          ; 0 / 71,559 ( 0 % )     ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 39 / 24,624 ( < 1 % )  ;
; R24 interconnects     ; 22 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 133 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+---------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 10.50) ; Number of LABs  (Total = 4) ;
+---------------------------------------------+-----------------------------+
; 1                                           ; 1                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 0                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 1                           ;
; 11                                          ; 0                           ;
; 12                                          ; 0                           ;
; 13                                          ; 0                           ;
; 14                                          ; 0                           ;
; 15                                          ; 1                           ;
; 16                                          ; 1                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 4) ;
+------------------------------------+-----------------------------+
; 1 Async. clear                     ; 4                           ;
; 1 Clock                            ; 4                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 20.50) ; Number of LABs  (Total = 4) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 1                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 0                           ;
; 15                                           ; 0                           ;
; 16                                           ; 0                           ;
; 17                                           ; 0                           ;
; 18                                           ; 1                           ;
; 19                                           ; 0                           ;
; 20                                           ; 0                           ;
; 21                                           ; 0                           ;
; 22                                           ; 0                           ;
; 23                                           ; 0                           ;
; 24                                           ; 0                           ;
; 25                                           ; 0                           ;
; 26                                           ; 0                           ;
; 27                                           ; 0                           ;
; 28                                           ; 0                           ;
; 29                                           ; 0                           ;
; 30                                           ; 1                           ;
; 31                                           ; 0                           ;
; 32                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+--------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 10.25) ; Number of LABs  (Total = 4) ;
+--------------------------------------------------+-----------------------------+
; 0                                                ; 0                           ;
; 1                                                ; 1                           ;
; 2                                                ; 0                           ;
; 3                                                ; 0                           ;
; 4                                                ; 0                           ;
; 5                                                ; 0                           ;
; 6                                                ; 0                           ;
; 7                                                ; 0                           ;
; 8                                                ; 0                           ;
; 9                                                ; 1                           ;
; 10                                               ; 0                           ;
; 11                                               ; 0                           ;
; 12                                               ; 0                           ;
; 13                                               ; 0                           ;
; 14                                               ; 0                           ;
; 15                                               ; 1                           ;
; 16                                               ; 1                           ;
+--------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------+
; LAB Distinct Inputs                                                       ;
+---------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 3.00) ; Number of LABs  (Total = 4) ;
+---------------------------------------------+-----------------------------+
; 0                                           ; 0                           ;
; 1                                           ; 0                           ;
; 2                                           ; 1                           ;
; 3                                           ; 2                           ;
; 4                                           ; 1                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+--------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Device ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+--------+------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; ALL    ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; ALL    ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+--------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000045    ; IO_000010 ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000022    ; IO_000019    ; IO_000047    ; IO_000046    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000021    ; IO_000011    ; IO_000020    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 62        ; 62        ; 0            ; 0            ; 62        ; 62        ; 0            ; 62        ; 0            ; 62        ; 0            ; 0            ; 40           ; 53           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 2            ; 40           ; 0            ; 53           ; 62        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 62           ; 0         ; 0         ; 62           ; 62           ; 0         ; 0         ; 62           ; 0         ; 62           ; 0         ; 62           ; 62           ; 22           ; 9            ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 62           ; 60           ; 22           ; 62           ; 9            ; 0         ; 62           ; 62           ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; slowClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusCk             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hBusnCk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hBusCs             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hBusRst            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiCk           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiCs           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartTx          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuUartRx          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cScl          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; leds[0]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[1]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[2]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; leds[3]            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; mcuI2cSda          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[0]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[1]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[2]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[3]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[4]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[5]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[6]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusD[7]           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; hBusRwds           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[0]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[1]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[2]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mcuSpiIo[3]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[4]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[5]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[6]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[7]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[8]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[9]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[10]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[11]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[12]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[13]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[14]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[15]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[16]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[17]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[18]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[19]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[20]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[21]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[22]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[23]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[24]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[25]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[26]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[27]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[28]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[29]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[30]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; lsasBus[31]        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; reset              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
; mainClk            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+------------------------------------------------------------------+---------------------+
; Option                                                           ; Setting             ;
+------------------------------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                 ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                 ;
; Enable device-wide output enable (DEV_OE)                        ; Off                 ;
; Enable INIT_DONE output                                          ; Off                 ;
; Configuration scheme                                             ; Passive Serial      ;
; Error detection CRC                                              ; Off                 ;
; Enable open drain on CRC_ERROR pin                               ; Off                 ;
; Enable input tri-state on active configuration pins in user mode ; Off                 ;
; Configuration Voltage Level                                      ; 3.3V                ;
; Force Configuration Voltage Level                                ; On                  ;
; nCEO                                                             ; Unreserved          ;
; Data[0]                                                          ; As input tri-stated ;
; Data[1]/ASDO                                                     ; Unreserved          ;
; Data[7..2]                                                       ; Unreserved          ;
; FLASH_nCE/nCSO                                                   ; Unreserved          ;
; Other Active Parallel pins                                       ; Unreserved          ;
; DCLK                                                             ; As input tri-stated ;
+------------------------------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CL025YE144C8G for design "fpga-master"
Info (119018): Selected Migration Device List
    Info (119019): Selected 10CL006YE144C8G for migration
    Info (119019): Selected 10CL010YE144C8G for migration
    Info (119019): Selected 10CL016YE144C8G for migration
Info (119021): Selected migration device list is legal with 77 total of migratable pins
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
    Info (15552): PLL constraints from migration devices are also being used File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|wire_pll1_clk[0] port File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (165059): Selected device migration path cannot use 6 pins as differential receiver I/Os
    Info (165060): Pin 10
    Info (165060): Pin 39
    Info (165060): Pin 51
    Info (165060): Pin 85
    Info (165060): Pin 121
    Info (165060): Pin 135
Info (165059): Selected device migration path cannot use 7 pins as differential transmitter I/Os
    Info (165060): Pin 10
    Info (165060): Pin 39
    Info (165060): Pin 51
    Info (165060): Pin 71
    Info (165060): Pin 85
    Info (165060): Pin 121
    Info (165060): Pin 135
Info (169124): Fitter converted 2 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (176352): Promoted node mainClk~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 13
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 93
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0
Info (176352): Promoted node reset~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 16
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (332104): Reading SDC File: 'fpga-master.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From mainClk (Rise) to myAltPll_inst|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000      mainClk
    Info (332111):  100.000 myAltPll_inst|altpll_component|auto_generated|pll1|clk[0]
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15055): PLL "myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
    Info (15024): Input port INCLK[0] of node "myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1" is driven by mainClk~inputclkctrl which is OUTCLK output port of Clock control block type node mainClk~inputclkctrl File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
Warning (15064): PLL "myAltPll:myAltPll_inst|altpll:altpll_component|myAltPll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "hBusnCk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/db/myAltPll_altpll.v Line: 51
Warning (176687): CK/CKn pin hBusnCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only. File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 19
Warning (176687): CK/CKn pin hBusCk has been placed on a PLL CLKOUT pin. The pin should be placed on Differential IO (DIFFIO) pins only. File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 18
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Info (169213): Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 53 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin slowClk uses I/O standard 3.3-V LVTTL at 23 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 14
    Info (169178): Pin mcuSpiCk uses I/O standard 3.3-V LVTTL at 25 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 25
    Info (169178): Pin mcuSpiCs uses I/O standard 3.3-V LVTTL at 11 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 26
    Info (169178): Pin mcuUartTx uses I/O standard 3.3-V LVTTL at 10 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 29
    Info (169178): Pin mcuI2cScl uses I/O standard 3.3-V LVTTL at 6 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 31
    Info (169178): Pin mcuI2cSda uses I/O standard 3.3-V LVTTL at 7 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 32
    Info (169178): Pin hBusD[0] uses I/O standard 3.3-V LVTTL at 58 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[1] uses I/O standard 3.3-V LVTTL at 59 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[2] uses I/O standard 3.3-V LVTTL at 49 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[3] uses I/O standard 3.3-V LVTTL at 50 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[4] uses I/O standard 3.3-V LVTTL at 46 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[5] uses I/O standard 3.3-V LVTTL at 60 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[6] uses I/O standard 3.3-V LVTTL at 65 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusD[7] uses I/O standard 3.3-V LVTTL at 66 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 22
    Info (169178): Pin hBusRwds uses I/O standard 3.3-V LVTTL at 51 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 23
    Info (169178): Pin mcuSpiIo[0] uses I/O standard 3.3-V LVTTL at 33 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 27
    Info (169178): Pin mcuSpiIo[1] uses I/O standard 3.3-V LVTTL at 32 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 27
    Info (169178): Pin mcuSpiIo[2] uses I/O standard 3.3-V LVTTL at 31 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 27
    Info (169178): Pin mcuSpiIo[3] uses I/O standard 3.3-V LVTTL at 28 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 27
    Info (169178): Pin lsasBus[0] uses I/O standard 3.3-V LVTTL at 76 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[1] uses I/O standard 3.3-V LVTTL at 77 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[2] uses I/O standard 3.3-V LVTTL at 80 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[3] uses I/O standard 3.3-V LVTTL at 83 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[4] uses I/O standard 3.3-V LVTTL at 85 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[5] uses I/O standard 3.3-V LVTTL at 86 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[6] uses I/O standard 3.3-V LVTTL at 87 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[7] uses I/O standard 3.3-V LVTTL at 98 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[8] uses I/O standard 3.3-V LVTTL at 99 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[9] uses I/O standard 3.3-V LVTTL at 100 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[10] uses I/O standard 3.3-V LVTTL at 101 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[11] uses I/O standard 3.3-V LVTTL at 103 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[12] uses I/O standard 3.3-V LVTTL at 105 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[13] uses I/O standard 3.3-V LVTTL at 106 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[14] uses I/O standard 3.3-V LVTTL at 111 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[15] uses I/O standard 3.3-V LVTTL at 112 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[16] uses I/O standard 3.3-V LVTTL at 113 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[17] uses I/O standard 3.3-V LVTTL at 114 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[18] uses I/O standard 3.3-V LVTTL at 115 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[19] uses I/O standard 3.3-V LVTTL at 119 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[20] uses I/O standard 3.3-V LVTTL at 120 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[21] uses I/O standard 3.3-V LVTTL at 121 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[22] uses I/O standard 3.3-V LVTTL at 125 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[23] uses I/O standard 3.3-V LVTTL at 132 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[24] uses I/O standard 3.3-V LVTTL at 133 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[25] uses I/O standard 3.3-V LVTTL at 135 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[26] uses I/O standard 3.3-V LVTTL at 136 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[27] uses I/O standard 3.3-V LVTTL at 137 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[28] uses I/O standard 3.3-V LVTTL at 141 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[29] uses I/O standard 3.3-V LVTTL at 142 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[30] uses I/O standard 3.3-V LVTTL at 143 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin lsasBus[31] uses I/O standard 3.3-V LVTTL at 144 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169178): Pin reset uses I/O standard 3.3-V LVTTL at 24 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 16
    Info (169178): Pin mainClk uses I/O standard 3.3-V LVTTL at 22 File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 13
Warning (169064): Following 34 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin mcuI2cSda has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 32
    Info (169065): Pin hBusRwds has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 23
    Info (169065): Pin lsasBus[0] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[1] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[2] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[3] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[4] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[5] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[6] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[7] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[8] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[9] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[10] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[11] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[12] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[13] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[14] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[15] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[16] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[17] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[18] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[19] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[20] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[21] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[22] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[23] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[24] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[25] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[26] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[27] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[28] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[29] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[30] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
    Info (169065): Pin lsasBus[31] has a permanently disabled output enable File: /home/max/vlsi/didattica/virtlab/hardware/fpga-master/fpga-master.vhd Line: 34
Info (144001): Generated suppressed messages file /home/max/vlsi/didattica/virtlab/hardware/fpga-master/output_files/fpga-master.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1156 megabytes
    Info: Processing ended: Tue Apr 20 12:52:13 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/max/vlsi/didattica/virtlab/hardware/fpga-master/output_files/fpga-master.fit.smsg.


