// Seed: 2394788823
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri0  id_4,
    output wire  id_5,
    output tri0  id_6
);
  assign id_4 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output tri1  id_3,
    output tri0  id_4,
    input  wor   id_5,
    output uwire id_6,
    output wand  id_7,
    output wand  id_8
);
  wire id_10;
  wire id_11;
  wire id_12;
  module_0(
      id_2, id_2, id_2, id_5, id_1, id_4, id_4
  );
endmodule
