#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n4116.in[2] (.names)                                           0.100     0.860
n_n4116.out[0] (.names)                                          0.235     1.095
n_n3595.in[1] (.names)                                           0.339     1.435
n_n3595.out[0] (.names)                                          0.235     1.670
n_n4039.in[3] (.names)                                           0.100     1.770
n_n4039.out[0] (.names)                                          0.235     2.005
n_n4038.in[2] (.names)                                           0.487     2.491
n_n4038.out[0] (.names)                                          0.235     2.726
[899].in[1] (.names)                                             0.478     3.204
[899].out[0] (.names)                                            0.235     3.439
n_n3786.in[2] (.names)                                           0.475     3.914
n_n3786.out[0] (.names)                                          0.235     4.149
[2060].in[0] (.names)                                            0.462     4.611
[2060].out[0] (.names)                                           0.235     4.846
[6290].in[1] (.names)                                            0.100     4.946
[6290].out[0] (.names)                                           0.235     5.181
[1492].in[3] (.names)                                            0.476     5.657
[1492].out[0] (.names)                                           0.235     5.892
n_n3199.in[1] (.names)                                           0.489     6.381
n_n3199.out[0] (.names)                                          0.235     6.616
n_n3709.D[0] (.latch)                                            0.000     6.616
data arrival time                                                          6.616
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1492].in[3] (.names)                                            0.476     5.656
[1492].out[0] (.names)                                           0.235     5.891
n_n3199.in[1] (.names)                                           0.489     6.380
n_n3199.out[0] (.names)                                          0.235     6.615
n_n3709.D[0] (.latch)                                            0.000     6.615
data arrival time                                                          6.615
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.640
=======
data arrival time                                                         -6.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.638
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 2
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n4116.in[2] (.names)                                           0.100     0.860
n_n4116.out[0] (.names)                                          0.235     1.095
n_n3595.in[1] (.names)                                           0.339     1.435
n_n3595.out[0] (.names)                                          0.235     1.670
n_n4039.in[3] (.names)                                           0.100     1.770
n_n4039.out[0] (.names)                                          0.235     2.005
n_n4038.in[2] (.names)                                           0.487     2.491
n_n4038.out[0] (.names)                                          0.235     2.726
[899].in[1] (.names)                                             0.478     3.204
[899].out[0] (.names)                                            0.235     3.439
n_n3786.in[2] (.names)                                           0.475     3.914
n_n3786.out[0] (.names)                                          0.235     4.149
[2060].in[0] (.names)                                            0.462     4.611
[2060].out[0] (.names)                                           0.235     4.846
[6290].in[1] (.names)                                            0.100     4.946
[6290].out[0] (.names)                                           0.235     5.181
[6386].in[3] (.names)                                            0.431     5.612
[6386].out[0] (.names)                                           0.235     5.847
n_n132.in[2] (.names)                                            0.488     6.335
n_n132.out[0] (.names)                                           0.235     6.570
n_n4093.D[0] (.latch)                                            0.000     6.570
data arrival time                                                          6.570
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[6386].in[3] (.names)                                            0.431     5.611
[6386].out[0] (.names)                                           0.235     5.846
n_n132.in[2] (.names)                                            0.488     6.334
n_n132.out[0] (.names)                                           0.235     6.569
n_n4093.D[0] (.latch)                                            0.000     6.569
data arrival time                                                          6.569
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.570
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.593
=======
data arrival time                                                         -6.569
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.592
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 3
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[947].in[0] (.names)                                             0.443     5.300
[947].out[0] (.names)                                            0.235     5.535
[1280].in[1] (.names)                                            0.100     5.635
[1280].out[0] (.names)                                           0.235     5.870
n_n3184.in[1] (.names)                                           0.100     5.970
n_n3184.out[0] (.names)                                          0.235     6.205
n_n3766.D[0] (.latch)                                            0.000     6.205
data arrival time                                                          6.205
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
[1280].in[1] (.names)                                            0.100     5.634
[1280].out[0] (.names)                                           0.235     5.869
n_n3184.in[1] (.names)                                           0.100     5.969
n_n3184.out[0] (.names)                                          0.235     6.204
n_n3766.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.229
=======
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 4
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[947].in[0] (.names)                                             0.443     5.300
[947].out[0] (.names)                                            0.235     5.535
[1042].in[0] (.names)                                            0.100     5.635
[1042].out[0] (.names)                                           0.235     5.870
n_n3009.in[1] (.names)                                           0.100     5.970
n_n3009.out[0] (.names)                                          0.235     6.205
n_n4275.D[0] (.latch)                                            0.000     6.205
data arrival time                                                          6.205
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
[1042].in[0] (.names)                                            0.100     5.634
[1042].out[0] (.names)                                           0.235     5.869
n_n3009.in[1] (.names)                                           0.100     5.969
n_n3009.out[0] (.names)                                          0.235     6.204
n_n4275.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.229
=======
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 5
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[982].in[0] (.names)                                             0.443     5.300
[982].out[0] (.names)                                            0.235     5.535
[1538].in[1] (.names)                                            0.100     5.635
[1538].out[0] (.names)                                           0.235     5.870
n_n3466.in[3] (.names)                                           0.100     5.970
n_n3466.out[0] (.names)                                          0.235     6.205
n_n3483.D[0] (.latch)                                            0.000     6.205
data arrival time                                                          6.205
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
[1538].in[1] (.names)                                            0.100     5.634
[1538].out[0] (.names)                                           0.235     5.869
n_n3466.in[3] (.names)                                           0.100     5.969
n_n3466.out[0] (.names)                                          0.235     6.204
n_n3483.D[0] (.latch)                                            0.000     6.204
data arrival time                                                          6.204
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.205
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.229
=======
data arrival time                                                         -6.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.228
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 6
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n4116.in[2] (.names)                                           0.100     0.860
n_n4116.out[0] (.names)                                          0.235     1.095
n_n3595.in[1] (.names)                                           0.339     1.435
n_n3595.out[0] (.names)                                          0.235     1.670
n_n4039.in[3] (.names)                                           0.100     1.770
n_n4039.out[0] (.names)                                          0.235     2.005
n_n4038.in[2] (.names)                                           0.487     2.491
n_n4038.out[0] (.names)                                          0.235     2.726
[899].in[1] (.names)                                             0.478     3.204
[899].out[0] (.names)                                            0.235     3.439
n_n3786.in[2] (.names)                                           0.475     3.914
n_n3786.out[0] (.names)                                          0.235     4.149
[2060].in[0] (.names)                                            0.462     4.611
[2060].out[0] (.names)                                           0.235     4.846
[6290].in[1] (.names)                                            0.100     4.946
[6290].out[0] (.names)                                           0.235     5.181
[1063].in[3] (.names)                                            0.100     5.281
[1063].out[0] (.names)                                           0.235     5.516
[6376].in[2] (.names)                                            0.100     5.616
[6376].out[0] (.names)                                           0.235     5.851
n_n128.in[1] (.names)                                            0.100     5.951
n_n128.out[0] (.names)                                           0.235     6.186
n_n3831.D[0] (.latch)                                            0.000     6.186
data arrival time                                                          6.186
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1063].in[3] (.names)                                            0.100     5.280
[1063].out[0] (.names)                                           0.235     5.515
[6376].in[2] (.names)                                            0.100     5.615
[6376].out[0] (.names)                                           0.235     5.850
n_n128.in[1] (.names)                                            0.100     5.950
n_n128.out[0] (.names)                                           0.235     6.185
n_n3831.D[0] (.latch)                                            0.000     6.185
data arrival time                                                          6.185
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.186
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.210
=======
data arrival time                                                         -6.185
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.209
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 7
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n4116.in[2] (.names)                                           0.100     0.860
n_n4116.out[0] (.names)                                          0.235     1.095
n_n3595.in[1] (.names)                                           0.339     1.435
n_n3595.out[0] (.names)                                          0.235     1.670
n_n4039.in[3] (.names)                                           0.100     1.770
n_n4039.out[0] (.names)                                          0.235     2.005
n_n4038.in[2] (.names)                                           0.487     2.491
n_n4038.out[0] (.names)                                          0.235     2.726
[899].in[1] (.names)                                             0.478     3.204
[899].out[0] (.names)                                            0.235     3.439
n_n3786.in[2] (.names)                                           0.475     3.914
n_n3786.out[0] (.names)                                          0.235     4.149
[2060].in[0] (.names)                                            0.462     4.611
[2060].out[0] (.names)                                           0.235     4.846
[6290].in[1] (.names)                                            0.100     4.946
[6290].out[0] (.names)                                           0.235     5.181
[1971].in[3] (.names)                                            0.430     5.611
[1971].out[0] (.names)                                           0.235     5.846
n_n124.in[2] (.names)                                            0.100     5.946
n_n124.out[0] (.names)                                           0.235     6.181
n_n3707.D[0] (.latch)                                            0.000     6.181
data arrival time                                                          6.181
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
[1971].in[3] (.names)                                            0.430     5.610
[1971].out[0] (.names)                                           0.235     5.845
n_n124.in[2] (.names)                                            0.100     5.945
n_n124.out[0] (.names)                                           0.235     6.180
n_n3707.D[0] (.latch)                                            0.000     6.180
data arrival time                                                          6.180
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.205
=======
data arrival time                                                         -6.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.203
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 8
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[947].in[0] (.names)                                             0.443     5.300
[947].out[0] (.names)                                            0.235     5.535
n_n3026.in[1] (.names)                                           0.336     5.871
n_n3026.out[0] (.names)                                          0.235     6.106
n_n4227.D[0] (.latch)                                            0.000     6.106
data arrival time                                                          6.106
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
n_n3217.in[3] (.names)                                           0.336     5.870
n_n3217.out[0] (.names)                                          0.235     6.105
n_n3724.D[0] (.latch)                                            0.000     6.105
data arrival time                                                          6.105
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4227.clk[0] (.latch)                                          0.042     0.042
=======
n_n3724.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.130
=======
data arrival time                                                         -6.105
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.128
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 9
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[947].in[0] (.names)                                             0.443     5.300
[947].out[0] (.names)                                            0.235     5.535
n_n3217.in[3] (.names)                                           0.336     5.871
n_n3217.out[0] (.names)                                          0.235     6.106
n_n3724.D[0] (.latch)                                            0.000     6.106
data arrival time                                                          6.106
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[947].in[0] (.names)                                             0.443     5.299
[947].out[0] (.names)                                            0.235     5.534
n_n3026.in[1] (.names)                                           0.336     5.870
n_n3026.out[0] (.names)                                          0.235     6.105
n_n4227.D[0] (.latch)                                            0.000     6.105
data arrival time                                                          6.105
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3724.clk[0] (.latch)                                          0.042     0.042
=======
n_n4227.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.106
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.130
=======
data arrival time                                                         -6.105
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.128
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 10
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[1171].in[2] (.names)                                            0.619     5.476
[1171].out[0] (.names)                                           0.235     5.711
n_n3592.in[2] (.names)                                           0.100     5.811
n_n3592.out[0] (.names)                                          0.235     6.046
n_n3959.D[0] (.latch)                                            0.000     6.046
data arrival time                                                          6.046
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1925].in[3] (.names)                                            0.625     5.529
[1925].out[0] (.names)                                           0.235     5.764
n_n3913.in[0] (.names)                                           0.100     5.864
n_n3913.out[0] (.names)                                          0.235     6.099
n_n4040.D[0] (.latch)                                            0.000     6.099
data arrival time                                                          6.099
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3959.clk[0] (.latch)                                          0.042     0.042
=======
n_n4040.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -6.046
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.070
=======
data arrival time                                                         -6.099
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.123
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 11
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[1925].in[3] (.names)                                            0.488     5.421
[1925].out[0] (.names)                                           0.235     5.656
n_n3913.in[0] (.names)                                           0.100     5.756
n_n3913.out[0] (.names)                                          0.235     5.991
n_n4040.D[0] (.latch)                                            0.000     5.991
data arrival time                                                          5.991
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1171].in[2] (.names)                                            0.619     5.475
[1171].out[0] (.names)                                           0.235     5.710
n_n3592.in[2] (.names)                                           0.100     5.810
n_n3592.out[0] (.names)                                          0.235     6.045
n_n3959.D[0] (.latch)                                            0.000     6.045
data arrival time                                                          6.045
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4040.clk[0] (.latch)                                          0.042     0.042
=======
n_n3959.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.991
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.015
=======
data arrival time                                                         -6.045
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.069
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 12
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[2240].in[3] (.names)                                            0.479     5.413
[2240].out[0] (.names)                                           0.235     5.648
n_n3725.in[0] (.names)                                           0.100     5.748
n_n3725.out[0] (.names)                                          0.235     5.983
n_n3726.D[0] (.latch)                                            0.000     5.983
data arrival time                                                          5.983
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[946].in[2] (.names)                                             0.479     5.384
[946].out[0] (.names)                                            0.235     5.619
n_n3813.in[2] (.names)                                           0.100     5.719
n_n3813.out[0] (.names)                                          0.235     5.954
n_n3814.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3726.clk[0] (.latch)                                          0.042     0.042
=======
n_n3814.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.006
=======
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 13
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[1771].in[3] (.names)                                            0.479     5.413
[1771].out[0] (.names)                                           0.235     5.648
n_n3235.in[0] (.names)                                           0.100     5.748
n_n3235.out[0] (.names)                                          0.235     5.983
n_n3995.D[0] (.latch)                                            0.000     5.983
data arrival time                                                          5.983
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[2261].in[3] (.names)                                            0.479     5.384
[2261].out[0] (.names)                                           0.235     5.619
n_n3444.in[0] (.names)                                           0.100     5.719
n_n3444.out[0] (.names)                                          0.235     5.954
n_n3574.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3995.clk[0] (.latch)                                          0.042     0.042
=======
n_n3574.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.006
=======
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 14
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[946].in[2] (.names)                                             0.479     5.413
[946].out[0] (.names)                                            0.235     5.648
n_n3813.in[2] (.names)                                           0.100     5.748
n_n3813.out[0] (.names)                                          0.235     5.983
n_n3814.D[0] (.latch)                                            0.000     5.983
data arrival time                                                          5.983
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1771].in[3] (.names)                                            0.479     5.384
[1771].out[0] (.names)                                           0.235     5.619
n_n3235.in[0] (.names)                                           0.100     5.719
n_n3235.out[0] (.names)                                          0.235     5.954
n_n3995.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3814.clk[0] (.latch)                                          0.042     0.042
=======
n_n3995.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.006
=======
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 15
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[2261].in[3] (.names)                                            0.479     5.413
[2261].out[0] (.names)                                           0.235     5.648
n_n3444.in[0] (.names)                                           0.100     5.748
n_n3444.out[0] (.names)                                          0.235     5.983
n_n3574.D[0] (.latch)                                            0.000     5.983
data arrival time                                                          5.983
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[2240].in[3] (.names)                                            0.479     5.384
[2240].out[0] (.names)                                           0.235     5.619
n_n3725.in[0] (.names)                                           0.100     5.719
n_n3725.out[0] (.names)                                          0.235     5.954
n_n3726.D[0] (.latch)                                            0.000     5.954
data arrival time                                                          5.954
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3574.clk[0] (.latch)                                          0.042     0.042
=======
n_n3726.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.983
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.006
=======
data arrival time                                                         -5.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 16
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[6255].in[0] (.names)                                            0.100     4.699
[6255].out[0] (.names)                                           0.235     4.934
[1752].in[3] (.names)                                            0.478     5.412
[1752].out[0] (.names)                                           0.235     5.647
n_n3987.in[0] (.names)                                           0.100     5.747
n_n3987.out[0] (.names)                                          0.235     5.982
n_n3988.D[0] (.latch)                                            0.000     5.982
data arrival time                                                          5.982
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[6255].in[0] (.names)                                            0.100     4.670
[6255].out[0] (.names)                                           0.235     4.905
[1752].in[3] (.names)                                            0.478     5.383
[1752].out[0] (.names)                                           0.235     5.618
n_n3987.in[0] (.names)                                           0.100     5.718
n_n3987.out[0] (.names)                                          0.235     5.953
n_n3988.D[0] (.latch)                                            0.000     5.953
data arrival time                                                          5.953
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.982
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.005
=======
data arrival time                                                         -5.953
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.976
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 17
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n4116.in[2] (.names)                                           0.100     0.860
n_n4116.out[0] (.names)                                          0.235     1.095
n_n3595.in[1] (.names)                                           0.339     1.435
n_n3595.out[0] (.names)                                          0.235     1.670
n_n4039.in[3] (.names)                                           0.100     1.770
n_n4039.out[0] (.names)                                          0.235     2.005
n_n4038.in[2] (.names)                                           0.487     2.491
n_n4038.out[0] (.names)                                          0.235     2.726
[899].in[1] (.names)                                             0.478     3.204
[899].out[0] (.names)                                            0.235     3.439
n_n3786.in[2] (.names)                                           0.475     3.914
n_n3786.out[0] (.names)                                          0.235     4.149
[2060].in[0] (.names)                                            0.462     4.611
[2060].out[0] (.names)                                           0.235     4.846
[6290].in[1] (.names)                                            0.100     4.946
[6290].out[0] (.names)                                           0.235     5.181
n_n3377.in[3] (.names)                                           0.477     5.658
n_n3377.out[0] (.names)                                          0.235     5.893
n_n3198.D[0] (.latch)                                            0.000     5.893
data arrival time                                                          5.893
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n4116.in[2] (.names)                                           0.100     0.859
n_n4116.out[0] (.names)                                          0.235     1.094
n_n3595.in[1] (.names)                                           0.339     1.433
n_n3595.out[0] (.names)                                          0.235     1.668
n_n4039.in[3] (.names)                                           0.100     1.768
n_n4039.out[0] (.names)                                          0.235     2.003
n_n4038.in[2] (.names)                                           0.487     2.490
n_n4038.out[0] (.names)                                          0.235     2.725
[899].in[1] (.names)                                             0.478     3.203
[899].out[0] (.names)                                            0.235     3.438
n_n3786.in[2] (.names)                                           0.475     3.913
n_n3786.out[0] (.names)                                          0.235     4.148
[2060].in[0] (.names)                                            0.462     4.610
[2060].out[0] (.names)                                           0.235     4.845
[6290].in[1] (.names)                                            0.100     4.945
[6290].out[0] (.names)                                           0.235     5.180
n_n3377.in[3] (.names)                                           0.477     5.657
n_n3377.out[0] (.names)                                          0.235     5.892
n_n3198.D[0] (.latch)                                            0.000     5.892
data arrival time                                                          5.892
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.893
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.917
=======
data arrival time                                                         -5.892
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.916
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 18
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[1391].in[2] (.names)                                            0.443     5.300
[1391].out[0] (.names)                                           0.235     5.535
n_n3817.in[0] (.names)                                           0.100     5.635
n_n3817.out[0] (.names)                                          0.235     5.870
n_n3818.D[0] (.latch)                                            0.000     5.870
data arrival time                                                          5.870
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1165].in[2] (.names)                                            0.443     5.299
[1165].out[0] (.names)                                           0.235     5.534
n_n3292.in[0] (.names)                                           0.100     5.634
n_n3292.out[0] (.names)                                          0.235     5.869
n_n4080.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3818.clk[0] (.latch)                                          0.042     0.042
=======
n_n4080.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.870
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.894
=======
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 19
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[1165].in[2] (.names)                                            0.443     5.300
[1165].out[0] (.names)                                           0.235     5.535
n_n3292.in[0] (.names)                                           0.100     5.635
n_n3292.out[0] (.names)                                          0.235     5.870
n_n4080.D[0] (.latch)                                            0.000     5.870
data arrival time                                                          5.870
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
n_n3907.in[2] (.names)                                           0.100     5.634
n_n3907.out[0] (.names)                                          0.235     5.869
n_n4334.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4080.clk[0] (.latch)                                          0.042     0.042
=======
n_n4334.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.870
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.894
=======
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 20
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[982].in[0] (.names)                                             0.443     5.300
[982].out[0] (.names)                                            0.235     5.535
n_n4011.in[1] (.names)                                           0.100     5.635
n_n4011.out[0] (.names)                                          0.235     5.870
n_n4012.D[0] (.latch)                                            0.000     5.870
data arrival time                                                          5.870
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[982].in[0] (.names)                                             0.443     5.299
[982].out[0] (.names)                                            0.235     5.534
n_n4011.in[1] (.names)                                           0.100     5.634
n_n4011.out[0] (.names)                                          0.235     5.869
n_n4012.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.870
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.894
=======
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 21
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
n_n3832.in[1] (.names)                                           0.341     4.622
n_n3832.out[0] (.names)                                          0.235     4.857
[982].in[0] (.names)                                             0.443     5.300
[982].out[0] (.names)                                            0.235     5.535
n_n3907.in[2] (.names)                                           0.100     5.635
n_n3907.out[0] (.names)                                          0.235     5.870
n_n4334.D[0] (.latch)                                            0.000     5.870
data arrival time                                                          5.870
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
n_n3832.in[1] (.names)                                           0.341     4.621
n_n3832.out[0] (.names)                                          0.235     4.856
[1391].in[2] (.names)                                            0.443     5.299
[1391].out[0] (.names)                                           0.235     5.534
n_n3817.in[0] (.names)                                           0.100     5.634
n_n3817.out[0] (.names)                                          0.235     5.869
n_n3818.D[0] (.latch)                                            0.000     5.869
data arrival time                                                          5.869
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4334.clk[0] (.latch)                                          0.042     0.042
=======
n_n3818.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.870
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.894
=======
data arrival time                                                         -5.869
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.893
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 22
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[1015].in[3] (.names)                                            0.632     4.364
[1015].out[0] (.names)                                           0.235     4.599
[1208].in[0] (.names)                                            0.291     4.890
[1208].out[0] (.names)                                           0.235     5.125
n_n3140.in[3] (.names)                                           0.100     5.225
n_n3140.out[0] (.names)                                          0.235     5.460
n_n4026.D[0] (.latch)                                            0.000     5.460
data arrival time                                                          5.460
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[1015].in[3] (.names)                                            0.605     4.335
[1015].out[0] (.names)                                           0.235     4.570
[1208].in[0] (.names)                                            0.291     4.861
[1208].out[0] (.names)                                           0.235     5.096
n_n3140.in[3] (.names)                                           0.100     5.196
n_n3140.out[0] (.names)                                          0.235     5.431
n_n4026.D[0] (.latch)                                            0.000     5.431
data arrival time                                                          5.431
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.483
=======
data arrival time                                                         -5.431
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.454
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 23
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
[2264].in[3] (.names)                                            0.315     4.046
[2264].out[0] (.names)                                           0.235     4.281
[936].in[1] (.names)                                             0.487     4.768
[936].out[0] (.names)                                            0.235     5.003
n_n3070.in[3] (.names)                                           0.100     5.103
n_n3070.out[0] (.names)                                          0.235     5.338
n_n3851.D[0] (.latch)                                            0.000     5.338
data arrival time                                                          5.338
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
[2264].in[3] (.names)                                            0.315     4.045
[2264].out[0] (.names)                                           0.235     4.280
[936].in[1] (.names)                                             0.487     4.767
[936].out[0] (.names)                                            0.235     5.002
n_n3070.in[3] (.names)                                           0.100     5.102
n_n3070.out[0] (.names)                                          0.235     5.337
n_n3851.D[0] (.latch)                                            0.000     5.337
data arrival time                                                          5.337
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.361
=======
data arrival time                                                         -5.337
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.360
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 24
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3563.in[1] (.names)                                           0.337     3.496
n_n3563.out[0] (.names)                                          0.235     3.731
n_n3788.in[2] (.names)                                           0.100     3.831
n_n3788.out[0] (.names)                                          0.235     4.066
nak3_17.in[1] (.names)                                           0.316     4.382
nak3_17.out[0] (.names)                                          0.235     4.617
n_n127.in[2] (.names)                                            0.339     4.956
n_n127.out[0] (.names)                                           0.235     5.191
nsr3_17.D[0] (.latch)                                            0.000     5.191
data arrival time                                                          5.191
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
nak3_17.in[1] (.names)                                           0.316     4.381
nak3_17.out[0] (.names)                                          0.235     4.616
n_n127.in[2] (.names)                                            0.337     4.953
n_n127.out[0] (.names)                                           0.235     5.188
nsr3_17.D[0] (.latch)                                            0.000     5.188
data arrival time                                                          5.188
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.215
=======
data arrival time                                                         -5.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.211
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 25
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3563.in[1] (.names)                                           0.337     3.496
n_n3563.out[0] (.names)                                          0.235     3.731
n_n3788.in[2] (.names)                                           0.100     3.831
n_n3788.out[0] (.names)                                          0.235     4.066
[1022].in[1] (.names)                                            0.316     4.382
[1022].out[0] (.names)                                           0.235     4.617
n_n129.in[3] (.names)                                            0.330     4.947
n_n129.out[0] (.names)                                           0.235     5.182
n_n3833.D[0] (.latch)                                            0.000     5.182
data arrival time                                                          5.182
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
[1022].in[1] (.names)                                            0.316     4.381
[1022].out[0] (.names)                                           0.235     4.616
n_n129.in[3] (.names)                                            0.330     4.946
n_n129.out[0] (.names)                                           0.235     5.181
n_n3833.D[0] (.latch)                                            0.000     5.181
data arrival time                                                          5.181
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.182
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.206
=======
data arrival time                                                         -5.181
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.205
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 26
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3375.in[1] (.names)                                           0.639     4.920
n_n3375.out[0] (.names)                                          0.235     5.155
n_n3376.D[0] (.latch)                                            0.000     5.155
data arrival time                                                          5.155
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3375.in[1] (.names)                                           0.490     4.770
n_n3375.out[0] (.names)                                          0.235     5.005
n_n3376.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.155
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.179


#Path 27
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 27
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[914].in[2] (.names)                                             0.100     4.188
[914].out[0] (.names)                                            0.235     4.423
[1213].in[3] (.names)                                            0.100     4.523
[1213].out[0] (.names)                                           0.235     4.758
n_n3526.in[1] (.names)                                           0.100     4.858
n_n3526.out[0] (.names)                                          0.235     5.093
n_n3841.D[0] (.latch)                                            0.000     5.093
data arrival time                                                          5.093
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3206.in[1] (.names)                                           0.490     4.770
n_n3206.out[0] (.names)                                          0.235     5.005
n_n3207.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3841.clk[0] (.latch)                                          0.042     0.042
=======
n_n3207.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.117


#Path 28
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 28
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[914].in[2] (.names)                                             0.100     4.188
[914].out[0] (.names)                                            0.235     4.423
[1708].in[3] (.names)                                            0.100     4.523
[1708].out[0] (.names)                                           0.235     4.758
n_n3271.in[1] (.names)                                           0.100     4.858
n_n3271.out[0] (.names)                                          0.235     5.093
n_n4233.D[0] (.latch)                                            0.000     5.093
data arrival time                                                          5.093
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3582.in[1] (.names)                                           0.490     4.770
n_n3582.out[0] (.names)                                          0.235     5.005
n_n3583.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4233.clk[0] (.latch)                                          0.042     0.042
=======
n_n3583.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.117


#Path 29
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029


#Path 29
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[914].in[2] (.names)                                             0.100     4.188
[914].out[0] (.names)                                            0.235     4.423
[1885].in[3] (.names)                                            0.100     4.523
[1885].out[0] (.names)                                           0.235     4.758
n_n3241.in[1] (.names)                                           0.100     4.858
n_n3241.out[0] (.names)                                          0.235     5.093
n_n3242.D[0] (.latch)                                            0.000     5.093
data arrival time                                                          5.093
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3821.in[1] (.names)                                           0.490     4.770
n_n3821.out[0] (.names)                                          0.235     5.005
n_n3823.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3242.clk[0] (.latch)                                          0.042     0.042
=======
n_n3823.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.093
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.117
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 30
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n4276.in[1] (.names)                                           0.488     4.769
n_n4276.out[0] (.names)                                          0.235     5.004
n_n4279.D[0] (.latch)                                            0.000     5.004
data arrival time                                                          5.004
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3964.in[1] (.names)                                           0.490     4.770
n_n3964.out[0] (.names)                                          0.235     5.005
n_n3966.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4279.clk[0] (.latch)                                          0.042     0.042
=======
n_n3966.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.028
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 31
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3512.in[1] (.names)                                           0.487     4.768
n_n3512.out[0] (.names)                                          0.235     5.003
n_n3514.D[0] (.latch)                                            0.000     5.003
data arrival time                                                          5.003
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n3512.in[1] (.names)                                           0.490     4.770
n_n3512.out[0] (.names)                                          0.235     5.005
n_n3514.D[0] (.latch)                                            0.000     5.005
data arrival time                                                          5.005
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.026
=======
data arrival time                                                         -5.005
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.029
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 32
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3964.in[1] (.names)                                           0.487     4.768
n_n3964.out[0] (.names)                                          0.235     5.003
n_n3966.D[0] (.latch)                                            0.000     5.003
data arrival time                                                          5.003
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3852.in[1] (.names)                                           0.337     3.495
n_n3852.out[0] (.names)                                          0.235     3.730
n_n3830.in[2] (.names)                                           0.315     4.045
n_n3830.out[0] (.names)                                          0.235     4.280
n_n4276.in[1] (.names)                                           0.487     4.767
n_n4276.out[0] (.names)                                          0.235     5.002
n_n4279.D[0] (.latch)                                            0.000     5.002
data arrival time                                                          5.002
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3966.clk[0] (.latch)                                          0.042     0.042
=======
n_n4279.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.026
=======
data arrival time                                                         -5.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.025
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 33
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3821.in[1] (.names)                                           0.487     4.768
n_n3821.out[0] (.names)                                          0.235     5.003
n_n3823.D[0] (.latch)                                            0.000     5.003
data arrival time                                                          5.003
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
[6252].in[3] (.names)                                            0.315     4.045
[6252].out[0] (.names)                                           0.235     4.280
n_n4140.in[3] (.names)                                           0.454     4.734
n_n4140.out[0] (.names)                                          0.235     4.969
n_n4142.D[0] (.latch)                                            0.000     4.969
data arrival time                                                          4.969
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3823.clk[0] (.latch)                                          0.042     0.042
=======
n_n4142.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.026


#Path 34
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -4.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.992


#Path 34
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3582.in[1] (.names)                                           0.487     4.768
n_n3582.out[0] (.names)                                          0.235     5.003
n_n3583.D[0] (.latch)                                            0.000     5.003
data arrival time                                                          5.003
=======
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1885].in[3] (.names)                                            0.100     4.390
[1885].out[0] (.names)                                           0.235     4.625
n_n3241.in[1] (.names)                                           0.100     4.725
n_n3241.out[0] (.names)                                          0.235     4.960
n_n3242.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3583.clk[0] (.latch)                                          0.042     0.042
=======
n_n3242.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.026


#Path 35
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 35
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3852.in[1] (.names)                                           0.337     3.496
n_n3852.out[0] (.names)                                          0.235     3.731
n_n3830.in[2] (.names)                                           0.315     4.046
n_n3830.out[0] (.names)                                          0.235     4.281
n_n3206.in[1] (.names)                                           0.487     4.768
n_n3206.out[0] (.names)                                          0.235     5.003
n_n3207.D[0] (.latch)                                            0.000     5.003
data arrival time                                                          5.003
=======
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1708].in[3] (.names)                                            0.100     4.390
[1708].out[0] (.names)                                           0.235     4.625
n_n3271.in[1] (.names)                                           0.100     4.725
n_n3271.out[0] (.names)                                          0.235     4.960
n_n4233.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3207.clk[0] (.latch)                                          0.042     0.042
=======
n_n4233.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -5.003
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.026
=======
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 36
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[1260].in[2] (.names)                                            0.340     4.428
[1260].out[0] (.names)                                           0.235     4.663
n_n4094.in[1] (.names)                                           0.100     4.763
n_n4094.out[0] (.names)                                          0.235     4.998
n_n4095.D[0] (.latch)                                            0.000     4.998
data arrival time                                                          4.998
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[914].in[2] (.names)                                             0.100     4.055
[914].out[0] (.names)                                            0.235     4.290
[1213].in[3] (.names)                                            0.100     4.390
[1213].out[0] (.names)                                           0.235     4.625
n_n3526.in[1] (.names)                                           0.100     4.725
n_n3526.out[0] (.names)                                          0.235     4.960
n_n3841.D[0] (.latch)                                            0.000     4.960
data arrival time                                                          4.960
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4095.clk[0] (.latch)                                          0.042     0.042
=======
n_n3841.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.022


#Path 37
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -4.960
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.983


#Path 37
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[1613].in[2] (.names)                                            0.340     4.428
[1613].out[0] (.names)                                           0.235     4.663
n_n4121.in[1] (.names)                                           0.100     4.763
n_n4121.out[0] (.names)                                          0.235     4.998
n_n4122.D[0] (.latch)                                            0.000     4.998
data arrival time                                                          4.998
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3653.in[1] (.names)                                           0.100     2.923
n_n3653.out[0] (.names)                                          0.235     3.158
n_n3563.in[1] (.names)                                           0.337     3.495
n_n3563.out[0] (.names)                                          0.235     3.730
n_n3788.in[2] (.names)                                           0.100     3.830
n_n3788.out[0] (.names)                                          0.235     4.065
nak3_17.in[1] (.names)                                           0.316     4.381
nak3_17.out[0] (.names)                                          0.235     4.616
n_n3866.in[1] (.names)                                           0.100     4.716
n_n3866.out[0] (.names)                                          0.235     4.951
n_n4067.D[0] (.latch)                                            0.000     4.951
data arrival time                                                          4.951
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4122.clk[0] (.latch)                                          0.042     0.042
=======
n_n4067.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.998
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.022
=======
data arrival time                                                         -4.951
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.975
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 38
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
[1898].in[0] (.names)                                            0.342     3.853
[1898].out[0] (.names)                                           0.235     4.088
[1648].in[2] (.names)                                            0.339     4.427
[1648].out[0] (.names)                                           0.235     4.662
n_n3972.in[1] (.names)                                           0.100     4.762
n_n3972.out[0] (.names)                                          0.235     4.997
n_n4145.D[0] (.latch)                                            0.000     4.997
data arrival time                                                          4.997
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1613].in[2] (.names)                                            0.340     4.295
[1613].out[0] (.names)                                           0.235     4.530
n_n4121.in[1] (.names)                                           0.100     4.630
n_n4121.out[0] (.names)                                          0.235     4.865
n_n4122.D[0] (.latch)                                            0.000     4.865
data arrival time                                                          4.865
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4145.clk[0] (.latch)                                          0.042     0.042
=======
n_n4122.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.997
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.021


#Path 39
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -4.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.888


#Path 39
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3563.in[1] (.names)                                           0.337     3.496
n_n3563.out[0] (.names)                                          0.235     3.731
[6252].in[3] (.names)                                            0.315     4.046
[6252].out[0] (.names)                                           0.235     4.281
n_n4140.in[3] (.names)                                           0.454     4.735
n_n4140.out[0] (.names)                                          0.235     4.970
n_n4142.D[0] (.latch)                                            0.000     4.970
data arrival time                                                          4.970
=======
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1260].in[2] (.names)                                            0.340     4.295
[1260].out[0] (.names)                                           0.235     4.530
n_n4094.in[1] (.names)                                           0.100     4.630
n_n4094.out[0] (.names)                                          0.235     4.865
n_n4095.D[0] (.latch)                                            0.000     4.865
data arrival time                                                          4.865
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4142.clk[0] (.latch)                                          0.042     0.042
=======
n_n4095.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.970
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.994


#Path 40
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -4.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.888


#Path 40
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3653.in[1] (.names)                                           0.100     2.924
n_n3653.out[0] (.names)                                          0.235     3.159
n_n3563.in[1] (.names)                                           0.337     3.496
n_n3563.out[0] (.names)                                          0.235     3.731
n_n3788.in[2] (.names)                                           0.100     3.831
n_n3788.out[0] (.names)                                          0.235     4.066
nak3_17.in[1] (.names)                                           0.316     4.382
nak3_17.out[0] (.names)                                          0.235     4.617
n_n3866.in[1] (.names)                                           0.100     4.717
n_n3866.out[0] (.names)                                          0.235     4.952
n_n4067.D[0] (.latch)                                            0.000     4.952
data arrival time                                                          4.952
=======
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
[1898].in[0] (.names)                                            0.342     3.720
[1898].out[0] (.names)                                           0.235     3.955
[1648].in[2] (.names)                                            0.339     4.294
[1648].out[0] (.names)                                           0.235     4.529
n_n3972.in[1] (.names)                                           0.100     4.629
n_n3972.out[0] (.names)                                          0.235     4.864
n_n4145.D[0] (.latch)                                            0.000     4.864
data arrival time                                                          4.864
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4067.clk[0] (.latch)                                          0.042     0.042
=======
n_n4145.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.952
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.976
=======
data arrival time                                                         -4.864
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.887
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 41
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
n_n4158.in[0] (.names)                                           0.335     3.845
n_n4158.out[0] (.names)                                          0.235     4.080
n_n3459.in[1] (.names)                                           0.489     4.569
n_n3459.out[0] (.names)                                          0.235     4.804
n_n3898.D[0] (.latch)                                            0.000     4.804
data arrival time                                                          4.804
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n3459.in[1] (.names)                                           0.489     4.441
n_n3459.out[0] (.names)                                          0.235     4.676
n_n3898.D[0] (.latch)                                            0.000     4.676
data arrival time                                                          4.676
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.828
=======
data arrival time                                                         -4.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.700
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 42
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
[1552].in[2] (.names)                                            0.490     3.666
[1552].out[0] (.names)                                           0.235     3.901
n_n4228.in[1] (.names)                                           0.339     4.240
n_n4228.out[0] (.names)                                          0.235     4.475
n_n4229.D[0] (.latch)                                            0.000     4.475
data arrival time                                                          4.475
=======
[6296].in[1] (.names)                                            0.341     1.748
[6296].out[0] (.names)                                           0.235     1.983
n_n4019.in[3] (.names)                                           0.751     2.734
n_n4019.out[0] (.names)                                          0.235     2.969
[1122].in[0] (.names)                                            0.100     3.069
[1122].out[0] (.names)                                           0.235     3.304
n_n3226.in[2] (.names)                                           0.786     4.090
n_n3226.out[0] (.names)                                          0.235     4.325
n_n3916.D[0] (.latch)                                            0.000     4.325
data arrival time                                                          4.325
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4229.clk[0] (.latch)                                          0.042     0.042
=======
n_n3916.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.475
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.498
=======
data arrival time                                                         -4.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.348
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 43
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
n_n4158.in[0] (.names)                                           0.335     3.845
n_n4158.out[0] (.names)                                          0.235     4.080
n_n4156.in[1] (.names)                                           0.100     4.180
n_n4156.out[0] (.names)                                          0.235     4.415
n_n4157.D[0] (.latch)                                            0.000     4.415
data arrival time                                                          4.415
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n4156.in[1] (.names)                                           0.100     4.052
n_n4156.out[0] (.names)                                          0.235     4.287
n_n4157.D[0] (.latch)                                            0.000     4.287
data arrival time                                                          4.287
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.439
=======
data arrival time                                                         -4.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.311
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 44
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
n_n4158.in[0] (.names)                                           0.335     3.845
n_n4158.out[0] (.names)                                          0.235     4.080
n_n3302.in[1] (.names)                                           0.100     4.180
n_n3302.out[0] (.names)                                          0.235     4.415
n_n4288.D[0] (.latch)                                            0.000     4.415
data arrival time                                                          4.415
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n4158.in[0] (.names)                                           0.340     3.717
n_n4158.out[0] (.names)                                          0.235     3.952
n_n3302.in[1] (.names)                                           0.100     4.052
n_n3302.out[0] (.names)                                          0.235     4.287
n_n4288.D[0] (.latch)                                            0.000     4.287
data arrival time                                                          4.287
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.415
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.439
=======
data arrival time                                                         -4.287
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.311
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 45
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
[1509].in[2] (.names)                                            0.490     3.666
[1509].out[0] (.names)                                           0.235     3.901
n_n3308.in[1] (.names)                                           0.100     4.001
n_n3308.out[0] (.names)                                          0.235     4.236
n_n4351.D[0] (.latch)                                            0.000     4.236
data arrival time                                                          4.236
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1552].in[2] (.names)                                            0.338     3.380
[1552].out[0] (.names)                                           0.235     3.615
n_n4228.in[1] (.names)                                           0.339     3.954
n_n4228.out[0] (.names)                                          0.235     4.189
n_n4229.D[0] (.latch)                                            0.000     4.189
data arrival time                                                          4.189
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4351.clk[0] (.latch)                                          0.042     0.042
=======
n_n4229.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.236
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.259
=======
data arrival time                                                         -4.189
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.213
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 46
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
<<<<<<< HEAD
n_n3518.in[0] (.names)                                           0.486     3.908
n_n3518.out[0] (.names)                                          0.235     4.143
n_n4316.D[0] (.latch)                                            0.000     4.143
data arrival time                                                          4.143
=======
n_n3518.in[0] (.names)                                           0.477     3.899
n_n3518.out[0] (.names)                                          0.235     4.134
n_n4316.D[0] (.latch)                                            0.000     4.134
data arrival time                                                          4.134
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.143
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.167
=======
data arrival time                                                         -4.134
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.158
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 47
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
[1487].in[2] (.names)                                            0.341     3.517
[1487].out[0] (.names)                                           0.235     3.752
n_n3058.in[1] (.names)                                           0.100     3.852
n_n3058.out[0] (.names)                                          0.235     4.087
n_n3085.D[0] (.latch)                                            0.000     4.087
data arrival time                                                          4.087
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
n_n4345.in[2] (.names)                                           0.100     3.142
n_n4345.out[0] (.names)                                          0.235     3.377
n_n3147.in[1] (.names)                                           0.342     3.720
n_n3147.out[0] (.names)                                          0.235     3.955
n_n3458.D[0] (.latch)                                            0.000     3.955
data arrival time                                                          3.955
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3085.clk[0] (.latch)                                          0.042     0.042
=======
n_n3458.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.087
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.110
=======
data arrival time                                                         -3.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.978
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 48
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
n_n3226.in[1] (.names)                                           0.341     3.852
n_n3226.out[0] (.names)                                          0.235     4.087
n_n3916.D[0] (.latch)                                            0.000     4.087
data arrival time                                                          4.087
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1487].in[2] (.names)                                            0.341     3.384
[1487].out[0] (.names)                                           0.235     3.619
n_n3058.in[1] (.names)                                           0.100     3.719
n_n3058.out[0] (.names)                                          0.235     3.954
n_n3085.D[0] (.latch)                                            0.000     3.954
data arrival time                                                          3.954
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3916.clk[0] (.latch)                                          0.042     0.042
=======
n_n3085.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.087
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.110
=======
data arrival time                                                         -3.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 49
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[941].in[0] (.names)                                             0.100     2.081
[941].out[0] (.names)                                            0.235     2.316
[2049].in[3] (.names)                                            0.625     2.941
[2049].out[0] (.names)                                           0.235     3.176
n_n4345.in[2] (.names)                                           0.100     3.276
n_n4345.out[0] (.names)                                          0.235     3.511
n_n3147.in[1] (.names)                                           0.335     3.845
n_n3147.out[0] (.names)                                          0.235     4.080
n_n3458.D[0] (.latch)                                            0.000     4.080
data arrival time                                                          4.080
=======
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
[2049].in[1] (.names)                                            0.100     2.807
[2049].out[0] (.names)                                           0.235     3.042
[1509].in[2] (.names)                                            0.338     3.380
[1509].out[0] (.names)                                           0.235     3.615
n_n3308.in[1] (.names)                                           0.100     3.715
n_n3308.out[0] (.names)                                          0.235     3.950
n_n4351.D[0] (.latch)                                            0.000     3.950
data arrival time                                                          3.950
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3458.clk[0] (.latch)                                          0.042     0.042
=======
n_n4351.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -4.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.104
=======
data arrival time                                                         -3.950
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.974
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 50
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6296].in[1] (.names)                                            0.341     1.748
[6296].out[0] (.names)                                           0.235     1.983
<<<<<<< HEAD
n_n4019.in[3] (.names)                                           0.743     2.727
n_n4019.out[0] (.names)                                          0.235     2.962
[1122].in[0] (.names)                                            0.100     3.062
[1122].out[0] (.names)                                           0.235     3.297
n_n4073.in[2] (.names)                                           0.343     3.640
n_n4073.out[0] (.names)                                          0.235     3.875
n_n4074.D[0] (.latch)                                            0.000     3.875
data arrival time                                                          3.875
=======
n_n4019.in[3] (.names)                                           0.751     2.734
n_n4019.out[0] (.names)                                          0.235     2.969
[1122].in[0] (.names)                                            0.100     3.069
[1122].out[0] (.names)                                           0.235     3.304
n_n4073.in[2] (.names)                                           0.343     3.648
n_n4073.out[0] (.names)                                          0.235     3.883
n_n4074.D[0] (.latch)                                            0.000     3.883
data arrival time                                                          3.883
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.875
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.899


#Path 51
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.657     0.823
n_n3900.out[0] (.names)                                          0.235     1.058
n_n3899.in[2] (.names)                                           0.100     1.158
n_n3899.out[0] (.names)                                          0.235     1.393
n_n3870.in[2] (.names)                                           0.100     1.493
n_n3870.out[0] (.names)                                          0.235     1.728
n_n3869.in[2] (.names)                                           0.490     2.218
n_n3869.out[0] (.names)                                          0.235     2.453
n_n3205.in[2] (.names)                                           0.100     2.553
n_n3205.out[0] (.names)                                          0.235     2.788
[1062].in[3] (.names)                                            0.100     2.888
[1062].out[0] (.names)                                           0.235     3.123
n_n3585.in[3] (.names)                                           0.481     3.604
n_n3585.out[0] (.names)                                          0.235     3.839
n_n4324.D[0] (.latch)                                            0.000     3.839
data arrival time                                                          3.839

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.839
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.863


#Path 52
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -3.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.906


#Path 51
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
n_n3017.in[1] (.names)                                           0.100     3.522
n_n3017.out[0] (.names)                                          0.235     3.757
n_n3657.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


<<<<<<< HEAD
#Path 53
=======
#Path 52
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6275].in[1] (.names)                                            0.341     1.748
[6275].out[0] (.names)                                           0.235     1.983
n_n3362.in[3] (.names)                                           0.489     2.472
n_n3362.out[0] (.names)                                          0.235     2.707
n_n4015.in[1] (.names)                                           0.480     3.187
n_n4015.out[0] (.names)                                          0.235     3.422
n_n3148.in[0] (.names)                                           0.100     3.522
n_n3148.out[0] (.names)                                          0.235     3.757
n_n3495.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


<<<<<<< HEAD
=======
#Path 53
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3900.in[0] (.names)                                           0.507     0.673
n_n3900.out[0] (.names)                                          0.235     0.908
n_n3899.in[2] (.names)                                           0.100     1.008
n_n3899.out[0] (.names)                                          0.235     1.243
n_n3870.in[2] (.names)                                           0.100     1.343
n_n3870.out[0] (.names)                                          0.235     1.578
n_n3869.in[2] (.names)                                           0.490     2.068
n_n3869.out[0] (.names)                                          0.235     2.303
n_n3205.in[2] (.names)                                           0.100     2.403
n_n3205.out[0] (.names)                                          0.235     2.638
[1062].in[3] (.names)                                            0.100     2.738
[1062].out[0] (.names)                                           0.235     2.973
n_n3585.in[3] (.names)                                           0.483     3.457
n_n3585.out[0] (.names)                                          0.235     3.692
n_n4324.D[0] (.latch)                                            0.000     3.692
data arrival time                                                          3.692

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.692
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.715


>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
#Path 54
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
<<<<<<< HEAD
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
n_n4259.in[2] (.names)                                           0.489     2.254
n_n4259.out[0] (.names)                                          0.235     2.489
[1078].in[2] (.names)                                            0.100     2.589
[1078].out[0] (.names)                                           0.235     2.824
n_n3110.in[2] (.names)                                           0.488     3.312
n_n3110.out[0] (.names)                                          0.235     3.547
n_n3111.D[0] (.latch)                                            0.000     3.547
data arrival time                                                          3.547
=======
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
n_n4259.in[2] (.names)                                           0.489     2.253
n_n4259.out[0] (.names)                                          0.235     2.488
[1078].in[2] (.names)                                            0.100     2.588
[1078].out[0] (.names)                                           0.235     2.823
n_n3110.in[2] (.names)                                           0.486     3.309
n_n3110.out[0] (.names)                                          0.235     3.544
n_n3111.D[0] (.latch)                                            0.000     3.544
data arrival time                                                          3.544
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.547
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.571
=======
data arrival time                                                         -3.544
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.568
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 55
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[1128].in[1] (.names)                                            0.749     2.730
[1128].out[0] (.names)                                           0.235     2.965
n_n3168.in[2] (.names)                                           0.338     3.303
n_n3168.out[0] (.names)                                          0.235     3.538
n_n4222.D[0] (.latch)                                            0.000     3.538
data arrival time                                                          3.538
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3693.in[0] (.names)                                           0.487     3.299
n_n3693.out[0] (.names)                                          0.235     3.534
n_n4099.D[0] (.latch)                                            0.000     3.534
data arrival time                                                          3.534
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4222.clk[0] (.latch)                                          0.042     0.042
=======
n_n4099.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.538
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.562
=======
data arrival time                                                         -3.534
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.557
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 56
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[1006].in[2] (.names)                                            0.452     2.573
[1006].out[0] (.names)                                           0.235     2.808
n_n3693.in[0] (.names)                                           0.483     3.291
n_n3693.out[0] (.names)                                          0.235     3.526
n_n4099.D[0] (.latch)                                            0.000     3.526
data arrival time                                                          3.526
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3579.in[0] (.names)                                           0.314     3.126
n_n3579.out[0] (.names)                                          0.235     3.361
n_n3955.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4099.clk[0] (.latch)                                          0.042     0.042
=======
n_n3955.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.526
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.550
=======
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 57
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[1006].in[2] (.names)                                            0.452     2.573
[1006].out[0] (.names)                                           0.235     2.808
n_n121.in[0] (.names)                                            0.312     3.119
n_n121.out[0] (.names)                                           0.235     3.354
n_n3954.D[0] (.latch)                                            0.000     3.354
data arrival time                                                          3.354
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n121.in[0] (.names)                                            0.314     3.126
n_n121.out[0] (.names)                                           0.235     3.361
n_n3954.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.378
=======
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 58
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[1006].in[2] (.names)                                            0.452     2.573
[1006].out[0] (.names)                                           0.235     2.808
n_n3680.in[0] (.names)                                           0.312     3.119
n_n3680.out[0] (.names)                                          0.235     3.354
n_n3845.D[0] (.latch)                                            0.000     3.354
data arrival time                                                          3.354
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n4028.in[0] (.names)                                           0.314     3.126
n_n4028.out[0] (.names)                                          0.235     3.361
n_n4029.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3845.clk[0] (.latch)                                          0.042     0.042
=======
n_n4029.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.378
=======
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 59
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[1006].in[2] (.names)                                            0.452     2.573
[1006].out[0] (.names)                                           0.235     2.808
n_n4028.in[0] (.names)                                           0.312     3.119
n_n4028.out[0] (.names)                                          0.235     3.354
n_n4029.D[0] (.latch)                                            0.000     3.354
data arrival time                                                          3.354
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[1006].in[2] (.names)                                            0.452     2.577
[1006].out[0] (.names)                                           0.235     2.812
n_n3680.in[0] (.names)                                           0.314     3.126
n_n3680.out[0] (.names)                                          0.235     3.361
n_n3845.D[0] (.latch)                                            0.000     3.361
data arrival time                                                          3.361
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4029.clk[0] (.latch)                                          0.042     0.042
=======
n_n3845.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.378
=======
data arrival time                                                         -3.361
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 60
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[1006].in[2] (.names)                                            0.452     2.573
[1006].out[0] (.names)                                           0.235     2.808
n_n3579.in[0] (.names)                                           0.312     3.119
n_n3579.out[0] (.names)                                          0.235     3.354
n_n3955.D[0] (.latch)                                            0.000     3.354
data arrival time                                                          3.354
=======
n_n3500.in[2] (.names)                                           0.483     1.890
n_n3500.out[0] (.names)                                          0.235     2.125
[2007].in[3] (.names)                                            0.452     2.577
[2007].out[0] (.names)                                           0.235     2.812
n_n3296.in[1] (.names)                                           0.270     3.082
n_n3296.out[0] (.names)                                          0.235     3.317
n_n4381.D[0] (.latch)                                            0.000     3.317
data arrival time                                                          3.317
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3955.clk[0] (.latch)                                          0.042     0.042
=======
n_n4381.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.354
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.378
=======
data arrival time                                                         -3.317
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.341
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 61
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3500.in[2] (.names)                                           0.479     1.886
n_n3500.out[0] (.names)                                          0.235     2.121
[2007].in[3] (.names)                                            0.452     2.573
[2007].out[0] (.names)                                           0.235     2.808
n_n3296.in[1] (.names)                                           0.270     3.078
n_n3296.out[0] (.names)                                          0.235     3.313
n_n4381.D[0] (.latch)                                            0.000     3.313
data arrival time                                                          3.313
=======
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3168.in[2] (.names)                                           0.338     3.034
n_n3168.out[0] (.names)                                          0.235     3.269
n_n4222.D[0] (.latch)                                            0.000     3.269
data arrival time                                                          3.269
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4381.clk[0] (.latch)                                          0.042     0.042
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.337
=======
data arrival time                                                         -3.269
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.293
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 62
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[1128].in[1] (.names)                                            0.749     2.730
[1128].out[0] (.names)                                           0.235     2.965
n_n3059.in[2] (.names)                                           0.100     3.065
n_n3059.out[0] (.names)                                          0.235     3.300
n_n3099.D[0] (.latch)                                            0.000     3.300
data arrival time                                                          3.300
=======
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[1362].in[2] (.names)                                            0.100     2.225
[1362].out[0] (.names)                                           0.235     2.460
n_n3552.in[3] (.names)                                           0.485     2.945
n_n3552.out[0] (.names)                                          0.235     3.180
n_n3934.D[0] (.latch)                                            0.000     3.180
data arrival time                                                          3.180
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3099.clk[0] (.latch)                                          0.042     0.042
=======
n_n3934.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.324
=======
data arrival time                                                         -3.180
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.204
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 63
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
[1128].in[1] (.names)                                            0.749     2.730
[1128].out[0] (.names)                                           0.235     2.965
n_n3309.in[2] (.names)                                           0.100     3.065
n_n3309.out[0] (.names)                                          0.235     3.300
n_n4392.D[0] (.latch)                                            0.000     3.300
data arrival time                                                          3.300
=======
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[934].in[1] (.names)                                             0.100     2.225
[934].out[0] (.names)                                            0.235     2.460
n_n3382.in[2] (.names)                                           0.477     2.937
n_n3382.out[0] (.names)                                          0.235     3.172
n_n4366.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4392.clk[0] (.latch)                                          0.042     0.042
=======
n_n4366.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.300
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.324
=======
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 64
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
[6350].in[2] (.names)                                            0.750     2.157
[6350].out[0] (.names)                                           0.235     2.392
n_n131.in[1] (.names)                                            0.595     2.987
n_n131.out[0] (.names)                                           0.235     3.222
n_n4057.D[0] (.latch)                                            0.000     3.222
data arrival time                                                          3.222
=======
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
[934].in[1] (.names)                                             0.100     2.225
[934].out[0] (.names)                                            0.235     2.460
n_n3166.in[2] (.names)                                           0.477     2.937
n_n3166.out[0] (.names)                                          0.235     3.172
n_n3475.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4057.clk[0] (.latch)                                          0.042     0.042
=======
n_n3475.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.222
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.246
=======
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 65
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
[6357].in[2] (.names)                                            0.750     2.157
[6357].out[0] (.names)                                           0.235     2.392
n_n130.in[3] (.names)                                            0.564     2.956
n_n130.out[0] (.names)                                           0.235     3.191
n_n4045.D[0] (.latch)                                            0.000     3.191
data arrival time                                                          3.191
=======
[2011].in[2] (.names)                                            0.483     1.890
[2011].out[0] (.names)                                           0.235     2.125
[1184].in[2] (.names)                                            0.458     2.584
[1184].out[0] (.names)                                           0.235     2.819
n_n3104.in[2] (.names)                                           0.100     2.919
n_n3104.out[0] (.names)                                          0.235     3.154
n_n3865.D[0] (.latch)                                            0.000     3.154
data arrival time                                                          3.154
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4045.clk[0] (.latch)                                          0.042     0.042
=======
n_n3865.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.191
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.215
=======
data arrival time                                                         -3.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.177
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 66
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
[1362].in[2] (.names)                                            0.100     2.221
[1362].out[0] (.names)                                           0.235     2.456
n_n3552.in[3] (.names)                                           0.485     2.941
n_n3552.out[0] (.names)                                          0.235     3.176
n_n3934.D[0] (.latch)                                            0.000     3.176
data arrival time                                                          3.176
=======
[2011].in[2] (.names)                                            0.483     1.890
[2011].out[0] (.names)                                           0.235     2.125
[1633].in[2] (.names)                                            0.458     2.584
[1633].out[0] (.names)                                           0.235     2.819
n_n3540.in[2] (.names)                                           0.100     2.919
n_n3540.out[0] (.names)                                          0.235     3.154
n_n4052.D[0] (.latch)                                            0.000     3.154
data arrival time                                                          3.154
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3934.clk[0] (.latch)                                          0.042     0.042
=======
n_n4052.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.176
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199
=======
data arrival time                                                         -3.154
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.177
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 67
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
[934].in[1] (.names)                                             0.100     2.221
[934].out[0] (.names)                                            0.235     2.456
n_n3382.in[2] (.names)                                           0.481     2.937
n_n3382.out[0] (.names)                                          0.235     3.172
n_n4366.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172
=======
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3059.in[2] (.names)                                           0.100     2.796
n_n3059.out[0] (.names)                                          0.235     3.031
n_n3099.D[0] (.latch)                                            0.000     3.031
data arrival time                                                          3.031
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4366.clk[0] (.latch)                                          0.042     0.042
=======
n_n3099.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196
=======
data arrival time                                                         -3.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 68
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
[934].in[1] (.names)                                             0.100     2.221
[934].out[0] (.names)                                            0.235     2.456
n_n3166.in[2] (.names)                                           0.481     2.937
n_n3166.out[0] (.names)                                          0.235     3.172
n_n3475.D[0] (.latch)                                            0.000     3.172
data arrival time                                                          3.172
=======
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
[1128].in[1] (.names)                                            0.481     2.461
[1128].out[0] (.names)                                           0.235     2.696
n_n3309.in[2] (.names)                                           0.100     2.796
n_n3309.out[0] (.names)                                          0.235     3.031
n_n4392.D[0] (.latch)                                            0.000     3.031
data arrival time                                                          3.031
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3475.clk[0] (.latch)                                          0.042     0.042
=======
n_n4392.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.172
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 69
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -3.031
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.055


#Path 69
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3656.in[1] (.names)                                           0.479     1.886
n_n3656.out[0] (.names)                                          0.235     2.121
[1184].in[1] (.names)                                            0.458     2.579
[1184].out[0] (.names)                                           0.235     2.814
n_n3104.in[2] (.names)                                           0.100     2.914
n_n3104.out[0] (.names)                                          0.235     3.149
n_n3865.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149
=======
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
n_n3355.in[3] (.names)                                           0.482     2.767
n_n3355.out[0] (.names)                                          0.235     3.002
n_n3557.D[0] (.latch)                                            0.000     3.002
data arrival time                                                          3.002
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3865.clk[0] (.latch)                                          0.042     0.042
=======
n_n3557.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.173
=======
data arrival time                                                         -3.002
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.026
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 70
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3656.in[1] (.names)                                           0.479     1.886
n_n3656.out[0] (.names)                                          0.235     2.121
[1633].in[1] (.names)                                            0.458     2.579
[1633].out[0] (.names)                                           0.235     2.814
n_n3540.in[2] (.names)                                           0.100     2.914
n_n3540.out[0] (.names)                                          0.235     3.149
n_n4052.D[0] (.latch)                                            0.000     3.149
data arrival time                                                          3.149
=======
[6357].in[2] (.names)                                            0.480     1.887
[6357].out[0] (.names)                                           0.235     2.122
n_n130.in[3] (.names)                                            0.620     2.742
n_n130.out[0] (.names)                                           0.235     2.977
n_n4045.D[0] (.latch)                                            0.000     2.977
data arrival time                                                          2.977
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4052.clk[0] (.latch)                                          0.042     0.042
=======
n_n4045.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.149
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.173


#Path 71
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.977
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.001


#Path 71
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[6361].in[2] (.names)                                            0.750     2.157
[6361].out[0] (.names)                                           0.235     2.392
n_n3684.in[3] (.names)                                           0.489     2.881
n_n3684.out[0] (.names)                                          0.235     3.116
n_n3658.D[0] (.latch)                                            0.000     3.116
data arrival time                                                          3.116
=======
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[2023].in[2] (.names)                                            0.338     2.013
[2023].out[0] (.names)                                           0.235     2.248
n_n3181.in[2] (.names)                                           0.489     2.737
n_n3181.out[0] (.names)                                          0.235     2.972
n_n3858.D[0] (.latch)                                            0.000     2.972
data arrival time                                                          2.972
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3658.clk[0] (.latch)                                          0.042     0.042
=======
n_n3858.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.116
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.140


#Path 72
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.972
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.995


#Path 72
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.501     0.668
[984].out[0] (.names)                                            0.235     0.903
n_n4357.in[3] (.names)                                           0.458     1.361
n_n4357.out[0] (.names)                                          0.235     1.596
[6349].in[1] (.names)                                            0.453     2.049
[6349].out[0] (.names)                                           0.235     2.284
n_n3355.in[3] (.names)                                           0.482     2.766
n_n3355.out[0] (.names)                                          0.235     3.001
n_n3557.D[0] (.latch)                                            0.000     3.001
data arrival time                                                          3.001
=======
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1776].in[2] (.names)                                            0.338     2.013
[1776].out[0] (.names)                                           0.235     2.248
n_n3508.in[2] (.names)                                           0.482     2.730
n_n3508.out[0] (.names)                                          0.235     2.965
n_n3919.D[0] (.latch)                                            0.000     2.965
data arrival time                                                          2.965
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3557.clk[0] (.latch)                                          0.042     0.042
=======
n_n3919.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.025


#Path 73
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.965
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.989


#Path 73
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[2023].in[2] (.names)                                            0.340     2.042
[2023].out[0] (.names)                                           0.235     2.277
n_n3181.in[2] (.names)                                           0.489     2.766
n_n3181.out[0] (.names)                                          0.235     3.001
n_n3858.D[0] (.latch)                                            0.000     3.001
data arrival time                                                          3.001
=======
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
[1565].in[3] (.names)                                            0.100     2.385
[1565].out[0] (.names)                                           0.235     2.620
n_n131.in[0] (.names)                                            0.100     2.720
n_n131.out[0] (.names)                                           0.235     2.955
n_n4057.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3858.clk[0] (.latch)                                          0.042     0.042
=======
n_n4057.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -3.001
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.024


#Path 74
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.978


#Path 74
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1776].in[2] (.names)                                            0.340     2.042
[1776].out[0] (.names)                                           0.235     2.277
n_n3508.in[2] (.names)                                           0.483     2.760
n_n3508.out[0] (.names)                                          0.235     2.995
n_n3919.D[0] (.latch)                                            0.000     2.995
data arrival time                                                          2.995
=======
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.502     0.669
[984].out[0] (.names)                                            0.235     0.904
n_n4357.in[3] (.names)                                           0.458     1.362
n_n4357.out[0] (.names)                                          0.235     1.597
[6349].in[1] (.names)                                            0.453     2.050
[6349].out[0] (.names)                                           0.235     2.285
[1068].in[3] (.names)                                            0.100     2.385
[1068].out[0] (.names)                                           0.235     2.620
n_n3473.in[2] (.names)                                           0.100     2.720
n_n3473.out[0] (.names)                                          0.235     2.955
n_n4056.D[0] (.latch)                                            0.000     2.955
data arrival time                                                          2.955
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3919.clk[0] (.latch)                                          0.042     0.042
=======
n_n4056.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.995
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 75
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.955
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.978


#Path 75
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
n_n4124.in[2] (.names)                                           0.603     2.724
n_n4124.out[0] (.names)                                          0.235     2.959
n_n4125.D[0] (.latch)                                            0.000     2.959
data arrival time                                                          2.959
=======
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1329].in[2] (.names)                                            0.629     2.304
[1329].out[0] (.names)                                           0.235     2.539
n_n3045.in[2] (.names)                                           0.100     2.639
n_n3045.out[0] (.names)                                          0.235     2.874
n_n3208.D[0] (.latch)                                            0.000     2.874
data arrival time                                                          2.874
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4125.clk[0] (.latch)                                          0.042     0.042
=======
n_n3208.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.983
=======
data arrival time                                                         -2.874
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 76
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
n_n4046.in[2] (.names)                                           0.603     2.724
n_n4046.out[0] (.names)                                          0.235     2.959
n_n4047.D[0] (.latch)                                            0.000     2.959
data arrival time                                                          2.959
=======
[6361].in[2] (.names)                                            0.480     1.887
[6361].out[0] (.names)                                           0.235     2.122
n_n3684.in[3] (.names)                                           0.489     2.611
n_n3684.out[0] (.names)                                          0.235     2.846
n_n3658.D[0] (.latch)                                            0.000     2.846
data arrival time                                                          2.846
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4047.clk[0] (.latch)                                          0.042     0.042
=======
n_n3658.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.983
=======
data arrival time                                                         -2.846
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.870
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 77
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
n_n3632.in[2] (.names)                                           0.603     2.724
n_n3632.out[0] (.names)                                          0.235     2.959
n_n3769.D[0] (.latch)                                            0.000     2.959
data arrival time                                                          2.959
=======
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n3632.in[2] (.names)                                           0.481     2.607
n_n3632.out[0] (.names)                                          0.235     2.842
n_n3769.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.983
=======
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 78
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n4126.in[1] (.names)                                           0.479     1.886
n_n4126.out[0] (.names)                                          0.235     2.121
n_n3289.in[2] (.names)                                           0.603     2.724
n_n3289.out[0] (.names)                                          0.235     2.959
n_n3901.D[0] (.latch)                                            0.000     2.959
data arrival time                                                          2.959
=======
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n3289.in[2] (.names)                                           0.481     2.607
n_n3289.out[0] (.names)                                          0.235     2.842
n_n3901.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.983


#Path 79
Startpoint: n_n3954.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 79
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3954.clk[0] (.latch)                                          0.042     0.042
n_n3954.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[1] (.names)                                             0.501     0.668
[984].out[0] (.names)                                            0.235     0.903
n_n4357.in[3] (.names)                                           0.458     1.361
n_n4357.out[0] (.names)                                          0.235     1.596
[6349].in[1] (.names)                                            0.453     2.049
[6349].out[0] (.names)                                           0.235     2.284
[1068].in[3] (.names)                                            0.100     2.384
[1068].out[0] (.names)                                           0.235     2.619
n_n3473.in[2] (.names)                                           0.100     2.719
n_n3473.out[0] (.names)                                          0.235     2.954
n_n4056.D[0] (.latch)                                            0.000     2.954
data arrival time                                                          2.954
=======
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n4124.in[2] (.names)                                           0.481     2.607
n_n4124.out[0] (.names)                                          0.235     2.842
n_n4125.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4056.clk[0] (.latch)                                          0.042     0.042
=======
n_n4125.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.954
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.977


#Path 80
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865


#Path 80
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[2141].in[2] (.names)                                            0.485     2.186
[2141].out[0] (.names)                                           0.235     2.421
n_n3510.in[2] (.names)                                           0.100     2.521
n_n3510.out[0] (.names)                                          0.235     2.756
n_n3511.D[0] (.latch)                                            0.000     2.756
data arrival time                                                          2.756
=======
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n4126.in[1] (.names)                                           0.483     1.890
n_n4126.out[0] (.names)                                          0.235     2.125
n_n4046.in[2] (.names)                                           0.481     2.607
n_n4046.out[0] (.names)                                          0.235     2.842
n_n4047.D[0] (.latch)                                            0.000     2.842
data arrival time                                                          2.842
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3511.clk[0] (.latch)                                          0.042     0.042
=======
n_n4047.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.756
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.780
=======
data arrival time                                                         -2.842
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.865
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 81
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3208.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
<<<<<<< HEAD
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1329].in[2] (.names)                                            0.483     2.185
[1329].out[0] (.names)                                           0.235     2.420
n_n3045.in[2] (.names)                                           0.100     2.520
n_n3045.out[0] (.names)                                          0.235     2.755
n_n3208.D[0] (.latch)                                            0.000     2.755
data arrival time                                                          2.755
=======
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[2141].in[2] (.names)                                            0.485     2.159
[2141].out[0] (.names)                                           0.235     2.394
n_n3510.in[2] (.names)                                           0.100     2.494
n_n3510.out[0] (.names)                                          0.235     2.729
n_n3511.D[0] (.latch)                                            0.000     2.729
data arrival time                                                          2.729
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3208.clk[0] (.latch)                                          0.042     0.042
=======
n_n3511.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.778


#Path 82
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.753


#Path 82
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
n_n3519.in[2] (.names)                                           0.480     2.461
n_n3519.out[0] (.names)                                          0.235     2.696
n_n3976.D[0] (.latch)                                            0.000     2.696
data arrival time                                                          2.696
=======
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1020].in[3] (.names)                                            1.055     1.791
[1020].out[0] (.names)                                           0.235     2.026
n_n4106.in[1] (.names)                                           0.457     2.483
n_n4106.out[0] (.names)                                          0.235     2.718
n_n4108.D[0] (.latch)                                            0.000     2.718
data arrival time                                                          2.718
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3976.clk[0] (.latch)                                          0.042     0.042
=======
n_n4108.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.696
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.720


#Path 83
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.718
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.742


#Path 83
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.359     0.525
n_n4155.out[0] (.names)                                          0.235     0.760
n_n3923.in[2] (.names)                                           0.100     0.860
n_n3923.out[0] (.names)                                          0.235     1.095
n_n4267.in[2] (.names)                                           0.100     1.195
n_n4267.out[0] (.names)                                          0.235     1.430
n_n4034.in[3] (.names)                                           0.100     1.530
n_n4034.out[0] (.names)                                          0.235     1.765
[1075].in[3] (.names)                                            0.100     1.865
[1075].out[0] (.names)                                           0.235     2.100
n_n3236.in[2] (.names)                                           0.341     2.442
n_n3236.out[0] (.names)                                          0.235     2.677
n_n3237.D[0] (.latch)                                            0.000     2.677
data arrival time                                                          2.677
=======
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1833].in[2] (.names)                                            1.055     1.791
[1833].out[0] (.names)                                           0.235     2.026
n_n3353.in[3] (.names)                                           0.456     2.482
n_n3353.out[0] (.names)                                          0.235     2.717
n_n3354.D[0] (.latch)                                            0.000     2.717
data arrival time                                                          2.717
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3237.clk[0] (.latch)                                          0.042     0.042
=======
n_n3354.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.677
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.700


#Path 84
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.741


#Path 84
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
input external delay                                             0.000     0.000
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1780].in[2] (.names)                                            0.291     1.992
[1780].out[0] (.names)                                           0.235     2.227
n_n3837.in[2] (.names)                                           0.100     2.327
n_n3837.out[0] (.names)                                          0.235     2.562
n_n3886.D[0] (.latch)                                            0.000     2.562
data arrival time                                                          2.562
=======
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3607.in[2] (.names)                                           0.489     2.469
n_n3607.out[0] (.names)                                          0.235     2.704
n_n3608.D[0] (.latch)                                            0.000     2.704
data arrival time                                                          2.704
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3886.clk[0] (.latch)                                          0.042     0.042
=======
n_n3608.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.562
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.586
=======
data arrival time                                                         -2.704
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.727
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 85
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
n_n3607.in[2] (.names)                                           0.339     2.320
n_n3607.out[0] (.names)                                          0.235     2.555
n_n3608.D[0] (.latch)                                            0.000     2.555
data arrival time                                                          2.555
=======
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3519.in[2] (.names)                                           0.480     2.460
n_n3519.out[0] (.names)                                          0.235     2.695
n_n3976.D[0] (.latch)                                            0.000     2.695
data arrival time                                                          2.695
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3608.clk[0] (.latch)                                          0.042     0.042
=======
n_n3976.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.555
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.579


#Path 86
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.695
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.719


#Path 86
Startpoint: n_n4222.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3974.in[1] (.names)                                           0.339     1.746
n_n3974.out[0] (.names)                                          0.235     1.981
n_n3018.in[2] (.names)                                           0.338     2.319
n_n3018.out[0] (.names)                                          0.235     2.554
n_n3688.D[0] (.latch)                                            0.000     2.554
data arrival time                                                          2.554
=======
n_n4222.clk[0] (.latch)                                          0.042     0.042
n_n4222.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[1] (.names)                                           0.358     0.524
n_n4155.out[0] (.names)                                          0.235     0.759
n_n3923.in[2] (.names)                                           0.100     0.859
n_n3923.out[0] (.names)                                          0.235     1.094
n_n4267.in[2] (.names)                                           0.100     1.194
n_n4267.out[0] (.names)                                          0.235     1.429
n_n4034.in[3] (.names)                                           0.100     1.529
n_n4034.out[0] (.names)                                          0.235     1.764
[1075].in[3] (.names)                                            0.100     1.864
[1075].out[0] (.names)                                           0.235     2.099
n_n3236.in[2] (.names)                                           0.341     2.441
n_n3236.out[0] (.names)                                          0.235     2.676
n_n3237.D[0] (.latch)                                            0.000     2.676
data arrival time                                                          2.676
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3688.clk[0] (.latch)                                          0.042     0.042
=======
n_n3237.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.578
=======
data arrival time                                                         -2.676
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.699
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 87
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
<<<<<<< HEAD
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
<<<<<<< HEAD
[1318].in[3] (.names)                                            0.479     1.886
[1318].out[0] (.names)                                           0.235     2.121
n_n133.in[2] (.names)                                            0.100     2.221
n_n133.out[0] (.names)                                           0.235     2.456
nsr3_14.D[0] (.latch)                                            0.000     2.456
data arrival time                                                          2.456
=======
n_n3974.in[1] (.names)                                           0.338     1.745
n_n3974.out[0] (.names)                                          0.235     1.980
n_n3018.in[2] (.names)                                           0.338     2.318
n_n3018.out[0] (.names)                                          0.235     2.553
n_n3688.D[0] (.latch)                                            0.000     2.553
data arrival time                                                          2.553
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
nsr3_14.clk[0] (.latch)                                          0.042     0.042
=======
n_n3688.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.480


#Path 88
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4108.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.553
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.576


#Path 88
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.471     0.471
nrq1_3.out[0] (.names)                                           0.235     0.706
[1020].in[3] (.names)                                            0.777     1.483
[1020].out[0] (.names)                                           0.235     1.718
n_n4106.in[1] (.names)                                           0.460     2.178
n_n4106.out[0] (.names)                                          0.235     2.413
n_n4108.D[0] (.latch)                                            0.000     2.413
data arrival time                                                          2.413
=======
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.475     0.475
pready_0_0_.out[0] (.names)                                      0.235     0.710
[1155].in[0] (.names)                                            0.729     1.440
[1155].out[0] (.names)                                           0.235     1.675
[1780].in[2] (.names)                                            0.291     1.966
[1780].out[0] (.names)                                           0.235     2.201
n_n3837.in[2] (.names)                                           0.100     2.301
n_n3837.out[0] (.names)                                          0.235     2.536
n_n3886.D[0] (.latch)                                            0.000     2.536
data arrival time                                                          2.536
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4108.clk[0] (.latch)                                          0.042     0.042
=======
n_n3886.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.413
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.437
=======
data arrival time                                                         -2.536
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.559
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 89
Startpoint: preset.inpad[0] (.input clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3761.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
<<<<<<< HEAD
[894].in[0] (.names)                                             0.919     0.919
[894].out[0] (.names)                                            0.235     1.154
n_n3759.in[2] (.names)                                           1.022     2.175
n_n3759.out[0] (.names)                                          0.235     2.410
n_n3761.D[0] (.latch)                                            0.000     2.410
data arrival time                                                          2.410
=======
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n4293.in[1] (.names)                                           0.610     2.262
n_n4293.out[0] (.names)                                          0.235     2.497
n_n4294.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3761.clk[0] (.latch)                                          0.042     0.042
=======
n_n4294.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.434
=======
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 90
Startpoint: preset.inpad[0] (.input clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n3764.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
<<<<<<< HEAD
[894].in[0] (.names)                                             0.919     0.919
[894].out[0] (.names)                                            0.235     1.154
n_n3762.in[2] (.names)                                           1.022     2.175
n_n3762.out[0] (.names)                                          0.235     2.410
n_n3764.D[0] (.latch)                                            0.000     2.410
data arrival time                                                          2.410
=======
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n3877.in[1] (.names)                                           0.610     2.262
n_n3877.out[0] (.names)                                          0.235     2.497
n_n3878.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3764.clk[0] (.latch)                                          0.042     0.042
=======
n_n3878.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.434
=======
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#Path 91
Startpoint: preset.inpad[0] (.input clocked by pclk)
<<<<<<< HEAD
Endpoint  : n_n4192.D[0] (.latch clocked by pclk)
=======
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
<<<<<<< HEAD
[894].in[0] (.names)                                             0.919     0.919
[894].out[0] (.names)                                            0.235     1.154
n_n4190.in[2] (.names)                                           1.022     2.175
n_n4190.out[0] (.names)                                          0.235     2.410
n_n4192.D[0] (.latch)                                            0.000     2.410
data arrival time                                                          2.410
=======
[6284].in[1] (.names)                                            1.082     1.082
[6284].out[0] (.names)                                           0.235     1.317
[994].in[3] (.names)                                             0.100     1.417
[994].out[0] (.names)                                            0.235     1.652
n_n3258.in[1] (.names)                                           0.610     2.262
n_n3258.out[0] (.names)                                          0.235     2.497
n_n3259.D[0] (.latch)                                            0.000     2.497
data arrival time                                                          2.497
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4192.clk[0] (.latch)                                          0.042     0.042
=======
n_n3259.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.434


#Path 92
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3354.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.497
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.520


#Path 92
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.471     0.471
nrq1_3.out[0] (.names)                                           0.235     0.706
[1833].in[2] (.names)                                            0.777     1.483
[1833].out[0] (.names)                                           0.235     1.718
n_n3353.in[3] (.names)                                           0.456     2.174
n_n3353.out[0] (.names)                                          0.235     2.409
n_n3354.D[0] (.latch)                                            0.000     2.409
data arrival time                                                          2.409
=======
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
[1318].in[3] (.names)                                            0.479     1.886
[1318].out[0] (.names)                                           0.235     2.121
n_n133.in[2] (.names)                                            0.100     2.221
n_n133.out[0] (.names)                                           0.235     2.456
nsr3_14.D[0] (.latch)                                            0.000     2.456
data arrival time                                                          2.456
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3354.clk[0] (.latch)                                          0.042     0.042
=======
nsr3_14.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.409
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.433


#Path 93
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3679.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.456
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.480


#Path 93
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3057.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3677.in[2] (.names)                                           0.750     2.157
n_n3677.out[0] (.names)                                          0.235     2.392
n_n3679.D[0] (.latch)                                            0.000     2.392
data arrival time                                                          2.392
=======
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3056.in[1] (.names)                                           0.889     2.206
n_n3056.out[0] (.names)                                          0.235     2.441
n_n3057.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3679.clk[0] (.latch)                                          0.042     0.042
=======
n_n3057.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.416


#Path 94
Startpoint: n_n4201.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3493.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 94
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3091.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4201.clk[0] (.latch)                                          0.042     0.042
n_n4201.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6266].in[2] (.names)                                            0.290     0.457
[6266].out[0] (.names)                                           0.235     0.692
n_n4367.in[3] (.names)                                           0.480     1.172
n_n4367.out[0] (.names)                                          0.235     1.407
n_n3076.in[1] (.names)                                           0.750     2.157
n_n3076.out[0] (.names)                                          0.235     2.392
n_n3493.D[0] (.latch)                                            0.000     2.392
data arrival time                                                          2.392
=======
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3090.in[1] (.names)                                           0.889     2.206
n_n3090.out[0] (.names)                                          0.235     2.441
n_n3091.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3493.clk[0] (.latch)                                          0.042     0.042
=======
n_n3091.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.416


#Path 95
Startpoint: n_n4383.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3408.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 95
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3155.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
<<<<<<< HEAD
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4383.clk[0] (.latch)                                          0.042     0.042
n_n4383.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[935].in[1] (.names)                                             0.489     0.655
[935].out[0] (.names)                                            0.235     0.890
n_n4223.in[3] (.names)                                           0.100     0.990
n_n4223.out[0] (.names)                                          0.235     1.225
[1076].in[1] (.names)                                            0.338     1.563
[1076].out[0] (.names)                                           0.235     1.798
n_n3406.in[2] (.names)                                           0.343     2.142
n_n3406.out[0] (.names)                                          0.235     2.377
n_n3408.D[0] (.latch)                                            0.000     2.377
data arrival time                                                          2.377
=======
input external delay                                             0.000     0.000
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3154.in[1] (.names)                                           0.889     2.206
n_n3154.out[0] (.names)                                          0.235     2.441
n_n3155.D[0] (.latch)                                            0.000     2.441
data arrival time                                                          2.441
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3408.clk[0] (.latch)                                          0.042     0.042
=======
n_n3155.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.377
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.401


#Path 96
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3878.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.441
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.464


#Path 96
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4136.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1195].in[2] (.names)                                            0.100     1.801
[1195].out[0] (.names)                                           0.235     2.036
n_n3877.in[2] (.names)                                           0.100     2.136
n_n3877.out[0] (.names)                                          0.235     2.371
n_n3878.D[0] (.latch)                                            0.000     2.371
data arrival time                                                          2.371
=======
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n4134.in[1] (.names)                                           0.883     2.200
n_n4134.out[0] (.names)                                          0.235     2.435
n_n4136.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3878.clk[0] (.latch)                                          0.042     0.042
=======
n_n4136.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.395


#Path 97
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3259.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 97
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3549.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1482].in[2] (.names)                                            0.100     1.801
[1482].out[0] (.names)                                           0.235     2.036
n_n3258.in[2] (.names)                                           0.100     2.136
n_n3258.out[0] (.names)                                          0.235     2.371
n_n3259.D[0] (.latch)                                            0.000     2.371
data arrival time                                                          2.371
=======
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3547.in[1] (.names)                                           0.883     2.200
n_n3547.out[0] (.names)                                          0.235     2.435
n_n3549.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3259.clk[0] (.latch)                                          0.042     0.042
=======
n_n3549.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.395


#Path 98
Startpoint: tin_pready_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4294.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 98
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3225.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
tin_pready_0_0_.inpad[0] (.input)                                0.000     0.000
pready_0_0_.in[0] (.names)                                       0.502     0.502
pready_0_0_.out[0] (.names)                                      0.235     0.737
[1155].in[0] (.names)                                            0.729     1.466
[1155].out[0] (.names)                                           0.235     1.701
[1728].in[2] (.names)                                            0.100     1.801
[1728].out[0] (.names)                                           0.235     2.036
n_n4293.in[2] (.names)                                           0.100     2.136
n_n4293.out[0] (.names)                                          0.235     2.371
n_n4294.D[0] (.latch)                                            0.000     2.371
data arrival time                                                          2.371
=======
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             1.082     1.082
[894].out[0] (.names)                                            0.235     1.317
n_n3224.in[1] (.names)                                           0.883     2.200
n_n3224.out[0] (.names)                                          0.235     2.435
n_n3225.D[0] (.latch)                                            0.000     2.435
data arrival time                                                          2.435
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4294.clk[0] (.latch)                                          0.042     0.042
=======
n_n3225.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.371
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.395


#Path 99
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3069.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.435
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.459


#Path 99
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3270.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             0.919     0.919
[894].out[0] (.names)                                            0.235     1.154
n_n3068.in[1] (.names)                                           0.967     2.120
n_n3068.out[0] (.names)                                          0.235     2.355
n_n3069.D[0] (.latch)                                            0.000     2.355
data arrival time                                                          2.355
=======
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[2027].in[3] (.names)                                            1.079     1.814
[2027].out[0] (.names)                                           0.235     2.049
n_n3269.in[2] (.names)                                           0.100     2.149
n_n3269.out[0] (.names)                                          0.235     2.384
n_n3270.D[0] (.latch)                                            0.000     2.384
data arrival time                                                          2.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n3069.clk[0] (.latch)                                          0.042     0.042
=======
n_n3270.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.379


#Path 100
Startpoint: preset.inpad[0] (.input clocked by pclk)
Endpoint  : n_n4303.D[0] (.latch clocked by pclk)
=======
data arrival time                                                         -2.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.408


#Path 100
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3213.D[0] (.latch clocked by pclk)
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
<<<<<<< HEAD
preset.inpad[0] (.input)                                         0.000     0.000
[894].in[0] (.names)                                             0.919     0.919
[894].out[0] (.names)                                            0.235     1.154
n_n4300.in[1] (.names)                                           0.967     2.120
n_n4300.out[0] (.names)                                          0.235     2.355
n_n4303.D[0] (.latch)                                            0.000     2.355
data arrival time                                                          2.355
=======
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq1_3.in[0] (.names)                                            0.501     0.501
nrq1_3.out[0] (.names)                                           0.235     0.736
[1447].in[3] (.names)                                            1.079     1.814
[1447].out[0] (.names)                                           0.235     2.049
n_n3212.in[2] (.names)                                           0.100     2.149
n_n3212.out[0] (.names)                                          0.235     2.384
n_n3213.D[0] (.latch)                                            0.000     2.384
data arrival time                                                          2.384
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
<<<<<<< HEAD
n_n4303.clk[0] (.latch)                                          0.042     0.042
=======
n_n3213.clk[0] (.latch)                                          0.042     0.042
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
<<<<<<< HEAD
data arrival time                                                         -2.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.379
=======
data arrival time                                                         -2.384
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.408
>>>>>>> 6a1066e613c1f89337255a0e4b10761cbeb0272c


#End of timing report
