0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow_tb.v,1552586319,verilog,,,,SR_gated_latch_dataflow_tb,,,,,,,,
C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_2/lab5_1_2_SR_gated_latch/lab5_1_2_SR_gated_latch.sim/sim_1/synth/timing/xsim/SR_gated_latch_dataflow_tb_time_synth.v,1552589541,verilog,,C:/Users/SET253-05U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab5-Latches_FlipFlops/lab5_1_2/SR_gated_latch_dataflow_tb.v,,SR_gated_latch_dataflow;glbl,,,,,,,,
