# Multiply-and-Accumulate-Module-based-on-Tensor-Processing-Unit-processor
Contains files for a digital ASIC design capable of performing matrix multiplication using a systolic array architecture. This architecture is based on Googleâ€™s Tensor Processing Unit (TPU)

![image](https://github.com/user-attachments/assets/b9b2d504-4baf-48e8-83c6-41f17aa8f0fd)

