# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6407 \
    name message5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message5 \
    op interface \
    ports { message5_address0 { O 11 vector } message5_ce0 { O 1 bit } message5_we0 { O 1 bit } message5_d0 { O 16 vector } message5_address1 { O 11 vector } message5_ce1 { O 1 bit } message5_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6408 \
    name message520 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message520 \
    op interface \
    ports { message520_address0 { O 11 vector } message520_ce0 { O 1 bit } message520_we0 { O 1 bit } message520_d0 { O 16 vector } message520_address1 { O 11 vector } message520_ce1 { O 1 bit } message520_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message520'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6409 \
    name message521 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message521 \
    op interface \
    ports { message521_address0 { O 11 vector } message521_ce0 { O 1 bit } message521_we0 { O 1 bit } message521_d0 { O 16 vector } message521_address1 { O 11 vector } message521_ce1 { O 1 bit } message521_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message521'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6410 \
    name message522 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message522 \
    op interface \
    ports { message522_address0 { O 11 vector } message522_ce0 { O 1 bit } message522_we0 { O 1 bit } message522_d0 { O 16 vector } message522_address1 { O 11 vector } message522_ce1 { O 1 bit } message522_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message522'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6411 \
    name message523 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message523 \
    op interface \
    ports { message523_address0 { O 11 vector } message523_ce0 { O 1 bit } message523_we0 { O 1 bit } message523_d0 { O 16 vector } message523_address1 { O 11 vector } message523_ce1 { O 1 bit } message523_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message523'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6412 \
    name message524 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message524 \
    op interface \
    ports { message524_address0 { O 11 vector } message524_ce0 { O 1 bit } message524_we0 { O 1 bit } message524_d0 { O 16 vector } message524_address1 { O 11 vector } message524_ce1 { O 1 bit } message524_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message524'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6413 \
    name message525 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message525 \
    op interface \
    ports { message525_address0 { O 11 vector } message525_ce0 { O 1 bit } message525_we0 { O 1 bit } message525_d0 { O 16 vector } message525_address1 { O 11 vector } message525_ce1 { O 1 bit } message525_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message525'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6414 \
    name message526 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message526 \
    op interface \
    ports { message526_address0 { O 11 vector } message526_ce0 { O 1 bit } message526_we0 { O 1 bit } message526_d0 { O 16 vector } message526_address1 { O 11 vector } message526_ce1 { O 1 bit } message526_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message526'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6423 \
    name edge_embedding_weights_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_0 \
    op interface \
    ports { edge_embedding_weights_V_2_0_address0 { O 10 vector } edge_embedding_weights_V_2_0_ce0 { O 1 bit } edge_embedding_weights_V_2_0_q0 { I 16 vector } edge_embedding_weights_V_2_0_address1 { O 10 vector } edge_embedding_weights_V_2_0_ce1 { O 1 bit } edge_embedding_weights_V_2_0_q1 { I 16 vector } edge_embedding_weights_V_2_0_address2 { O 10 vector } edge_embedding_weights_V_2_0_ce2 { O 1 bit } edge_embedding_weights_V_2_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6424 \
    name edge_embedding_weights_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_1 \
    op interface \
    ports { edge_embedding_weights_V_2_1_address0 { O 10 vector } edge_embedding_weights_V_2_1_ce0 { O 1 bit } edge_embedding_weights_V_2_1_q0 { I 16 vector } edge_embedding_weights_V_2_1_address1 { O 10 vector } edge_embedding_weights_V_2_1_ce1 { O 1 bit } edge_embedding_weights_V_2_1_q1 { I 16 vector } edge_embedding_weights_V_2_1_address2 { O 10 vector } edge_embedding_weights_V_2_1_ce2 { O 1 bit } edge_embedding_weights_V_2_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6425 \
    name edge_embedding_weights_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_2 \
    op interface \
    ports { edge_embedding_weights_V_2_2_address0 { O 10 vector } edge_embedding_weights_V_2_2_ce0 { O 1 bit } edge_embedding_weights_V_2_2_q0 { I 16 vector } edge_embedding_weights_V_2_2_address1 { O 10 vector } edge_embedding_weights_V_2_2_ce1 { O 1 bit } edge_embedding_weights_V_2_2_q1 { I 16 vector } edge_embedding_weights_V_2_2_address2 { O 10 vector } edge_embedding_weights_V_2_2_ce2 { O 1 bit } edge_embedding_weights_V_2_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6426 \
    name edge_embedding_weights_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_3 \
    op interface \
    ports { edge_embedding_weights_V_2_3_address0 { O 10 vector } edge_embedding_weights_V_2_3_ce0 { O 1 bit } edge_embedding_weights_V_2_3_q0 { I 16 vector } edge_embedding_weights_V_2_3_address1 { O 10 vector } edge_embedding_weights_V_2_3_ce1 { O 1 bit } edge_embedding_weights_V_2_3_q1 { I 16 vector } edge_embedding_weights_V_2_3_address2 { O 10 vector } edge_embedding_weights_V_2_3_ce2 { O 1 bit } edge_embedding_weights_V_2_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6427 \
    name neighbor_tables_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_2 \
    op interface \
    ports { neighbor_tables_1_2_address0 { O 9 vector } neighbor_tables_1_2_ce0 { O 1 bit } neighbor_tables_1_2_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6428 \
    name edge_attrs_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_2 \
    op interface \
    ports { edge_attrs_1_2_address0 { O 9 vector } edge_attrs_1_2_ce0 { O 1 bit } edge_attrs_1_2_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6429 \
    name degree_tables_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_2 \
    op interface \
    ports { degree_tables_1_2_address0 { O 9 vector } degree_tables_1_2_ce0 { O 1 bit } degree_tables_1_2_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6430 \
    name edge_embedding_weights_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_4 \
    op interface \
    ports { edge_embedding_weights_V_2_4_address0 { O 10 vector } edge_embedding_weights_V_2_4_ce0 { O 1 bit } edge_embedding_weights_V_2_4_q0 { I 16 vector } edge_embedding_weights_V_2_4_address1 { O 10 vector } edge_embedding_weights_V_2_4_ce1 { O 1 bit } edge_embedding_weights_V_2_4_q1 { I 16 vector } edge_embedding_weights_V_2_4_address2 { O 10 vector } edge_embedding_weights_V_2_4_ce2 { O 1 bit } edge_embedding_weights_V_2_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6431 \
    name edge_embedding_weights_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_5 \
    op interface \
    ports { edge_embedding_weights_V_2_5_address0 { O 10 vector } edge_embedding_weights_V_2_5_ce0 { O 1 bit } edge_embedding_weights_V_2_5_q0 { I 16 vector } edge_embedding_weights_V_2_5_address1 { O 10 vector } edge_embedding_weights_V_2_5_ce1 { O 1 bit } edge_embedding_weights_V_2_5_q1 { I 16 vector } edge_embedding_weights_V_2_5_address2 { O 10 vector } edge_embedding_weights_V_2_5_ce2 { O 1 bit } edge_embedding_weights_V_2_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6432 \
    name edge_embedding_weights_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_6 \
    op interface \
    ports { edge_embedding_weights_V_2_6_address0 { O 10 vector } edge_embedding_weights_V_2_6_ce0 { O 1 bit } edge_embedding_weights_V_2_6_q0 { I 16 vector } edge_embedding_weights_V_2_6_address1 { O 10 vector } edge_embedding_weights_V_2_6_ce1 { O 1 bit } edge_embedding_weights_V_2_6_q1 { I 16 vector } edge_embedding_weights_V_2_6_address2 { O 10 vector } edge_embedding_weights_V_2_6_ce2 { O 1 bit } edge_embedding_weights_V_2_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6433 \
    name edge_embedding_weights_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_7 \
    op interface \
    ports { edge_embedding_weights_V_2_7_address0 { O 10 vector } edge_embedding_weights_V_2_7_ce0 { O 1 bit } edge_embedding_weights_V_2_7_q0 { I 16 vector } edge_embedding_weights_V_2_7_address1 { O 10 vector } edge_embedding_weights_V_2_7_ce1 { O 1 bit } edge_embedding_weights_V_2_7_q1 { I 16 vector } edge_embedding_weights_V_2_7_address2 { O 10 vector } edge_embedding_weights_V_2_7_ce2 { O 1 bit } edge_embedding_weights_V_2_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6397 \
    name bound \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bound \
    op interface \
    ports { bound { I 36 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6398 \
    name embeddings_per_node_0_0_0_0_0230 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0230 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0230_dout { I 16 vector } embeddings_per_node_0_0_0_0_0230_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0230_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6399 \
    name embeddings_per_node_0_0_0_0_0231 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0231 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0231_dout { I 16 vector } embeddings_per_node_0_0_0_0_0231_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0231_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6400 \
    name embeddings_per_node_0_0_0_0_0232 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0232 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0232_dout { I 16 vector } embeddings_per_node_0_0_0_0_0232_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0232_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6401 \
    name embeddings_per_node_0_0_0_0_0233 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0233 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0233_dout { I 16 vector } embeddings_per_node_0_0_0_0_0233_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0233_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6402 \
    name embeddings_per_node_0_0_0_0_0234 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0234 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0234_dout { I 16 vector } embeddings_per_node_0_0_0_0_0234_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0234_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6403 \
    name embeddings_per_node_0_0_0_0_0235 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0235 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0235_dout { I 16 vector } embeddings_per_node_0_0_0_0_0235_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0235_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6404 \
    name embeddings_per_node_0_0_0_0_0236 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0236 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0236_dout { I 16 vector } embeddings_per_node_0_0_0_0_0236_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0236_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6405 \
    name embeddings_per_node_0_0_0_0_0237 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_0237 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_0237_dout { I 16 vector } embeddings_per_node_0_0_0_0_0237_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_0237_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6406 \
    name mul_ln712 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln712 \
    op interface \
    ports { mul_ln712 { I 7 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6415 \
    name embeddings_per_node_0_0_0_0_024 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_024 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_024_dout { I 16 vector } embeddings_per_node_0_0_0_0_024_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_024_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6416 \
    name embeddings_per_node_0_0_0_0_02438 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02438 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02438_dout { I 16 vector } embeddings_per_node_0_0_0_0_02438_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02438_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6417 \
    name embeddings_per_node_0_0_0_0_02439 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02439 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02439_dout { I 16 vector } embeddings_per_node_0_0_0_0_02439_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02439_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6418 \
    name embeddings_per_node_0_0_0_0_02440 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02440 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02440_dout { I 16 vector } embeddings_per_node_0_0_0_0_02440_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02440_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6419 \
    name embeddings_per_node_0_0_0_0_02441 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02441 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02441_dout { I 16 vector } embeddings_per_node_0_0_0_0_02441_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02441_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6420 \
    name embeddings_per_node_0_0_0_0_02442 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02442 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02442_dout { I 16 vector } embeddings_per_node_0_0_0_0_02442_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02442_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6421 \
    name embeddings_per_node_0_0_0_0_02443 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02443 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02443_dout { I 16 vector } embeddings_per_node_0_0_0_0_02443_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02443_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6422 \
    name embeddings_per_node_0_0_0_0_02444 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_per_node_0_0_0_0_02444 \
    op interface \
    ports { embeddings_per_node_0_0_0_0_02444_dout { I 16 vector } embeddings_per_node_0_0_0_0_02444_empty_n { I 1 bit } embeddings_per_node_0_0_0_0_02444_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GIN_compute_graphs_flow_control_loop_pipe_sequential_init_U
set CompName GIN_compute_graphs_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GIN_compute_graphs_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


