# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:04 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins_valid[0] ins_valid[1] ins_valid[2] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs[3] outs[4] outs[5] outs[6] outs_valid index index_valid

.latch        n84 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n89 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n94 control.tehb.dataReg  0
.latch        n99 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n55
01 1
.names control.tehb.control.fullReg new_n55 ins_ready[1]
01 1
.names ins_valid[0] new_n55 new_n57
00 1
.names ins_valid[2] new_n57 new_n58
11 1
.names control.tehb.control.fullReg new_n58 ins_ready[2]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n60
11 1
.names ins_ready[1] new_n60 index
00 0
.names ins[0] index new_n62
10 1
.names ins[7] index new_n63
11 1
.names new_n62 new_n63 outs[0]
00 0
.names ins[1] index new_n65
10 1
.names ins[8] index new_n66
11 1
.names new_n65 new_n66 outs[1]
00 0
.names ins[2] index new_n68
10 1
.names ins[9] index new_n69
11 1
.names new_n68 new_n69 outs[2]
00 0
.names ins[3] index new_n71
10 1
.names ins[10] index new_n72
11 1
.names new_n71 new_n72 outs[3]
00 0
.names ins[11] index new_n74
11 1
.names ins[4] index new_n75
10 1
.names new_n74 new_n75 outs[4]
00 0
.names ins[12] index new_n77
11 1
.names ins[5] index new_n78
10 1
.names new_n77 new_n78 outs[5]
00 0
.names ins[13] index new_n80
11 1
.names ins[6] index new_n81
10 1
.names new_n80 new_n81 outs[6]
00 0
.names new_n57 new_n58 new_n83
00 1
.names new_n58 new_n83 new_n84_1
00 1
.names control.tehb.control.fullReg new_n84_1 new_n85
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n85 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n85 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n88
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n89_1
01 1
.names new_n88 new_n89_1 new_n90
00 1
.names rst new_n90 new_n91
00 1
.names new_n85 new_n91 n99
01 1
.names new_n88 n99 n84
01 0
.names new_n89_1 n99 n89
01 0
.names control.tehb.control.fullReg new_n90 new_n95
00 1
.names new_n84_1 new_n95 new_n96
01 1
.names control.tehb.dataReg new_n96 new_n97
10 1
.names new_n55 new_n96 new_n98
11 1
.names new_n97 new_n98 new_n99_1
00 1
.names rst new_n99_1 n94
00 1
.end
