// Code your design here
module dlatch(
  input en, rst, d,
  output reg q
);
  
  always @(posedge en)begin
    if(rst)
      q <= 0;
    else
      q <= d;
  end
  
endmodule