{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649555904955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649555904955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 09 21:58:24 2022 " "Processing started: Sat Apr 09 21:58:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649555904955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1649555904955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1649555904955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1649555905350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1649555905350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912305 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(96) " "Verilog HDL warning at ALU.v(96): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1649555912307 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(97) " "Verilog HDL warning at ALU.v(97): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 97 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1649555912308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(13) " "Verilog HDL information at ALU.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1649555912308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 2 2 " "Found 2 design units, including 2 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912314 ""} { "Info" "ISGN_ENTITY_NAME" "2 Chip " "Found entity 2: Chip" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912321 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BCompare.v(3) " "Verilog HDL information at BCompare.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1649555912323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcompare.v 1 1 " "Found 1 design units, including 1 entities, in source file bcompare.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCompare " "Found entity 1: BCompare" {  } { { "BCompare.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/BCompare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immextend.v 1 1 " "Found 1 design units, including 1 entities, in source file immextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "ImmExtend.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ImmExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649555912330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSelect testbench.v(19) " "Verilog HDL Implicit Net warning at testbench.v(19): created implicit net for \"PCSelect\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWEn testbench.v(20) " "Verilog HDL Implicit Net warning at testbench.v(20): created implicit net for \"RegWEn\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ImmSel testbench.v(21) " "Verilog HDL Implicit Net warning at testbench.v(21): created implicit net for \"ImmSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BrUn testbench.v(22) " "Verilog HDL Implicit Net warning at testbench.v(22): created implicit net for \"BrUn\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BEQ testbench.v(23) " "Verilog HDL Implicit Net warning at testbench.v(23): created implicit net for \"BEQ\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BLT testbench.v(24) " "Verilog HDL Implicit Net warning at testbench.v(24): created implicit net for \"BLT\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BSel testbench.v(25) " "Verilog HDL Implicit Net warning at testbench.v(25): created implicit net for \"BSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ASel testbench.v(26) " "Verilog HDL Implicit Net warning at testbench.v(26): created implicit net for \"ASel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WBSel testbench.v(28) " "Verilog HDL Implicit Net warning at testbench.v(28): created implicit net for \"WBSel\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRW testbench.v(29) " "Verilog HDL Implicit Net warning at testbench.v(29): created implicit net for \"MemRW\"" {  } { { "testbench.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/testbench.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DmemOut Datapath.v(33) " "Verilog HDL Implicit Net warning at Datapath.v(33): created implicit net for \"DmemOut\"" {  } { { "Datapath.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649555912331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1649555912356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:Imem " "Elaborating entity \"ROM\" for hierarchy \"ROM:Imem\"" {  } { { "Datapath.v" "Imem" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912358 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ROM.v(15) " "Verilog HDL Always Construct warning at ROM.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912359 "|Datapath|ROM:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage.data_a 0 ROM.v(2) " "Net \"storage.data_a\" at ROM.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1649555912359 "|Datapath|ROM:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage.waddr_a 0 ROM.v(2) " "Net \"storage.waddr_a\" at ROM.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1649555912359 "|Datapath|ROM:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage.we_a 0 ROM.v(2) " "Net \"storage.we_a\" at ROM.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1649555912359 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ROM.v(15) " "Inferred latch for \"out\[0\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912359 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ROM.v(15) " "Inferred latch for \"out\[1\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ROM.v(15) " "Inferred latch for \"out\[2\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ROM.v(15) " "Inferred latch for \"out\[3\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ROM.v(15) " "Inferred latch for \"out\[4\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ROM.v(15) " "Inferred latch for \"out\[5\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ROM.v(15) " "Inferred latch for \"out\[6\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ROM.v(15) " "Inferred latch for \"out\[7\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ROM.v(15) " "Inferred latch for \"out\[8\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ROM.v(15) " "Inferred latch for \"out\[9\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ROM.v(15) " "Inferred latch for \"out\[10\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ROM.v(15) " "Inferred latch for \"out\[11\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ROM.v(15) " "Inferred latch for \"out\[12\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ROM.v(15) " "Inferred latch for \"out\[13\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ROM.v(15) " "Inferred latch for \"out\[14\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ROM.v(15) " "Inferred latch for \"out\[15\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ROM.v(15) " "Inferred latch for \"out\[16\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ROM.v(15) " "Inferred latch for \"out\[17\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ROM.v(15) " "Inferred latch for \"out\[18\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ROM.v(15) " "Inferred latch for \"out\[19\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ROM.v(15) " "Inferred latch for \"out\[20\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ROM.v(15) " "Inferred latch for \"out\[21\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ROM.v(15) " "Inferred latch for \"out\[22\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ROM.v(15) " "Inferred latch for \"out\[23\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ROM.v(15) " "Inferred latch for \"out\[24\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ROM.v(15) " "Inferred latch for \"out\[25\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ROM.v(15) " "Inferred latch for \"out\[26\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ROM.v(15) " "Inferred latch for \"out\[27\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ROM.v(15) " "Inferred latch for \"out\[28\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ROM.v(15) " "Inferred latch for \"out\[29\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ROM.v(15) " "Inferred latch for \"out\[30\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ROM.v(15) " "Inferred latch for \"out\[31\]\" at ROM.v(15)" {  } { { "ROM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ROM.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912360 "|Datapath|ROM:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:regs " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:regs\"" {  } { { "Datapath.v" "regs" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegFile.v(15) " "Verilog HDL Always Construct warning at RegFile.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 RegFile.v(15) " "Verilog HDL Always Construct warning at RegFile.v(15): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 RegFile.v(15) " "Verilog HDL Always Construct warning at RegFile.v(15): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] RegFile.v(15) " "Inferred latch for \"out2\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] RegFile.v(15) " "Inferred latch for \"out2\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] RegFile.v(15) " "Inferred latch for \"out2\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] RegFile.v(15) " "Inferred latch for \"out2\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] RegFile.v(15) " "Inferred latch for \"out2\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] RegFile.v(15) " "Inferred latch for \"out2\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] RegFile.v(15) " "Inferred latch for \"out2\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] RegFile.v(15) " "Inferred latch for \"out2\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] RegFile.v(15) " "Inferred latch for \"out2\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] RegFile.v(15) " "Inferred latch for \"out2\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] RegFile.v(15) " "Inferred latch for \"out2\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] RegFile.v(15) " "Inferred latch for \"out2\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] RegFile.v(15) " "Inferred latch for \"out2\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] RegFile.v(15) " "Inferred latch for \"out2\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] RegFile.v(15) " "Inferred latch for \"out2\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] RegFile.v(15) " "Inferred latch for \"out2\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[16\] RegFile.v(15) " "Inferred latch for \"out2\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[17\] RegFile.v(15) " "Inferred latch for \"out2\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[18\] RegFile.v(15) " "Inferred latch for \"out2\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[19\] RegFile.v(15) " "Inferred latch for \"out2\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[20\] RegFile.v(15) " "Inferred latch for \"out2\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[21\] RegFile.v(15) " "Inferred latch for \"out2\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[22\] RegFile.v(15) " "Inferred latch for \"out2\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[23\] RegFile.v(15) " "Inferred latch for \"out2\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[24\] RegFile.v(15) " "Inferred latch for \"out2\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[25\] RegFile.v(15) " "Inferred latch for \"out2\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[26\] RegFile.v(15) " "Inferred latch for \"out2\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[27\] RegFile.v(15) " "Inferred latch for \"out2\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912367 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[28\] RegFile.v(15) " "Inferred latch for \"out2\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[29\] RegFile.v(15) " "Inferred latch for \"out2\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[30\] RegFile.v(15) " "Inferred latch for \"out2\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[31\] RegFile.v(15) " "Inferred latch for \"out2\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] RegFile.v(15) " "Inferred latch for \"out1\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] RegFile.v(15) " "Inferred latch for \"out1\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] RegFile.v(15) " "Inferred latch for \"out1\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] RegFile.v(15) " "Inferred latch for \"out1\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] RegFile.v(15) " "Inferred latch for \"out1\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] RegFile.v(15) " "Inferred latch for \"out1\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] RegFile.v(15) " "Inferred latch for \"out1\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] RegFile.v(15) " "Inferred latch for \"out1\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] RegFile.v(15) " "Inferred latch for \"out1\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] RegFile.v(15) " "Inferred latch for \"out1\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] RegFile.v(15) " "Inferred latch for \"out1\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] RegFile.v(15) " "Inferred latch for \"out1\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] RegFile.v(15) " "Inferred latch for \"out1\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] RegFile.v(15) " "Inferred latch for \"out1\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] RegFile.v(15) " "Inferred latch for \"out1\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] RegFile.v(15) " "Inferred latch for \"out1\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[16\] RegFile.v(15) " "Inferred latch for \"out1\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[17\] RegFile.v(15) " "Inferred latch for \"out1\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[18\] RegFile.v(15) " "Inferred latch for \"out1\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[19\] RegFile.v(15) " "Inferred latch for \"out1\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[20\] RegFile.v(15) " "Inferred latch for \"out1\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[21\] RegFile.v(15) " "Inferred latch for \"out1\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[22\] RegFile.v(15) " "Inferred latch for \"out1\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[23\] RegFile.v(15) " "Inferred latch for \"out1\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[24\] RegFile.v(15) " "Inferred latch for \"out1\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[25\] RegFile.v(15) " "Inferred latch for \"out1\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[26\] RegFile.v(15) " "Inferred latch for \"out1\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[27\] RegFile.v(15) " "Inferred latch for \"out1\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[28\] RegFile.v(15) " "Inferred latch for \"out1\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[29\] RegFile.v(15) " "Inferred latch for \"out1\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[30\] RegFile.v(15) " "Inferred latch for \"out1\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[31\] RegFile.v(15) " "Inferred latch for \"out1\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912368 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[0\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[0\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[1\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[1\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912369 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[2\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[2\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912370 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[3\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[3\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[4\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[4\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912371 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[5\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[5\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912372 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[6\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[6\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912373 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[7\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[7\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[8\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[8\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912374 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[9\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[9\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912375 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[10\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[10\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[11\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[11\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912376 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[12\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[12\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912377 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[13\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[13\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[14\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[14\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912378 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[15\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[15\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912379 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[16\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[16\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[17\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[17\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912380 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[18\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[18\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912381 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[19\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[19\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912382 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[20\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[20\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[21\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[21\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912383 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[22\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[22\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912384 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[23\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[23\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[24\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[24\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912385 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[25\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[25\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912386 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[26\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[26\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[27\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[27\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912387 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[28\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[28\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912388 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[29\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[29\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[30\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[30\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[0\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[0\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[1\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[1\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[2\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[2\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[3\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[3\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[4\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[4\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[5\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[5\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[6\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[6\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[7\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[7\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[8\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[8\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912389 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[9\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[9\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[10\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[10\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[11\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[11\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[12\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[12\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[13\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[13\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[14\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[14\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[15\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[15\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[16\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[16\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[17\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[17\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[18\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[18\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[19\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[19\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[20\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[20\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[21\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[21\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[22\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[22\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[23\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[23\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[24\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[24\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[25\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[25\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[26\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[26\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[27\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[27\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[28\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[28\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[29\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[29\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[30\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[30\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "steve\[31\]\[31\] RegFile.v(15) " "Inferred latch for \"steve\[31\]\[31\]\" at RegFile.v(15)" {  } { { "RegFile.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RegFile.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912390 "|Datapath|RegFile:regs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCompare BCompare:compare " "Elaborating entity \"BCompare\" for hierarchy \"BCompare:compare\"" {  } { { "Datapath.v" "compare" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cu\"" {  } { { "Datapath.v" "cu" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912393 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912393 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ImmSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912393 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrUn ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"BrUn\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912393 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSelect ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"PCSelect\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"BSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ASel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOP ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"ALUOP\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRW ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"MemRW\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WBSel ControlUnit.v(10) " "Verilog HDL Always Construct warning at ControlUnit.v(10): inferring latch(es) for variable \"WBSel\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WBSel ControlUnit.v(10) " "Inferred latch for \"WBSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRW ControlUnit.v(10) " "Inferred latch for \"MemRW\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[0\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[0\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[1\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[1\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[2\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[2\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOP\[3\] ControlUnit.v(10) " "Inferred latch for \"ALUOP\[3\]\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASel ControlUnit.v(10) " "Inferred latch for \"ASel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSel ControlUnit.v(10) " "Inferred latch for \"BSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSelect ControlUnit.v(10) " "Inferred latch for \"PCSelect\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrUn ControlUnit.v(10) " "Inferred latch for \"BrUn\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSel ControlUnit.v(10) " "Inferred latch for \"ImmSel\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn ControlUnit.v(10) " "Inferred latch for \"RegWEn\" at ControlUnit.v(10)" {  } { { "ControlUnit.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ControlUnit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912394 "|Datapath|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "Datapath.v" "pc" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:longBoi " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:longBoi\"" {  } { { "Datapath.v" "longBoi" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912399 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912400 "|Datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU.v(13) " "Verilog HDL Always Construct warning at ALU.v(13): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912400 "|Datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[0\] ALU.v(13) " "Inferred latch for \"status\[0\]\" at ALU.v(13)" {  } { { "ALU.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/ALU.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912400 "|Datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram\"" {  } { { "Datapath.v" "ram" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/Datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912401 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en RAM.v(20) " "Verilog HDL Always Construct warning at RAM.v(20): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RAM.v(20) " "Verilog HDL Always Construct warning at RAM.v(20): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RAM.v(20) " "Inferred latch for \"out\[0\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RAM.v(20) " "Inferred latch for \"out\[1\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RAM.v(20) " "Inferred latch for \"out\[2\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RAM.v(20) " "Inferred latch for \"out\[3\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RAM.v(20) " "Inferred latch for \"out\[4\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RAM.v(20) " "Inferred latch for \"out\[5\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RAM.v(20) " "Inferred latch for \"out\[6\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RAM.v(20) " "Inferred latch for \"out\[7\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RAM.v(20) " "Inferred latch for \"out\[8\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RAM.v(20) " "Inferred latch for \"out\[9\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RAM.v(20) " "Inferred latch for \"out\[10\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RAM.v(20) " "Inferred latch for \"out\[11\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RAM.v(20) " "Inferred latch for \"out\[12\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RAM.v(20) " "Inferred latch for \"out\[13\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RAM.v(20) " "Inferred latch for \"out\[14\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RAM.v(20) " "Inferred latch for \"out\[15\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RAM.v(20) " "Inferred latch for \"out\[16\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RAM.v(20) " "Inferred latch for \"out\[17\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RAM.v(20) " "Inferred latch for \"out\[18\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RAM.v(20) " "Inferred latch for \"out\[19\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RAM.v(20) " "Inferred latch for \"out\[20\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RAM.v(20) " "Inferred latch for \"out\[21\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RAM.v(20) " "Inferred latch for \"out\[22\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RAM.v(20) " "Inferred latch for \"out\[23\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RAM.v(20) " "Inferred latch for \"out\[24\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RAM.v(20) " "Inferred latch for \"out\[25\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RAM.v(20) " "Inferred latch for \"out\[26\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RAM.v(20) " "Inferred latch for \"out\[27\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RAM.v(20) " "Inferred latch for \"out\[28\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RAM.v(20) " "Inferred latch for \"out\[29\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RAM.v(20) " "Inferred latch for \"out\[30\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RAM.v(20) " "Inferred latch for \"out\[31\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[0\] RAM.v(20) " "Inferred latch for \"en\[0\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[1\] RAM.v(20) " "Inferred latch for \"en\[1\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[2\] RAM.v(20) " "Inferred latch for \"en\[2\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[3\] RAM.v(20) " "Inferred latch for \"en\[3\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[4\] RAM.v(20) " "Inferred latch for \"en\[4\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[5\] RAM.v(20) " "Inferred latch for \"en\[5\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[6\] RAM.v(20) " "Inferred latch for \"en\[6\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[7\] RAM.v(20) " "Inferred latch for \"en\[7\]\" at RAM.v(20)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912403 "|Datapath|RAM:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chip RAM:ram\|Chip:c0 " "Elaborating entity \"Chip\" for hierarchy \"RAM:ram\|Chip:c0\"" {  } { { "RAM.v" "c0" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1649555912404 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RAM.v(71) " "Verilog HDL Always Construct warning at RAM.v(71): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RAM.v(71) " "Inferred latch for \"out\[0\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RAM.v(71) " "Inferred latch for \"out\[1\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RAM.v(71) " "Inferred latch for \"out\[2\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RAM.v(71) " "Inferred latch for \"out\[3\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RAM.v(71) " "Inferred latch for \"out\[4\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] RAM.v(71) " "Inferred latch for \"out\[5\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] RAM.v(71) " "Inferred latch for \"out\[6\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] RAM.v(71) " "Inferred latch for \"out\[7\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] RAM.v(71) " "Inferred latch for \"out\[8\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] RAM.v(71) " "Inferred latch for \"out\[9\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] RAM.v(71) " "Inferred latch for \"out\[10\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] RAM.v(71) " "Inferred latch for \"out\[11\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] RAM.v(71) " "Inferred latch for \"out\[12\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] RAM.v(71) " "Inferred latch for \"out\[13\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] RAM.v(71) " "Inferred latch for \"out\[14\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] RAM.v(71) " "Inferred latch for \"out\[15\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] RAM.v(71) " "Inferred latch for \"out\[16\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] RAM.v(71) " "Inferred latch for \"out\[17\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] RAM.v(71) " "Inferred latch for \"out\[18\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] RAM.v(71) " "Inferred latch for \"out\[19\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] RAM.v(71) " "Inferred latch for \"out\[20\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] RAM.v(71) " "Inferred latch for \"out\[21\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] RAM.v(71) " "Inferred latch for \"out\[22\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] RAM.v(71) " "Inferred latch for \"out\[23\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] RAM.v(71) " "Inferred latch for \"out\[24\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] RAM.v(71) " "Inferred latch for \"out\[25\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] RAM.v(71) " "Inferred latch for \"out\[26\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912405 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] RAM.v(71) " "Inferred latch for \"out\[27\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912406 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] RAM.v(71) " "Inferred latch for \"out\[28\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912406 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] RAM.v(71) " "Inferred latch for \"out\[29\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912406 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] RAM.v(71) " "Inferred latch for \"out\[30\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912406 "|Datapath|RAM:ram|Chip:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] RAM.v(71) " "Inferred latch for \"out\[31\]\" at RAM.v(71)" {  } { { "RAM.v" "" { Text "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/RAM.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1649555912406 "|Datapath|RAM:ram|Chip:c0"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1649555912499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/sunji/Documents/CompArchRepo/CompArchCPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1649555912567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649555912574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 09 21:58:32 2022 " "Processing ended: Sat Apr 09 21:58:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649555912574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649555912574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649555912574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1649555912574 ""}
