// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_samepad_dout,
        conv3_samepad_empty_n,
        conv3_samepad_read,
        conv3_sild_din,
        conv3_sild_full_n,
        conv3_sild_write,
        mul_ln84,
        sub,
        div30_cast,
        empty,
        baseIter,
        zext_ln89,
        add_ln87,
        max_cycles,
        cycles_read_block_1,
        add80,
        cycles_write_block,
        C
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] conv3_samepad_dout;
input   conv3_samepad_empty_n;
output   conv3_samepad_read;
output  [127:0] conv3_sild_din;
input   conv3_sild_full_n;
output   conv3_sild_write;
input  [59:0] mul_ln84;
input  [31:0] sub;
input  [12:0] div30_cast;
input  [27:0] empty;
input  [31:0] baseIter;
input  [27:0] zext_ln89;
input  [31:0] add_ln87;
input  [31:0] max_cycles;
input  [27:0] cycles_read_block_1;
input  [31:0] add80;
input  [31:0] cycles_write_block;
input  [31:0] C;

reg ap_idle;
reg conv3_samepad_read;
reg conv3_sild_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln114_reg_1170;
reg   [0:0] icmp_ln114_reg_1170_pp0_iter3_reg;
reg   [0:0] and_ln157_reg_1190;
reg   [0:0] and_ln157_reg_1190_pp0_iter3_reg;
reg    ap_predicate_op206_read_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] icmp_ln114_reg_1170_pp0_iter4_reg;
reg   [0:0] icmp_ln132_reg_1174;
reg   [0:0] icmp_ln132_reg_1174_pp0_iter4_reg;
reg    ap_predicate_op231_write_state6;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln107_fu_382_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv3_samepad_blk_n;
wire    ap_block_pp0_stage0;
reg    conv3_sild_blk_n;
reg   [1:0] reg_288;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln114_reg_1170_pp0_iter2_reg;
reg   [0:0] and_ln157_reg_1190_pp0_iter2_reg;
wire   [31:0] cycles_read_block_1_cast_fu_292_p1;
reg   [31:0] cycles_read_block_1_cast_reg_1132;
wire   [31:0] zext_ln89_cast_fu_296_p1;
reg   [31:0] zext_ln89_cast_reg_1137;
wire   [31:0] p_cast_fu_300_p1;
reg   [31:0] p_cast_reg_1142;
wire   [12:0] trunc_ln110_fu_424_p1;
reg   [12:0] trunc_ln110_reg_1153;
reg   [12:0] trunc_ln110_reg_1153_pp0_iter2_reg;
wire   [12:0] trunc_ln110_3_fu_436_p1;
reg   [12:0] trunc_ln110_3_reg_1158;
reg   [12:0] trunc_ln110_3_reg_1158_pp0_iter2_reg;
wire  signed [12:0] trunc_ln110_4_fu_440_p1;
wire   [0:0] icmp_ln114_fu_444_p2;
wire   [0:0] icmp_ln132_fu_449_p2;
reg   [0:0] icmp_ln132_reg_1174_pp0_iter2_reg;
reg   [0:0] icmp_ln132_reg_1174_pp0_iter3_reg;
wire   [0:0] icmp_ln139_fu_463_p2;
reg   [0:0] icmp_ln139_reg_1178;
reg   [0:0] icmp_ln139_reg_1178_pp0_iter2_reg;
wire   [0:0] icmp_ln142_fu_482_p2;
reg   [0:0] icmp_ln142_reg_1182;
reg   [0:0] icmp_ln142_reg_1182_pp0_iter2_reg;
wire   [0:0] icmp_ln145_fu_506_p2;
reg   [0:0] icmp_ln145_reg_1186;
reg   [0:0] icmp_ln145_reg_1186_pp0_iter2_reg;
wire   [0:0] and_ln157_fu_547_p2;
wire   [0:0] icmp_ln162_fu_562_p2;
reg   [0:0] icmp_ln162_reg_1194;
reg   [0:0] icmp_ln162_reg_1194_pp0_iter2_reg;
wire   [0:0] grp_fu_266_p2;
reg   [0:0] icmp_ln165_reg_1198;
reg   [0:0] icmp_ln165_reg_1198_pp0_iter2_reg;
wire   [0:0] icmp_ln119_fu_628_p2;
reg   [0:0] icmp_ln119_reg_1202;
reg   [0:0] icmp_ln119_reg_1202_pp0_iter2_reg;
reg   [0:0] icmp_ln122_reg_1206;
reg   [0:0] icmp_ln122_reg_1206_pp0_iter2_reg;
wire   [0:0] icmp_ln178_fu_679_p2;
reg   [0:0] icmp_ln178_reg_1210;
reg   [0:0] icmp_ln178_reg_1210_pp0_iter2_reg;
reg   [0:0] icmp_ln178_reg_1210_pp0_iter3_reg;
reg   [12:0] row_buffer_address0;
reg    row_buffer_ce0;
reg    row_buffer_we0;
wire   [12:0] row_buffer_address1;
reg    row_buffer_ce1;
wire   [127:0] row_buffer_q1;
wire   [63:0] zext_ln137_1_fu_798_p1;
wire   [63:0] zext_ln160_1_fu_884_p1;
wire   [63:0] zext_ln117_1_fu_920_p1;
reg   [31:0] rep_fu_84;
wire   [31:0] rep_5_fu_700_p2;
wire    ap_loop_init;
reg   [59:0] indvar_flatten_fu_88;
wire   [59:0] add_ln107_fu_387_p2;
reg   [1:0] current_block_read_fu_92;
wire   [1:0] current_block_read_2_fu_827_p3;
wire   [1:0] current_block_read_4_fu_928_p3;
reg    ap_predicate_pred291_state5;
reg   [1:0] ap_sig_allocacmp_current_block_read_3;
reg   [31:0] k_y_fu_96;
wire   [31:0] k_y_2_fu_835_p3;
reg   [31:0] ofm_x_fu_100;
wire   [31:0] ofm_x_1_fu_500_p2;
reg   [1:0] current_block_write_fu_104;
wire   [1:0] grp_fu_282_p2;
wire   [1:0] current_block_write_4_fu_739_p3;
reg   [1:0] ap_sig_allocacmp_current_block_write_3;
reg   [31:0] count_simd_fu_108;
wire   [31:0] count_simd_1_fu_476_p2;
reg   [31:0] read_block_fu_112;
wire   [31:0] grp_fu_271_p2;
wire   [31:0] read_block_8_fu_692_p3;
reg   [31:0] ap_sig_allocacmp_read_block_7;
reg   [31:0] cnt_fu_116;
wire   [31:0] cnt_1_fu_457_p2;
reg   [31:0] counter_internal_block_fu_120;
wire   [31:0] counter_internal_block_5_fu_603_p3;
reg   [31:0] current_line_w_fu_124;
wire   [31:0] grp_fu_260_p2;
reg   [31:0] inp_fu_128;
wire   [31:0] inp_4_fu_616_p2;
wire   [31:0] inp_6_fu_684_p3;
reg   [31:0] ap_sig_allocacmp_inp_5;
reg   [31:0] current_line_simd_fu_132;
wire   [31:0] current_line_simd_2_fu_556_p2;
wire   [31:0] current_line_simd_1_fu_622_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln110_fu_411_p2;
wire   [0:0] icmp_ln157_fu_537_p2;
wire   [0:0] icmp_ln157_1_fu_542_p2;
wire   [31:0] counter_internal_block_4_fu_592_p2;
wire   [0:0] icmp_ln173_fu_598_p2;
wire   [31:0] select_ln94_fu_416_p3;
wire   [1:0] trunc_ln134_fu_757_p1;
wire   [1:0] block_read_K_fu_761_p2;
wire   [10:0] tmp_68_fu_775_p3;
wire   [12:0] tmp_67_fu_767_p3;
wire   [12:0] zext_ln137_fu_783_p1;
wire   [12:0] sub_ln137_fu_787_p2;
wire  signed [12:0] add_ln137_1_fu_793_p1;
wire   [12:0] grp_fu_940_p4;
(* use_dsp48 = "no" *) wire   [12:0] add_ln137_1_fu_793_p2;
wire   [31:0] k_y_1_fu_809_p2;
wire   [0:0] icmp_ln148_fu_815_p2;
wire   [1:0] current_block_read_1_fu_821_p2;
wire   [10:0] tmp_70_fu_861_p3;
wire   [12:0] tmp_69_fu_853_p3;
wire   [12:0] zext_ln160_fu_869_p1;
wire   [12:0] sub_ln160_fu_873_p2;
wire  signed [12:0] add_ln160_1_fu_879_p1;
wire   [12:0] grp_fu_949_p3;
(* use_dsp48 = "no" *) wire   [12:0] add_ln160_1_fu_879_p2;
wire   [10:0] tmp_66_fu_897_p3;
wire   [12:0] tmp_s_fu_889_p3;
wire   [12:0] zext_ln117_fu_905_p1;
wire   [12:0] sub_ln117_fu_909_p2;
wire  signed [12:0] add_ln117_1_fu_915_p1;
wire   [12:0] grp_fu_956_p3;
(* use_dsp48 = "no" *) wire   [12:0] add_ln117_1_fu_915_p2;
wire   [12:0] grp_fu_940_p0;
wire   [12:0] grp_fu_940_p1;
reg    grp_fu_940_ce;
reg    grp_fu_949_ce;
reg    grp_fu_956_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_829;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 rep_fu_84 = 32'd0;
#0 indvar_flatten_fu_88 = 60'd0;
#0 current_block_read_fu_92 = 2'd0;
#0 k_y_fu_96 = 32'd0;
#0 ofm_x_fu_100 = 32'd0;
#0 current_block_write_fu_104 = 2'd0;
#0 count_simd_fu_108 = 32'd0;
#0 read_block_fu_112 = 32'd0;
#0 cnt_fu_116 = 32'd0;
#0 counter_internal_block_fu_120 = 32'd0;
#0 current_line_w_fu_124 = 32'd0;
#0 inp_fu_128 = 32'd0;
#0 current_line_simd_fu_132 = 32'd0;
#0 ap_done_reg = 1'b0;
end

top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_row_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 6144 ),
    .AddressWidth( 13 ))
row_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(row_buffer_address0),
    .ce0(row_buffer_ce0),
    .we0(row_buffer_we0),
    .d0(conv3_samepad_dout),
    .address1(row_buffer_address1),
    .ce1(row_buffer_ce1),
    .q1(row_buffer_q1)
);

top_ama_addmuladd_13ns_13ns_13s_13ns_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
ama_addmuladd_13ns_13ns_13s_13ns_13_4_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_940_p0),
    .din1(grp_fu_940_p1),
    .din2(div30_cast),
    .din3(trunc_ln110_reg_1153_pp0_iter2_reg),
    .ce(grp_fu_940_ce),
    .dout(grp_fu_940_p4)
);

top_mac_muladd_13s_13s_13ns_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_13s_13s_13ns_13_4_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln110_4_fu_440_p1),
    .din1(div30_cast),
    .din2(trunc_ln110_3_reg_1158_pp0_iter2_reg),
    .ce(grp_fu_949_ce),
    .dout(grp_fu_949_p3)
);

top_mac_muladd_13s_13s_13ns_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_13s_13s_13ns_13_4_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln110_4_fu_440_p1),
    .din1(div30_cast),
    .din2(trunc_ln110_3_reg_1158_pp0_iter2_reg),
    .ce(grp_fu_956_ce),
    .dout(grp_fu_956_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln142_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln145_fu_506_p2 == 1'd1) & (icmp_ln142_fu_482_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln145_fu_506_p2 == 1'd0) & (icmp_ln142_fu_482_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        cnt_fu_116 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd0) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0))) begin
        cnt_fu_116 <= cnt_1_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln142_fu_482_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        count_simd_fu_108 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln142_fu_482_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0))) begin
        count_simd_fu_108 <= count_simd_1_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            counter_internal_block_fu_120 <= 32'd0;
        end else if ((1'b1 == ap_condition_829)) begin
            counter_internal_block_fu_120 <= counter_internal_block_5_fu_603_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            current_block_read_fu_92 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
            current_block_read_fu_92 <= current_block_read_4_fu_928_p3;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred291_state5 == 1'b1))) begin
            current_block_read_fu_92 <= current_block_read_2_fu_827_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        current_block_write_fu_104 <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        current_block_write_fu_104 <= current_block_write_4_fu_739_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_reg_1190_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln165_reg_1198_pp0_iter2_reg == 1'd1) & (icmp_ln162_reg_1194_pp0_iter2_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln122_reg_1206_pp0_iter2_reg == 1'd1) & (icmp_ln119_reg_1202_pp0_iter2_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd1)))) begin
        current_block_write_fu_104 <= grp_fu_282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1))) begin
        current_line_simd_fu_132 <= current_line_simd_1_fu_622_p2;
    end else if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln162_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        current_line_simd_fu_132 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln162_fu_562_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0))) begin
        current_line_simd_fu_132 <= current_line_simd_2_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (grp_fu_266_p2 == 1'd1) & (icmp_ln162_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        current_line_w_fu_124 <= 32'd0;
    end else if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (grp_fu_266_p2 == 1'd0) & (icmp_ln162_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0)))) begin
        current_line_w_fu_124 <= grp_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_88 <= 60'd0;
        end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_88 <= add_ln107_fu_387_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_fu_128 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inp_fu_128 <= inp_6_fu_684_p3;
    end else if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)))) begin
        inp_fu_128 <= inp_4_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            k_y_fu_96 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred291_state5 == 1'b1))) begin
            k_y_fu_96 <= k_y_2_fu_835_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln145_fu_506_p2 == 1'd1) & (icmp_ln142_fu_482_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ofm_x_fu_100 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln145_fu_506_p2 == 1'd0) & (icmp_ln142_fu_482_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln139_fu_463_p2 == 1'd1) & (icmp_ln132_fu_449_p2 == 1'd1) & (icmp_ln114_fu_444_p2 == 1'd0))) begin
        ofm_x_fu_100 <= ofm_x_1_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_fu_112 <= 32'd0;
    end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        read_block_fu_112 <= read_block_8_fu_692_p3;
    end else if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (grp_fu_266_p2 == 1'd1) & (icmp_ln162_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0)))) begin
        read_block_fu_112 <= grp_fu_271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rep_fu_84 <= 32'd0;
        end else if (((icmp_ln107_fu_382_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            rep_fu_84 <= rep_5_fu_700_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln157_reg_1190 <= and_ln157_fu_547_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cycles_read_block_1_cast_reg_1132[27 : 0] <= cycles_read_block_1_cast_fu_292_p1[27 : 0];
        icmp_ln114_reg_1170 <= icmp_ln114_fu_444_p2;
        icmp_ln119_reg_1202 <= icmp_ln119_fu_628_p2;
        icmp_ln132_reg_1174 <= icmp_ln132_fu_449_p2;
        icmp_ln139_reg_1178 <= icmp_ln139_fu_463_p2;
        icmp_ln142_reg_1182 <= icmp_ln142_fu_482_p2;
        icmp_ln145_reg_1186 <= icmp_ln145_fu_506_p2;
        icmp_ln162_reg_1194 <= icmp_ln162_fu_562_p2;
        icmp_ln178_reg_1210 <= icmp_ln178_fu_679_p2;
        p_cast_reg_1142[27 : 0] <= p_cast_fu_300_p1[27 : 0];
        trunc_ln110_3_reg_1158 <= trunc_ln110_3_fu_436_p1;
        trunc_ln110_reg_1153 <= trunc_ln110_fu_424_p1;
        zext_ln89_cast_reg_1137[27 : 0] <= zext_ln89_cast_fu_296_p1[27 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln157_reg_1190_pp0_iter2_reg <= and_ln157_reg_1190;
        and_ln157_reg_1190_pp0_iter3_reg <= and_ln157_reg_1190_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_predicate_pred291_state5 <= ((icmp_ln145_reg_1186_pp0_iter2_reg == 1'd1) & (icmp_ln142_reg_1182_pp0_iter2_reg == 1'd1) & (icmp_ln139_reg_1178_pp0_iter2_reg == 1'd1) & (icmp_ln132_reg_1174_pp0_iter2_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd0));
        icmp_ln114_reg_1170_pp0_iter2_reg <= icmp_ln114_reg_1170;
        icmp_ln114_reg_1170_pp0_iter3_reg <= icmp_ln114_reg_1170_pp0_iter2_reg;
        icmp_ln114_reg_1170_pp0_iter4_reg <= icmp_ln114_reg_1170_pp0_iter3_reg;
        icmp_ln119_reg_1202_pp0_iter2_reg <= icmp_ln119_reg_1202;
        icmp_ln122_reg_1206_pp0_iter2_reg <= icmp_ln122_reg_1206;
        icmp_ln132_reg_1174_pp0_iter2_reg <= icmp_ln132_reg_1174;
        icmp_ln132_reg_1174_pp0_iter3_reg <= icmp_ln132_reg_1174_pp0_iter2_reg;
        icmp_ln132_reg_1174_pp0_iter4_reg <= icmp_ln132_reg_1174_pp0_iter3_reg;
        icmp_ln139_reg_1178_pp0_iter2_reg <= icmp_ln139_reg_1178;
        icmp_ln142_reg_1182_pp0_iter2_reg <= icmp_ln142_reg_1182;
        icmp_ln145_reg_1186_pp0_iter2_reg <= icmp_ln145_reg_1186;
        icmp_ln162_reg_1194_pp0_iter2_reg <= icmp_ln162_reg_1194;
        icmp_ln165_reg_1198_pp0_iter2_reg <= icmp_ln165_reg_1198;
        icmp_ln178_reg_1210_pp0_iter2_reg <= icmp_ln178_reg_1210;
        icmp_ln178_reg_1210_pp0_iter3_reg <= icmp_ln178_reg_1210_pp0_iter2_reg;
        trunc_ln110_3_reg_1158_pp0_iter2_reg <= trunc_ln110_3_reg_1158;
        trunc_ln110_reg_1153_pp0_iter2_reg <= trunc_ln110_reg_1153;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln122_reg_1206 <= grp_fu_266_p2;
        icmp_ln165_reg_1198 <= grp_fu_266_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_reg_1190_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd1)))) begin
        reg_288 <= current_block_write_fu_104;
    end
end

always @ (*) begin
    if (((icmp_ln107_fu_382_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred291_state5 == 1'b1))) begin
        ap_sig_allocacmp_current_block_read_3 = current_block_read_2_fu_827_p3;
    end else begin
        ap_sig_allocacmp_current_block_read_3 = current_block_read_fu_92;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln157_reg_1190_pp0_iter2_reg) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln165_reg_1198_pp0_iter2_reg == 1'd1) & (icmp_ln162_reg_1194_pp0_iter2_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln122_reg_1206_pp0_iter2_reg == 1'd1) & (icmp_ln119_reg_1202_pp0_iter2_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter2_reg == 1'd1)))) begin
        ap_sig_allocacmp_current_block_write_3 = grp_fu_282_p2;
    end else begin
        ap_sig_allocacmp_current_block_write_3 = current_block_write_fu_104;
    end
end

always @ (*) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)))) begin
        ap_sig_allocacmp_inp_5 = inp_4_fu_616_p2;
    end else begin
        ap_sig_allocacmp_inp_5 = inp_fu_128;
    end
end

always @ (*) begin
    if ((((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln119_fu_628_p2 == 1'd1) & (grp_fu_266_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd1)) | ((icmp_ln107_fu_382_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln157_fu_547_p2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (grp_fu_266_p2 == 1'd1) & (icmp_ln162_fu_562_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_444_p2 == 1'd0)))) begin
        ap_sig_allocacmp_read_block_7 = grp_fu_271_p2;
    end else begin
        ap_sig_allocacmp_read_block_7 = read_block_fu_112;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op206_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        conv3_samepad_blk_n = conv3_samepad_empty_n;
    end else begin
        conv3_samepad_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op206_read_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        conv3_samepad_read = 1'b1;
    end else begin
        conv3_samepad_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op231_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        conv3_sild_blk_n = conv3_sild_full_n;
    end else begin
        conv3_sild_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op231_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        conv3_sild_write = 1'b1;
    end else begin
        conv3_sild_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_940_ce = 1'b1;
    end else begin
        grp_fu_940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_949_ce = 1'b1;
    end else begin
        grp_fu_949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_956_ce = 1'b1;
    end else begin
        grp_fu_956_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        if ((icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1)) begin
            row_buffer_address0 = zext_ln117_1_fu_920_p1;
        end else if (((1'd1 == and_ln157_reg_1190_pp0_iter3_reg) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd0))) begin
            row_buffer_address0 = zext_ln160_1_fu_884_p1;
        end else begin
            row_buffer_address0 = 'bx;
        end
    end else begin
        row_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_reg_1190_pp0_iter3_reg) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        row_buffer_ce0 = 1'b1;
    end else begin
        row_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        row_buffer_ce1 = 1'b1;
    end else begin
        row_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln157_reg_1190_pp0_iter3_reg) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1)))) begin
        row_buffer_we0 = 1'b1;
    end else begin
        row_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_387_p2 = (indvar_flatten_fu_88 + 60'd1);

assign add_ln117_1_fu_915_p1 = grp_fu_956_p3;

assign add_ln117_1_fu_915_p2 = ($signed(sub_ln117_fu_909_p2) + $signed(add_ln117_1_fu_915_p1));

assign add_ln137_1_fu_793_p1 = grp_fu_940_p4;

assign add_ln137_1_fu_793_p2 = ($signed(sub_ln137_fu_787_p2) + $signed(add_ln137_1_fu_793_p1));

assign add_ln160_1_fu_879_p1 = grp_fu_949_p3;

assign add_ln160_1_fu_879_p2 = ($signed(sub_ln160_fu_873_p2) + $signed(add_ln160_1_fu_879_p1));

assign and_ln157_fu_547_p2 = (icmp_ln157_fu_537_p2 & icmp_ln157_1_fu_542_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_block_state6_pp0_stage0_iter5)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (((icmp_ln114_reg_1170_pp0_iter3_reg == 1'd1) & (conv3_samepad_empty_n == 1'b0)) | ((ap_predicate_op206_read_state5 == 1'b1) & (conv3_samepad_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((ap_predicate_op231_write_state6 == 1'b1) & (conv3_sild_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_829 = ((icmp_ln107_fu_382_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln114_fu_444_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

always @ (*) begin
    ap_predicate_op206_read_state5 = ((1'd1 == and_ln157_reg_1190_pp0_iter3_reg) & (icmp_ln114_reg_1170_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op231_write_state6 = ((icmp_ln132_reg_1174_pp0_iter4_reg == 1'd1) & (icmp_ln114_reg_1170_pp0_iter4_reg == 1'd0));
end

assign block_read_K_fu_761_p2 = (current_block_read_fu_92 + trunc_ln134_fu_757_p1);

assign cnt_1_fu_457_p2 = (cnt_fu_116 + 32'd1);

assign conv3_sild_din = row_buffer_q1;

assign count_simd_1_fu_476_p2 = (count_simd_fu_108 + 32'd1);

assign counter_internal_block_4_fu_592_p2 = (counter_internal_block_fu_120 + 32'd1);

assign counter_internal_block_5_fu_603_p3 = ((icmp_ln173_fu_598_p2[0:0] == 1'b1) ? 32'd0 : counter_internal_block_4_fu_592_p2);

assign current_block_read_1_fu_821_p2 = (current_block_read_fu_92 + 2'd1);

assign current_block_read_2_fu_827_p3 = ((icmp_ln148_fu_815_p2[0:0] == 1'b1) ? current_block_read_1_fu_821_p2 : current_block_read_fu_92);

assign current_block_read_4_fu_928_p3 = ((icmp_ln178_reg_1210_pp0_iter3_reg[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_current_block_read_3);

assign current_block_write_4_fu_739_p3 = ((icmp_ln178_reg_1210_pp0_iter2_reg[0:0] == 1'b1) ? 2'd0 : ap_sig_allocacmp_current_block_write_3);

assign current_line_simd_1_fu_622_p2 = (current_line_simd_fu_132 + 32'd1);

assign current_line_simd_2_fu_556_p2 = (current_line_simd_fu_132 + 32'd1);

assign cycles_read_block_1_cast_fu_292_p1 = cycles_read_block_1;

assign grp_fu_260_p2 = (current_line_w_fu_124 + 32'd1);

assign grp_fu_266_p2 = ((grp_fu_260_p2 == add_ln87) ? 1'b1 : 1'b0);

assign grp_fu_271_p2 = (read_block_fu_112 + 32'd1);

assign grp_fu_282_p2 = (current_block_write_fu_104 + 2'd1);

assign grp_fu_940_p0 = ofm_x_fu_100[12:0];

assign grp_fu_940_p1 = cnt_fu_116[12:0];

assign icmp_ln107_fu_382_p2 = ((indvar_flatten_fu_88 == mul_ln84) ? 1'b1 : 1'b0);

assign icmp_ln110_fu_411_p2 = ((rep_fu_84 < baseIter) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_444_p2 = ((inp_fu_128 < zext_ln89_cast_reg_1137) ? 1'b1 : 1'b0);

assign icmp_ln119_fu_628_p2 = ((current_line_simd_1_fu_622_p2 == p_cast_reg_1142) ? 1'b1 : 1'b0);

assign icmp_ln132_fu_449_p2 = ((counter_internal_block_fu_120 < cycles_write_block) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_463_p2 = ((cnt_1_fu_457_p2 == C) ? 1'b1 : 1'b0);

assign icmp_ln142_fu_482_p2 = ((count_simd_1_fu_476_p2 == p_cast_reg_1142) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_506_p2 = ((ofm_x_1_fu_500_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln148_fu_815_p2 = ((k_y_1_fu_809_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln157_1_fu_542_p2 = ((read_block_fu_112 < add80) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_537_p2 = ((counter_internal_block_fu_120 < cycles_read_block_1_cast_reg_1132) ? 1'b1 : 1'b0);

assign icmp_ln162_fu_562_p2 = ((current_line_simd_2_fu_556_p2 == p_cast_reg_1142) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_598_p2 = ((counter_internal_block_4_fu_592_p2 == max_cycles) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_679_p2 = ((select_ln94_fu_416_p3 == sub) ? 1'b1 : 1'b0);

assign inp_4_fu_616_p2 = (inp_fu_128 + 32'd1);

assign inp_6_fu_684_p3 = ((icmp_ln178_fu_679_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_inp_5);

assign k_y_1_fu_809_p2 = (k_y_fu_96 + 32'd1);

assign k_y_2_fu_835_p3 = ((icmp_ln148_fu_815_p2[0:0] == 1'b1) ? 32'd0 : k_y_1_fu_809_p2);

assign ofm_x_1_fu_500_p2 = (ofm_x_fu_100 + 32'd1);

assign p_cast_fu_300_p1 = empty;

assign read_block_8_fu_692_p3 = ((icmp_ln178_fu_679_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_read_block_7);

assign rep_5_fu_700_p2 = (select_ln94_fu_416_p3 + 32'd1);

assign row_buffer_address1 = zext_ln137_1_fu_798_p1;

assign select_ln94_fu_416_p3 = ((icmp_ln110_fu_411_p2[0:0] == 1'b1) ? rep_fu_84 : 32'd0);

assign sub_ln117_fu_909_p2 = (tmp_s_fu_889_p3 - zext_ln117_fu_905_p1);

assign sub_ln137_fu_787_p2 = (tmp_67_fu_767_p3 - zext_ln137_fu_783_p1);

assign sub_ln160_fu_873_p2 = (tmp_69_fu_853_p3 - zext_ln160_fu_869_p1);

assign tmp_66_fu_897_p3 = {{reg_288}, {9'd0}};

assign tmp_67_fu_767_p3 = {{block_read_K_fu_761_p2}, {11'd0}};

assign tmp_68_fu_775_p3 = {{block_read_K_fu_761_p2}, {9'd0}};

assign tmp_69_fu_853_p3 = {{reg_288}, {11'd0}};

assign tmp_70_fu_861_p3 = {{reg_288}, {9'd0}};

assign tmp_s_fu_889_p3 = {{reg_288}, {11'd0}};

assign trunc_ln110_3_fu_436_p1 = current_line_simd_fu_132[12:0];

assign trunc_ln110_4_fu_440_p1 = current_line_w_fu_124[12:0];

assign trunc_ln110_fu_424_p1 = count_simd_fu_108[12:0];

assign trunc_ln134_fu_757_p1 = k_y_fu_96[1:0];

assign zext_ln117_1_fu_920_p1 = add_ln117_1_fu_915_p2;

assign zext_ln117_fu_905_p1 = tmp_66_fu_897_p3;

assign zext_ln137_1_fu_798_p1 = add_ln137_1_fu_793_p2;

assign zext_ln137_fu_783_p1 = tmp_68_fu_775_p3;

assign zext_ln160_1_fu_884_p1 = add_ln160_1_fu_879_p2;

assign zext_ln160_fu_869_p1 = tmp_70_fu_861_p3;

assign zext_ln89_cast_fu_296_p1 = zext_ln89;

always @ (posedge ap_clk) begin
    cycles_read_block_1_cast_reg_1132[31:28] <= 4'b0000;
    zext_ln89_cast_reg_1137[31:28] <= 4'b0000;
    p_cast_reg_1142[31:28] <= 4'b0000;
end

endmodule //top_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2
