#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Dec  3 15:33:52 2022
# Process ID: 146425
# Current directory: /media/koops/VIVADO/huah_cubed
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 2899.804 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 7701.914 ; gain = 133.223 ; free physical = 2435 ; free virtual = 5840
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'block_z_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'block_y_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'block_x_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7849.992 ; gain = 0.000 ; free physical = 1550 ; free virtual = 5222
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'block_notfloat_z_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'block_notfloat_y_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'block_notfloat_x_in' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7849.992 ; gain = 0.000 ; free physical = 1426 ; free virtual = 5128
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 144 for port 'block_x_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:49]
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 144 for port 'block_y_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:50]
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 168 for port 'block_z_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:166]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:175]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:184]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:55]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:20 ; elapsed = 00:01:11 . Memory (MB): peak = 7849.992 ; gain = 0.000 ; free physical = 2167 ; free virtual = 5055
INFO: [USF-XSim-69] 'elaborate' step finished in '72' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_intersecting_block_tb_behav -key {Behavioral:float_test:Functional:get_intersecting_block_tb} -tclbatch {get_intersecting_block_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_intersecting_block_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000 ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID RAY 10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101
VALID RAY 00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         159: BLOCK IS  256
INTERSECT_VALID i=          0: 1 AND 01000100011000010000101110000101
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         160: BLOCK IS    0
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         161: BLOCK IS  256
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7849.992 ; gain = 0.000 ; free physical = 1924 ; free virtual = 4840
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_intersecting_block_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000 ns
launch_simulation: Time (s): cpu = 00:03:39 ; elapsed = 00:01:23 . Memory (MB): peak = 7849.992 ; gain = 0.000 ; free physical = 1924 ; free virtual = 4840
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_intersecting_block_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 144 for port 'block_x_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:49]
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 144 for port 'block_y_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:50]
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 168 for port 'block_z_notfloat_in' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:166]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:175]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:184]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:55]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:14 ; elapsed = 00:01:12 . Memory (MB): peak = 7928.234 ; gain = 0.000 ; free physical = 2085 ; free virtual = 5480
INFO: [USF-XSim-69] 'elaborate' step finished in '71' seconds
launch_simulation: Time (s): cpu = 00:03:14 ; elapsed = 00:01:12 . Memory (MB): peak = 7928.234 ; gain = 0.000 ; free physical = 2085 ; free virtual = 5480
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID RAY 10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101
VALID RAY 00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         159: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 1 AND 01000100011000010000101110000101
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         160: BLOCK IS    0
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         161: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         162: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         163: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         164: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         165: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         166: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         167: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         168: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         169: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         170: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         171: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         172: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         173: BLOCK IS  256
relaunch_sim: Time (s): cpu = 00:03:23 ; elapsed = 00:01:21 . Memory (MB): peak = 7928.234 ; gain = 0.000 ; free physical = 1921 ; free virtual = 5312
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:166]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:175]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:184]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:55]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:11 ; elapsed = 00:01:08 . Memory (MB): peak = 7961.254 ; gain = 0.000 ; free physical = 4626 ; free virtual = 9430
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
launch_simulation: Time (s): cpu = 00:03:11 ; elapsed = 00:01:09 . Memory (MB): peak = 7961.254 ; gain = 0.000 ; free physical = 4626 ; free virtual = 9430
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
XY IS VALID: (   0,    0)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 256,  256)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         159: BLOCK IS  256
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 1 AND 01000100011000010000101110000101
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         160: BLOCK IS    0
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         161: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         162: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         163: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         164: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         165: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         166: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         167: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         168: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         169: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         170: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         171: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         172: BLOCK IS    1
XY IS VALID: ( 350,  350)
BLOCK FLOAT           0: 1800=01000100111000010000000000000000, 1800=01000100111000010000000000000000,   700=01000100001011110000000000000000
BLOCK FLOAT           1: 2056=01000101000000001000000000000000, 1800=01000100111000010000000000000000,   800=01000100010010000000000000000000
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         173: BLOCK IS    1
relaunch_sim: Time (s): cpu = 00:03:22 ; elapsed = 00:01:18 . Memory (MB): peak = 7961.254 ; gain = 0.000 ; free physical = 4465 ; free virtual = 9267
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_intersecting_block_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module does_ray_block_intersect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eye_to_pixel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_intersecting_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_intersecting_block_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_intersecting_block_tb
xvhdl --incr --relax -prj get_intersecting_block_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_intersecting_block_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_intersecting_block_tb_behav xil_defaultlib.get_intersecting_block_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:166]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:175]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/eye_to_pixel.sv:184]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:46]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:55]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/does_ray_block_intersect.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling module xil_defaultlib.vec_add
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling module xil_defaultlib.vec_sub
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.eye_to_pixel
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_divide
Compiling module xil_defaultlib.vec_divide
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_comp
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.vec_min
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.does_ray_block_intersect
Compiling module xil_defaultlib.get_intersecting_block_default
Compiling module xil_defaultlib.get_intersecting_block_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_intersecting_block_tb_behav
execute_script: Time (s): cpu = 00:03:03 ; elapsed = 00:01:02 . Memory (MB): peak = 7972.262 ; gain = 0.000 ; free physical = 4723 ; free virtual = 9548
INFO: [USF-XSim-69] 'elaborate' step finished in '63' seconds
launch_simulation: Time (s): cpu = 00:03:04 ; elapsed = 00:01:03 . Memory (MB): peak = 7972.262 ; gain = 0.000 ; free physical = 4723 ; free virtual = 9548
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[0].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[1].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[2].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk1[3].ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/x_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/y_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/exminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/eyminusw_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/float100_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_u/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/scale_v/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/sum_scales/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/proj_plane_point/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[0].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[1].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[2].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_min_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/block_max_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_e_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx1_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tx2_divide/divide_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/min_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/max_tx12_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmin_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/tmax_min/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_intersecting_block_tb/mod/genblk2[3].does_ray_block_intersect/intersects_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_intersecting_block_tb/mod/eye_to_pixel/dir_norm/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID RAY 10111110111111111110000000000110 10111110101111111110100000000100 00111111010001111110011100000101
VALID RAY 00000000000000000000000000000000 00111100101000111100111010100111 00111111011111111111001011100101
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         159: BLOCK IS  256
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 1 AND 01000100011000010000101110000101
INTERSECT_VALID i=          1: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         160: BLOCK IS    0
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         161: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         162: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         163: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         164: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         165: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         166: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         167: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         168: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         169: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         170: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         171: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         172: BLOCK IS    1
VALID RAY 00111110011010100011011011001110 00111100100111110111011100000100 00111111011110010010100111110110
INTERSECT_VALID i=          0: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          1: 1 AND 01000100100000000110110111110101
INTERSECT_VALID i=          2: 0 AND 00000000000000000000000000000000
INTERSECT_VALID i=          3: 0 AND 00000000000000000000000000000000
INTERSECTING         173: BLOCK IS    1
relaunch_sim: Time (s): cpu = 00:03:12 ; elapsed = 00:01:10 . Memory (MB): peak = 7972.262 ; gain = 0.000 ; free physical = 4551 ; free virtual = 9380
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  3 16:37:06 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Sat Dec  3 16:37:07 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 7984.398 ; gain = 0.000 ; free physical = 3136 ; free virtual = 6969
INFO: [Netlist 29-17] Analyzing 8477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8721.070 ; gain = 111.027 ; free physical = 2160 ; free virtual = 6043
Restored from archive | CPU: 9.510000 secs | Memory: 101.612747 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8721.070 ; gain = 111.027 ; free physical = 2160 ; free virtual = 6043
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8721.070 ; gain = 0.000 ; free physical = 2126 ; free virtual = 6051
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 8901.023 ; gain = 916.625 ; free physical = 1938 ; free virtual = 5827
open_report: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 9020.703 ; gain = 19.801 ; free physical = 1712 ; free virtual = 5620
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9214.781 ; gain = 0.000 ; free physical = 2409 ; free virtual = 6389
reset_run synth_1
INFO: [Project 1-1161] Replacing file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.srcs/utils_1/imports/synth_1/top_level.dcp with file /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/top_level.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Dec  3 17:06:09 2022] Launched synth_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/synth_1/runme.log
[Sat Dec  3 17:06:09 2022] Launched impl_1...
Run output will be captured here: /media/koops/VIVADO/huah_cubed_ip/huah_cubed_ip/huah_cubed_ip.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 17:36:16 2022...
