vendor_name = ModelSim
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.qip
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/timer/timer.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/rom/rom.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/isa.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.qip
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
source_file = 1, E:/FPGA/code/xSoc/chip_top/global_config.h
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/quartus_prime/app/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_mlg2.tdf
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/chip_top/db/altsyncram_7s91.tdf
source_file = 1, E:/FPGA/code/xSoc/chip_top/chip/chip_top/mif/output.mif
design_name = chip_top
instance = comp, \gpio_io[0]~output , gpio_io[0]~output, chip_top, 1
instance = comp, \gpio_io[1]~output , gpio_io[1]~output, chip_top, 1
instance = comp, \gpio_io[2]~output , gpio_io[2]~output, chip_top, 1
instance = comp, \gpio_io[3]~output , gpio_io[3]~output, chip_top, 1
instance = comp, \gpio_io[4]~output , gpio_io[4]~output, chip_top, 1
instance = comp, \gpio_io[5]~output , gpio_io[5]~output, chip_top, 1
instance = comp, \gpio_io[6]~output , gpio_io[6]~output, chip_top, 1
instance = comp, \gpio_io[7]~output , gpio_io[7]~output, chip_top, 1
instance = comp, \gpio_io[8]~output , gpio_io[8]~output, chip_top, 1
instance = comp, \gpio_io[9]~output , gpio_io[9]~output, chip_top, 1
instance = comp, \gpio_io[10]~output , gpio_io[10]~output, chip_top, 1
instance = comp, \gpio_io[11]~output , gpio_io[11]~output, chip_top, 1
instance = comp, \gpio_io[12]~output , gpio_io[12]~output, chip_top, 1
instance = comp, \gpio_io[13]~output , gpio_io[13]~output, chip_top, 1
instance = comp, \gpio_io[14]~output , gpio_io[14]~output, chip_top, 1
instance = comp, \gpio_io[15]~output , gpio_io[15]~output, chip_top, 1
instance = comp, \clk~input , clk~input, chip_top, 1
instance = comp, \reset~input , reset~input, chip_top, 1
instance = comp, \clk_~input , clk_~input, chip_top, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
