#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d8ae30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d8afc0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1d76ca0 .functor NOT 1, L_0x1dbcb30, C4<0>, C4<0>, C4<0>;
L_0x1dbc8e0 .functor XOR 2, L_0x1dbc7a0, L_0x1dbc840, C4<00>, C4<00>;
L_0x1dbca20 .functor XOR 2, L_0x1dbc8e0, L_0x1dbc950, C4<00>, C4<00>;
v0x1dba800_0 .net *"_ivl_10", 1 0, L_0x1dbc950;  1 drivers
v0x1dba900_0 .net *"_ivl_12", 1 0, L_0x1dbca20;  1 drivers
v0x1dba9e0_0 .net *"_ivl_2", 1 0, L_0x1dbc700;  1 drivers
v0x1dbaaa0_0 .net *"_ivl_4", 1 0, L_0x1dbc7a0;  1 drivers
v0x1dbab80_0 .net *"_ivl_6", 1 0, L_0x1dbc840;  1 drivers
v0x1dbacb0_0 .net *"_ivl_8", 1 0, L_0x1dbc8e0;  1 drivers
v0x1dbad90_0 .net "a", 0 0, v0x1db92e0_0;  1 drivers
v0x1dbae30_0 .net "b", 0 0, v0x1db9380_0;  1 drivers
v0x1dbaed0_0 .net "cin", 0 0, v0x1db9420_0;  1 drivers
v0x1dbb000_0 .var "clk", 0 0;
v0x1dbb0a0_0 .net "cout_dut", 0 0, L_0x1dbc5a0;  1 drivers
v0x1dbb140_0 .net "cout_ref", 0 0, L_0x1dbb7d0;  1 drivers
v0x1dbb1e0_0 .var/2u "stats1", 223 0;
v0x1dbb280_0 .var/2u "strobe", 0 0;
v0x1dbb320_0 .net "sum_dut", 0 0, L_0x1dbc440;  1 drivers
v0x1dbb3c0_0 .net "sum_ref", 0 0, L_0x1dbb870;  1 drivers
v0x1dbb490_0 .net "tb_match", 0 0, L_0x1dbcb30;  1 drivers
v0x1dbb530_0 .net "tb_mismatch", 0 0, L_0x1d76ca0;  1 drivers
v0x1dbb5d0_0 .net "wavedrom_enable", 0 0, v0x1db9560_0;  1 drivers
v0x1dbb6a0_0 .net "wavedrom_title", 511 0, v0x1db9650_0;  1 drivers
L_0x1dbc700 .concat [ 1 1 0 0], L_0x1dbb870, L_0x1dbb7d0;
L_0x1dbc7a0 .concat [ 1 1 0 0], L_0x1dbb870, L_0x1dbb7d0;
L_0x1dbc840 .concat [ 1 1 0 0], L_0x1dbc440, L_0x1dbc5a0;
L_0x1dbc950 .concat [ 1 1 0 0], L_0x1dbb870, L_0x1dbb7d0;
L_0x1dbcb30 .cmp/eeq 2, L_0x1dbc700, L_0x1dbca20;
S_0x1d8b150 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1d8afc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f8c43b1e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d80f10_0 .net *"_ivl_10", 0 0, L_0x7f8c43b1e060;  1 drivers
v0x1d76a50_0 .net *"_ivl_11", 1 0, L_0x1dbbbe0;  1 drivers
v0x1d76d70_0 .net *"_ivl_13", 1 0, L_0x1dbbd20;  1 drivers
L_0x7f8c43b1e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d770c0_0 .net *"_ivl_16", 0 0, L_0x7f8c43b1e0a8;  1 drivers
v0x1d77450_0 .net *"_ivl_17", 1 0, L_0x1dbbe90;  1 drivers
v0x1d777e0_0 .net *"_ivl_3", 1 0, L_0x1dbb9b0;  1 drivers
L_0x7f8c43b1e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d77b70_0 .net *"_ivl_6", 0 0, L_0x7f8c43b1e018;  1 drivers
v0x1db85c0_0 .net *"_ivl_7", 1 0, L_0x1dbba50;  1 drivers
v0x1db86a0_0 .net "a", 0 0, v0x1db92e0_0;  alias, 1 drivers
v0x1db8760_0 .net "b", 0 0, v0x1db9380_0;  alias, 1 drivers
v0x1db8820_0 .net "cin", 0 0, v0x1db9420_0;  alias, 1 drivers
v0x1db88e0_0 .net "cout", 0 0, L_0x1dbb7d0;  alias, 1 drivers
v0x1db89a0_0 .net "sum", 0 0, L_0x1dbb870;  alias, 1 drivers
L_0x1dbb7d0 .part L_0x1dbbe90, 1, 1;
L_0x1dbb870 .part L_0x1dbbe90, 0, 1;
L_0x1dbb9b0 .concat [ 1 1 0 0], v0x1db92e0_0, L_0x7f8c43b1e018;
L_0x1dbba50 .concat [ 1 1 0 0], v0x1db9380_0, L_0x7f8c43b1e060;
L_0x1dbbbe0 .arith/sum 2, L_0x1dbb9b0, L_0x1dbba50;
L_0x1dbbd20 .concat [ 1 1 0 0], v0x1db9420_0, L_0x7f8c43b1e0a8;
L_0x1dbbe90 .arith/sum 2, L_0x1dbbbe0, L_0x1dbbd20;
S_0x1db8b00 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1d8afc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1db92e0_0 .var "a", 0 0;
v0x1db9380_0 .var "b", 0 0;
v0x1db9420_0 .var "cin", 0 0;
v0x1db94c0_0 .net "clk", 0 0, v0x1dbb000_0;  1 drivers
v0x1db9560_0 .var "wavedrom_enable", 0 0;
v0x1db9650_0 .var "wavedrom_title", 511 0;
E_0x1d85160/0 .event negedge, v0x1db94c0_0;
E_0x1d85160/1 .event posedge, v0x1db94c0_0;
E_0x1d85160 .event/or E_0x1d85160/0, E_0x1d85160/1;
E_0x1d853b0 .event negedge, v0x1db94c0_0;
E_0x1d6f9f0 .event posedge, v0x1db94c0_0;
S_0x1db8de0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1db8b00;
 .timescale -12 -12;
v0x1db8fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1db90e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1db8b00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1db97b0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1d8afc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1d76ff0 .functor AND 1, v0x1db92e0_0, v0x1db9380_0, C4<1>, C4<1>;
L_0x1d77340 .functor AND 1, v0x1db92e0_0, v0x1db9420_0, C4<1>, C4<1>;
L_0x1d776d0 .functor OR 1, L_0x1d76ff0, L_0x1d77340, C4<0>, C4<0>;
L_0x1d77a60 .functor AND 1, v0x1db9380_0, v0x1db9420_0, C4<1>, C4<1>;
L_0x1d8bb30 .functor AND 1, v0x1db92e0_0, v0x1db9380_0, C4<1>, C4<1>;
L_0x1d82b50 .functor OR 1, L_0x1d77a60, L_0x1d8bb30, C4<0>, C4<0>;
L_0x1dbc1b0 .functor XOR 1, v0x1db92e0_0, v0x1db9380_0, C4<0>, C4<0>;
L_0x1dbc440 .functor XOR 1, L_0x1dbc1b0, v0x1db9420_0, C4<0>, C4<0>;
L_0x1dbc5a0 .functor OR 1, L_0x1d776d0, L_0x1d82b50, C4<0>, C4<0>;
v0x1db9a70_0 .net *"_ivl_0", 0 0, L_0x1d76ff0;  1 drivers
v0x1db9b50_0 .net *"_ivl_12", 0 0, L_0x1dbc1b0;  1 drivers
v0x1db9c30_0 .net *"_ivl_2", 0 0, L_0x1d77340;  1 drivers
v0x1db9d20_0 .net *"_ivl_6", 0 0, L_0x1d77a60;  1 drivers
v0x1db9e00_0 .net *"_ivl_8", 0 0, L_0x1d8bb30;  1 drivers
v0x1db9f30_0 .net "a", 0 0, v0x1db92e0_0;  alias, 1 drivers
v0x1dba020_0 .net "ab_or_ac", 0 0, L_0x1d776d0;  1 drivers
v0x1dba0e0_0 .net "b", 0 0, v0x1db9380_0;  alias, 1 drivers
v0x1dba1d0_0 .net "bc_or_ab", 0 0, L_0x1d82b50;  1 drivers
v0x1dba320_0 .net "cin", 0 0, v0x1db9420_0;  alias, 1 drivers
v0x1dba3c0_0 .net "cout", 0 0, L_0x1dbc5a0;  alias, 1 drivers
v0x1dba480_0 .net "sum", 0 0, L_0x1dbc440;  alias, 1 drivers
S_0x1dba5e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1d8afc0;
 .timescale -12 -12;
E_0x1d84f00 .event anyedge, v0x1dbb280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dbb280_0;
    %nor/r;
    %assign/vec4 v0x1dbb280_0, 0;
    %wait E_0x1d84f00;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1db8b00;
T_3 ;
    %wait E_0x1d6f9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d6f9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %wait E_0x1d853b0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1db90e0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d85160;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1db9420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1db9380_0, 0;
    %assign/vec4 v0x1db92e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d8afc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dbb280_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d8afc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dbb000_0;
    %inv;
    %store/vec4 v0x1dbb000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d8afc0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1db94c0_0, v0x1dbb530_0, v0x1dbad90_0, v0x1dbae30_0, v0x1dbaed0_0, v0x1dbb140_0, v0x1dbb0a0_0, v0x1dbb3c0_0, v0x1dbb320_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d8afc0;
T_7 ;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d8afc0;
T_8 ;
    %wait E_0x1d85160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbb1e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
    %load/vec4 v0x1dbb490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dbb1e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1dbb140_0;
    %load/vec4 v0x1dbb140_0;
    %load/vec4 v0x1dbb0a0_0;
    %xor;
    %load/vec4 v0x1dbb140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1dbb3c0_0;
    %load/vec4 v0x1dbb3c0_0;
    %load/vec4 v0x1dbb320_0;
    %xor;
    %load/vec4 v0x1dbb3c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1dbb1e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dbb1e0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/fadd/iter0/response7/top_module.sv";
