/*
 * stm32f407xx.h
 *
 *  Created on: May 19, 2023
 *      Author: rafae
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#define __vo volatile

/*
 * Base address of Flash and SRAM memory
 */

#define FLASH_BASEADDR					0x08000000UL	/* Base address of Flash memory */
#define SRAM1_BASEADDR					0x20000000UL 	/* Base address of SRAM1 memory */
#define SRAM2_BASEADDR					0x2001C000UL 	/* Base address of SRAM2 memory */
#define ROM_BASEADDR					0x1FFF0000UL 	/* Base address of System memory */
#define SRAM 							SRAM1_BASEADDR	/* Choose which SRAM is the main one */

/*
 * AHBx and APBx bus Peripheral base address
 */

#define PERIPH_BASEADDR						0x40000000UL
#define APB1PERIPH_BASEADDR					PERIPH_BASE
#define APB2PERIPH_BASEADDR					0x40010000UL
#define AHB1PERIPH_BASEADDR					0x40020000UL
#define AHB2PERIPH_BASEADDR					0x50000000UL

/*
 * Base addresses of peripherals which are hanging on AHB1 bus
 */

#define GPIOA_BASEADDR						(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR						(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR						(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR						(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR						(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOF_BASEADDR						(AHB1PERIPH_BASEADDR + 0x1400)
#define GPIOG_BASEADDR						(AHB1PERIPH_BASEADDR + 0x1800)
#define GPIOH_BASEADDR						(AHB1PERIPH_BASEADDR + 0x1C00)
#define GPIOI_BASEADDR						(AHB1PERIPH_BASEADDR + 0x2000)

/*
 * Base addresses of peripherals which are hanging on APB1 bus
 */

#define I2C1_BASEADDR						(APB1PERIPH_BASEADDR + 0x5400)
#define I2C2_BASEADDR						(APB1PERIPH_BASEADDR + 0x5800)
#define I2C3_BASEADDR						(APB1PERIPH_BASEADDR + 0xC400)
#define SPI2_BASEADDR						(APB1PERIPH_BASEADDR + 0x3800)
#define SPI3_BASEADDR						(APB1PERIPH_BASEADDR + 0x3C00)
#define USART2_BASEADDR						(APB1PERIPH_BASEADDR + 0x4400)
#define USART3_BASEADDR						(APB1PERIPH_BASEADDR + 0x4800)
#define UART4_BASEADDR						(APB1PERIPH_BASEADDR + 0x4C00)
#define UART5_BASEADDR						(APB1PERIPH_BASEADDR + 0x5000)

/*
 * Base address of peripherals which are hanging on APB2 bus
 */

#define SPI1_BASEADDR						(APB2PERIPH_BASEADDR + 0x3000)
#define USART1_BASEADDR						(APB2PERIPH_BASEADDR + 0x1000)
#define USART6_BASEADDR						(APB2PERIPH_BASEADDR + 0x1400)
#define EXTI_BASEADDR						(APB2PERIPH_BASEADDR + 0x3C00)
#define SYSCFG_BASEADDR						(APB2PERIPH_BASEADDR + 0x3800)


/****************************** Peripheral register definition structures **************************/

/*
 * Note: Registers of a peripheral are specific to MCU
 * e.g: Number of Registers of SPI peripheral of STM32F4x family of MCUs maybe different (more or less)
 * compared to number of register of SPI peripheral of STM32Lx or STM32F0x of MCUs
 * Check Device RM
 */

typedef struct{
	__vo uint32_t MODER;				/* GPIO port mode register */
	__vo uint32_t OTYPER;			/* GPIO port output type register */
	__vo uint32_t OSPEEDR;			/* GPIO port output speed register */
	__vo uint32_t PUPDR;				/* GPIO port pull-up/pull-down register */
	__vo uint32_t IDR;				/* GPIO port input data register */
	__vo uint32_t ODR;				/* GPIO port output data register */
	__vo uint32_t BSRR;				/* GPIO port bit set/reset register */
	__vo uint32_t LCKR;				/* GPIO port configuration lock register */
	__vo uint32_t AFR[2];			/* AFR[0]: GPIO alternate function low register */
								/* AFR[1]: GPIO alternate function high register */

} GPIO_RegDef_t;















#endif /* INC_STM32F407XX_H_ */























