

================================================================
== Vivado HLS Report for 'GEMM_3D_float2'
================================================================
* Date:           Thu Nov 28 22:08:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49185|    49185| 0.492 ms | 0.492 ms |  49185|  49185|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h5     |    49184|    49184|      3074|          -|          -|    16|    no    |
        | + l_S_j_0_j8    |     3072|     3072|        32|          -|          -|    96|    no    |
        |  ++ l_S_k_0_k8  |       30|       30|         5|          -|          -|     6|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:415]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%h5_0 = phi i5 [ 0, %0 ], [ %h5, %l_S_i_0_i9_end ]"   --->   Operation 10 'phi' 'h5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln415 = icmp eq i5 %h5_0, -16" [kernel.cpp:415]   --->   Operation 11 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%h5 = add i5 %h5_0, 1" [kernel.cpp:415]   --->   Operation 13 'add' 'h5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln415, label %4, label %l_S_i_0_i9_begin" [kernel.cpp:415]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str42) nounwind" [kernel.cpp:415]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h5_0, i3 0)" [kernel.cpp:419]   --->   Operation 16 'bitconcatenate' 'tmp_48' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln419 = zext i8 %tmp_48 to i9" [kernel.cpp:419]   --->   Operation 17 'zext' 'zext_ln419' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_49 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h5_0, i1 false)" [kernel.cpp:419]   --->   Operation 18 'bitconcatenate' 'tmp_49' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln419_1 = zext i6 %tmp_49 to i9" [kernel.cpp:419]   --->   Operation 19 'zext' 'zext_ln419_1' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln419 = sub i9 %zext_ln419, %zext_ln419_1" [kernel.cpp:419]   --->   Operation 20 'sub' 'sub_ln419' <Predicate = (!icmp_ln415)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln419 = sext i9 %sub_ln419 to i10" [kernel.cpp:419]   --->   Operation 21 'sext' 'sext_ln419' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_50 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h5_0, i7 0)" [kernel.cpp:422]   --->   Operation 22 'bitconcatenate' 'tmp_50' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_51 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h5_0, i5 0)" [kernel.cpp:422]   --->   Operation 23 'bitconcatenate' 'tmp_51' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i10 %tmp_51 to i12" [kernel.cpp:422]   --->   Operation 24 'zext' 'zext_ln422' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%sub_ln422 = sub i12 %tmp_50, %zext_ln422" [kernel.cpp:422]   --->   Operation 25 'sub' 'sub_ln422' <Predicate = (!icmp_ln415)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str43)" [kernel.cpp:416]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:417]   --->   Operation 27 'br' <Predicate = (!icmp_ln415)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:429]   --->   Operation 28 'ret' <Predicate = (icmp_ln415)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%j8_0_0 = phi i7 [ 0, %l_S_i_0_i9_begin ], [ %add_ln417, %l_S_j_0_j8_end ]" [kernel.cpp:417]   --->   Operation 29 'phi' 'j8_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.48ns)   --->   "%icmp_ln417 = icmp eq i7 %j8_0_0, -32" [kernel.cpp:417]   --->   Operation 30 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_625 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 31 'speclooptripcount' 'empty_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln417 = add i7 %j8_0_0, 1" [kernel.cpp:417]   --->   Operation 32 'add' 'add_ln417' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln417, label %l_S_i_0_i9_end, label %l_S_j_0_j8_begin" [kernel.cpp:417]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str44) nounwind" [kernel.cpp:417]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str44)" [kernel.cpp:417]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln422_1 = zext i7 %j8_0_0 to i15" [kernel.cpp:422]   --->   Operation 36 'zext' 'zext_ln422_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln422_2 = zext i7 %j8_0_0 to i12" [kernel.cpp:422]   --->   Operation 37 'zext' 'zext_ln422_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln422 = add i12 %sub_ln422, %zext_ln422_2" [kernel.cpp:422]   --->   Operation 38 'add' 'add_ln422' <Predicate = (!icmp_ln417)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln422 = sext i12 %add_ln422 to i64" [kernel.cpp:422]   --->   Operation 39 'sext' 'sext_ln422' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%v242_0_V_addr = getelementptr [1536 x i32]* %v242_0_V, i64 0, i64 %sext_ln422" [kernel.cpp:422]   --->   Operation 40 'getelementptr' 'v242_0_V_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:418]   --->   Operation 41 'br' <Predicate = (!icmp_ln417)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_624 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str43, i32 %tmp)" [kernel.cpp:427]   --->   Operation 42 'specregionend' 'empty_624' <Predicate = (icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:415]   --->   Operation 43 'br' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.69>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k8_0_0 = phi i3 [ 0, %l_S_j_0_j8_begin ], [ %add_ln418, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0 ]" [kernel.cpp:418]   --->   Operation 44 'phi' 'k8_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln418 = icmp eq i3 %k8_0_0, -2" [kernel.cpp:418]   --->   Operation 45 'icmp' 'icmp_ln418' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_627 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 46 'speclooptripcount' 'empty_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.65ns)   --->   "%add_ln418 = add i3 %k8_0_0, 1" [kernel.cpp:418]   --->   Operation 47 'add' 'add_ln418' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln418, label %l_S_j_0_j8_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0" [kernel.cpp:418]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln419_2 = zext i3 %k8_0_0 to i10" [kernel.cpp:419]   --->   Operation 49 'zext' 'zext_ln419_2' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln419 = add i10 %zext_ln419_2, %sext_ln419" [kernel.cpp:419]   --->   Operation 50 'add' 'add_ln419' <Predicate = (!icmp_ln418)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln420 = trunc i10 %add_ln419 to i8" [kernel.cpp:420]   --->   Operation 51 'trunc' 'trunc_ln420' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln420, i7 0)" [kernel.cpp:420]   --->   Operation 52 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln419, i5 0)" [kernel.cpp:420]   --->   Operation 53 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln418)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln420 = sub i15 %p_shl4_cast, %p_shl5_cast" [kernel.cpp:420]   --->   Operation 54 'sub' 'sub_ln420' <Predicate = (!icmp_ln418)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln420 = add i15 %zext_ln422_1, %sub_ln420" [kernel.cpp:420]   --->   Operation 55 'add' 'add_ln420' <Predicate = (!icmp_ln418)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_626 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str44, i32 %tmp_s)" [kernel.cpp:426]   --->   Operation 56 'specregionend' 'empty_626' <Predicate = (icmp_ln418)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:417]   --->   Operation 57 'br' <Predicate = (icmp_ln418)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln419_1 = sext i10 %add_ln419 to i64" [kernel.cpp:419]   --->   Operation 58 'sext' 'sext_ln419_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%v240_0_V_addr = getelementptr [96 x i32]* %v240_0_V, i64 0, i64 %sext_ln419_1" [kernel.cpp:419]   --->   Operation 59 'getelementptr' 'v240_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i15 %add_ln420 to i64" [kernel.cpp:420]   --->   Operation 60 'zext' 'zext_ln420' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%v241_V_addr = getelementptr [9216 x i32]* %v241_V, i64 0, i64 %zext_ln420" [kernel.cpp:420]   --->   Operation 61 'getelementptr' 'v241_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%v240_0_V_load = load i32* %v240_0_V_addr, align 4" [kernel.cpp:419]   --->   Operation 62 'load' 'v240_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%v241_V_load = load i32* %v241_V_addr, align 4" [kernel.cpp:420]   --->   Operation 63 'load' 'v241_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%v240_0_V_load = load i32* %v240_0_V_addr, align 4" [kernel.cpp:419]   --->   Operation 64 'load' 'v240_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%v241_V_load = load i32* %v241_V_addr, align 4" [kernel.cpp:420]   --->   Operation 65 'load' 'v241_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_6 : Operation 66 [2/2] (3.25ns)   --->   "%v242_0_V_load = load i32* %v242_0_V_addr, align 4" [kernel.cpp:422]   --->   Operation 66 'load' 'v242_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %v240_0_V_load to i44" [kernel.cpp:421]   --->   Operation 67 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i32 %v241_V_load to i44" [kernel.cpp:421]   --->   Operation 68 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i44 %sext_ln1118, %sext_ln1118_9" [kernel.cpp:421]   --->   Operation 69 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)" [kernel.cpp:421]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%v242_0_V_load = load i32* %v242_0_V_addr, align 4" [kernel.cpp:422]   --->   Operation 71 'load' 'v242_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str45) nounwind" [kernel.cpp:418]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (2.55ns)   --->   "%add_ln703 = add i32 %v242_0_V_load, %trunc_ln" [kernel.cpp:423]   --->   Operation 73 'add' 'add_ln703' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (3.25ns)   --->   "store i32 %add_ln703, i32* %v242_0_V_addr, align 4" [kernel.cpp:424]   --->   Operation 74 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:418]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h5') with incoming values : ('h5', kernel.cpp:415) [6]  (1.77 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'phi' operation ('h5') with incoming values : ('h5', kernel.cpp:415) [6]  (0 ns)
	'sub' operation ('sub_ln419', kernel.cpp:419) [17]  (1.92 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('j8_0_0', kernel.cpp:417) with incoming values : ('add_ln417', kernel.cpp:417) [26]  (0 ns)
	'add' operation ('add_ln417', kernel.cpp:417) [29]  (1.87 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'phi' operation ('k8_0_0', kernel.cpp:418) with incoming values : ('add_ln418', kernel.cpp:418) [41]  (0 ns)
	'add' operation ('add_ln419', kernel.cpp:419) [49]  (1.82 ns)
	'sub' operation ('sub_ln420', kernel.cpp:420) [55]  (0 ns)
	'add' operation ('add_ln420', kernel.cpp:420) [56]  (3.87 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v240_0_V_addr', kernel.cpp:419) [51]  (0 ns)
	'load' operation ('v240_0_V_load', kernel.cpp:419) on array 'v240_0_V' [59]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v240_0_V_load', kernel.cpp:419) on array 'v240_0_V' [59]  (3.25 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', kernel.cpp:421) [63]  (8.51 ns)

 <State 8>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln703', kernel.cpp:423) [66]  (2.55 ns)
	'store' operation ('store_ln424', kernel.cpp:424) of variable 'add_ln703', kernel.cpp:423 on array 'v242_0_V' [67]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
