// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_sincos (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_state8 = 37'd128;
parameter    ap_ST_fsm_state9 = 37'd256;
parameter    ap_ST_fsm_state10 = 37'd512;
parameter    ap_ST_fsm_state11 = 37'd1024;
parameter    ap_ST_fsm_state12 = 37'd2048;
parameter    ap_ST_fsm_state13 = 37'd4096;
parameter    ap_ST_fsm_state14 = 37'd8192;
parameter    ap_ST_fsm_state15 = 37'd16384;
parameter    ap_ST_fsm_state16 = 37'd32768;
parameter    ap_ST_fsm_state17 = 37'd65536;
parameter    ap_ST_fsm_state18 = 37'd131072;
parameter    ap_ST_fsm_state19 = 37'd262144;
parameter    ap_ST_fsm_state20 = 37'd524288;
parameter    ap_ST_fsm_state21 = 37'd1048576;
parameter    ap_ST_fsm_state22 = 37'd2097152;
parameter    ap_ST_fsm_state23 = 37'd4194304;
parameter    ap_ST_fsm_state24 = 37'd8388608;
parameter    ap_ST_fsm_state25 = 37'd16777216;
parameter    ap_ST_fsm_state26 = 37'd33554432;
parameter    ap_ST_fsm_state27 = 37'd67108864;
parameter    ap_ST_fsm_state28 = 37'd134217728;
parameter    ap_ST_fsm_state29 = 37'd268435456;
parameter    ap_ST_fsm_state30 = 37'd536870912;
parameter    ap_ST_fsm_state31 = 37'd1073741824;
parameter    ap_ST_fsm_state32 = 37'd2147483648;
parameter    ap_ST_fsm_state33 = 37'd4294967296;
parameter    ap_ST_fsm_state34 = 37'd8589934592;
parameter    ap_ST_fsm_state35 = 37'd17179869184;
parameter    ap_ST_fsm_state36 = 37'd34359738368;
parameter    ap_ST_fsm_state37 = 37'd68719476736;
parameter    ap_const_lv32_0 = 32'd0;








input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
output  [63:0] ap_return_0;
output  [63:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] hls_ref_4oPi_table_s_address0;
reg    hls_ref_4oPi_table_s_ce0;
wire   [255:0] hls_ref_4oPi_table_s_q0;
wire   [6:0] hls_hotbm_fourth_o_22_address0;
reg    hls_hotbm_fourth_o_22_ce0;
wire   [57:0] hls_hotbm_fourth_o_22_q0;
wire   [6:0] hls_hotbm_fourth_o_23_address0;
reg    hls_hotbm_fourth_o_23_ce0;
wire   [52:0] hls_hotbm_fourth_o_23_q0;
wire   [6:0] hls_hotbm_fourth_o_24_address0;
reg    hls_hotbm_fourth_o_24_ce0;
wire   [43:0] hls_hotbm_fourth_o_24_q0;
wire   [6:0] hls_hotbm_fourth_o_25_address0;
reg    hls_hotbm_fourth_o_25_ce0;
wire   [34:0] hls_hotbm_fourth_o_25_q0;
wire   [6:0] hls_hotbm_fourth_o_26_address0;
reg    hls_hotbm_fourth_o_26_ce0;
wire   [26:0] hls_hotbm_fourth_o_26_q0;
wire   [6:0] hls_hotbm_fourth_o_9_address0;
reg    hls_hotbm_fourth_o_9_ce0;
wire   [58:0] hls_hotbm_fourth_o_9_q0;
wire   [6:0] hls_hotbm_fourth_o_15_address0;
reg    hls_hotbm_fourth_o_15_ce0;
wire   [50:0] hls_hotbm_fourth_o_15_q0;
wire   [6:0] hls_hotbm_fourth_o_16_address0;
reg    hls_hotbm_fourth_o_16_ce0;
wire   [42:0] hls_hotbm_fourth_o_16_q0;
wire   [6:0] hls_hotbm_fourth_o_17_address0;
reg    hls_hotbm_fourth_o_17_ce0;
wire   [32:0] hls_hotbm_fourth_o_17_q0;
wire   [6:0] hls_hotbm_fourth_o_18_address0;
reg    hls_hotbm_fourth_o_18_ce0;
wire   [22:0] hls_hotbm_fourth_o_18_q0;
reg   [0:0] sin_results_sign_V_reg_2110;
wire   [10:0] loc_V_fu_398_p4;
reg   [10:0] loc_V_reg_2116;
wire   [51:0] loc_V_6_fu_408_p1;
reg   [51:0] loc_V_6_reg_2123;
wire   [0:0] closepath_fu_412_p2;
reg   [0:0] closepath_reg_2129;
wire   [10:0] expv_op_fu_418_p2;
reg   [10:0] expv_op_reg_2136;
wire    ap_CS_fsm_state2;
wire   [6:0] tmp_700_fu_445_p1;
reg   [6:0] tmp_700_reg_2146;
reg   [255:0] table_256_V_reg_2151;
wire    ap_CS_fsm_state3;
reg   [169:0] ret_V_reg_2156;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_45_fu_487_p2;
reg   [0:0] tmp_45_reg_2171;
reg   [123:0] p_Val2_59_reg_2177;
wire    ap_CS_fsm_state9;
reg   [2:0] tmp_51_i_reg_2183;
wire   [2:0] p_Val2_100_fu_512_p3;
reg   [2:0] p_Val2_100_reg_2188;
wire    ap_CS_fsm_state10;
wire   [0:0] tmp_701_fu_518_p1;
reg   [0:0] tmp_701_reg_2194;
wire   [123:0] p_Val2_i_fu_522_p2;
reg   [123:0] p_Val2_i_reg_2199;
wire   [123:0] p_Val2_61_fu_527_p3;
reg   [123:0] p_Val2_61_reg_2204;
wire    ap_CS_fsm_state11;
wire   [5:0] Mx_zeros_V_fu_576_p1;
reg   [5:0] Mx_zeros_V_reg_2209;
reg   [62:0] Mx_V_reg_2215;
wire    ap_CS_fsm_state12;
wire  signed [11:0] rhs_V_2_fu_619_p1;
reg  signed [11:0] rhs_V_2_reg_2222;
reg   [0:0] isNeg_reg_2228;
wire   [11:0] tmp_57_i_fu_631_p2;
reg   [11:0] tmp_57_i_reg_2234;
wire   [0:0] tmp_s_fu_637_p2;
reg   [0:0] tmp_s_reg_2239;
wire   [0:0] tmp_46_fu_642_p2;
reg   [0:0] tmp_46_reg_2245;
reg   [6:0] A_V_reg_2251;
wire    ap_CS_fsm_state13;
wire   [55:0] p_Val2_65_fu_687_p1;
reg   [55:0] p_Val2_65_reg_2256;
reg   [48:0] tmp_i1_reg_2262;
wire   [0:0] or_cond_69_fu_783_p2;
reg   [0:0] or_cond_69_reg_2267;
wire   [0:0] p_Result_s_70_fu_798_p3;
reg   [0:0] p_Result_s_70_reg_2273;
wire   [0:0] not_or_cond2_fu_809_p2;
reg   [0:0] not_or_cond2_reg_2278;
wire   [0:0] p_Result_104_fu_827_p2;
reg   [0:0] p_Result_104_reg_2284;
wire   [0:0] tmp_57_fu_833_p10;
reg   [0:0] tmp_57_reg_2289;
wire   [97:0] OP1_V_fu_854_p1;
reg   [97:0] OP1_V_reg_2295;
wire    ap_CS_fsm_state14;
reg   [48:0] tmp_62_i_reg_2302;
wire    ap_CS_fsm_state18;
wire   [31:0] tmp_67_i_fu_873_p1;
reg   [31:0] tmp_67_i_reg_2309;
wire   [97:0] OP2_V_fu_879_p1;
wire    ap_CS_fsm_state19;
reg   [43:0] hls_hotbm_fourth_o_39_reg_2342;
reg  signed [50:0] hls_hotbm_fourth_o_46_reg_2347;
reg  signed [42:0] hls_hotbm_fourth_o_48_reg_2352;
wire    ap_CS_fsm_state20;
reg  signed [52:0] hls_hotbm_fourth_o_37_reg_2392;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
reg   [41:0] tmp_64_i_reg_2427;
wire    ap_CS_fsm_state23;
reg   [34:0] tmp_66_i_reg_2433;
reg  signed [34:0] hls_hotbm_fourth_o_41_reg_2439;
reg  signed [26:0] hls_hotbm_fourth_o_43_reg_2444;
reg  signed [32:0] hls_hotbm_fourth_o_50_reg_2454;
reg   [22:0] hls_hotbm_fourth_o_52_reg_2459;
reg   [46:0] tmp_521_reg_2464;
wire    ap_CS_fsm_state24;
reg   [58:0] p_Val2_71_reg_2489;
reg   [53:0] tmp_13_i_reg_2494;
reg   [45:0] tmp_15_i_reg_2499;
wire    ap_CS_fsm_state25;
reg   [37:0] tmp_9_i_reg_2529;
reg   [29:0] tmp_11_i_reg_2534;
reg   [35:0] tmp_17_i_reg_2539;
reg   [25:0] tmp_522_reg_2544;
wire   [61:0] p_Val2_13_fu_1098_p2;
reg   [61:0] p_Val2_13_reg_2549;
reg   [57:0] p_Val2_69_reg_2554;
wire    ap_CS_fsm_state26;
reg   [55:0] tmp_5_i_reg_2559;
wire   [47:0] tmp60_fu_1133_p2;
reg   [47:0] tmp60_reg_2564;
wire   [61:0] r_V_fu_1150_p2;
reg   [61:0] r_V_reg_2569;
wire   [61:0] p_Val2_20_i_fu_1179_p2;
reg   [61:0] p_Val2_20_i_reg_2574;
wire    ap_CS_fsm_state27;
wire   [62:0] p_Val2_72_fu_1200_p2;
reg   [62:0] p_Val2_72_reg_2589;
wire    ap_CS_fsm_state31;
reg   [61:0] tmp_523_reg_2594;
reg   [15:0] p_Result_1_i_reg_2600;
reg   [15:0] p_Result_16_1_i_reg_2605;
reg   [15:0] p_Result_16_2_i_reg_2610;
wire   [14:0] tmp_705_fu_1246_p1;
reg   [14:0] tmp_705_reg_2615;
reg   [14:0] p_Result_1_i4_reg_2620;
reg   [15:0] p_Result_16_1_i7_reg_2625;
reg   [15:0] p_Result_16_2_i1_reg_2630;
reg   [14:0] p_Result_i2_reg_2635;
reg   [31:0] tmp_i_i2_fu_1319_p3;
reg   [31:0] tmp_i_i2_reg_2640;
wire    ap_CS_fsm_state32;
reg   [31:0] tmp_i_i_fu_1360_p3;
reg   [31:0] tmp_i_i_reg_2647;
reg   [31:0] tmp_i1_i_fu_1400_p3;
reg   [31:0] tmp_i1_i_reg_2654;
wire    ap_CS_fsm_state33;
wire   [62:0] tmp_42_i_fu_1411_p2;
reg   [62:0] tmp_42_i_reg_2661;
reg   [31:0] tmp_i1_i1_fu_1464_p3;
reg   [31:0] tmp_i1_i1_reg_2667;
reg   [31:0] tmp_i2_i1_fu_1482_p3;
reg   [31:0] tmp_i2_i1_reg_2674;
wire   [62:0] tmp_42_i1_fu_1493_p2;
reg   [62:0] tmp_42_i1_reg_2681;
wire   [0:0] tmp_46_i_fu_1499_p2;
reg   [0:0] tmp_46_i_reg_2687;
reg   [31:0] tmp_i2_i_68_fu_1533_p3;
reg   [31:0] tmp_i2_i_68_reg_2692;
wire    ap_CS_fsm_state34;
wire   [0:0] tmp_43_i_fu_1541_p2;
reg   [0:0] tmp_43_i_reg_2698;
wire   [31:0] shift_2_1_i_fu_1546_p2;
reg   [31:0] shift_2_1_i_reg_2706;
wire   [62:0] tmp_65_1_i_fu_1554_p2;
reg   [62:0] tmp_65_1_i_reg_2712;
wire   [0:0] tmp_66_1_i_fu_1559_p2;
reg   [0:0] tmp_66_1_i_reg_2718;
wire   [0:0] tmp_66_2_i_fu_1564_p2;
reg   [0:0] tmp_66_2_i_reg_2724;
reg   [31:0] tmp_i3_i1_fu_1599_p3;
reg   [31:0] tmp_i3_i1_reg_2729;
wire   [0:0] tmp_43_i1_fu_1607_p2;
reg   [0:0] tmp_43_i1_reg_2735;
wire   [31:0] shift_2_1_i1_fu_1612_p2;
reg   [31:0] shift_2_1_i1_reg_2742;
wire   [62:0] tmp_65_1_i1_fu_1620_p2;
reg   [62:0] tmp_65_1_i1_reg_2747;
wire   [0:0] tmp_66_1_i1_fu_1625_p2;
reg   [0:0] tmp_66_1_i1_reg_2753;
wire   [31:0] shift_2_2_i1_fu_1630_p2;
reg   [31:0] shift_2_2_i1_reg_2758;
wire   [0:0] sel_tmp6_i1_fu_1646_p2;
reg   [0:0] sel_tmp6_i1_reg_2764;
reg   [31:0] tmp_i3_i_fu_1681_p3;
reg   [31:0] tmp_i3_i_reg_2771;
wire    ap_CS_fsm_state35;
wire   [62:0] tmp_65_2_i_fu_1696_p2;
reg   [62:0] tmp_65_2_i_reg_2776;
wire   [31:0] shift_2_3_i_fu_1701_p2;
reg   [31:0] shift_2_3_i_reg_2782;
wire   [0:0] sel_tmp6_i_fu_1721_p2;
reg   [0:0] sel_tmp6_i_reg_2787;
wire   [0:0] or_cond_fu_1726_p2;
reg   [0:0] or_cond_reg_2793;
wire   [31:0] newSel6_fu_1732_p3;
reg   [31:0] newSel6_reg_2799;
wire   [62:0] tmp_65_2_i1_fu_1741_p2;
reg   [62:0] tmp_65_2_i1_reg_2804;
wire   [0:0] or_cond3_fu_1760_p2;
reg   [0:0] or_cond3_reg_2810;
wire   [31:0] newexp_1_fu_1793_p2;
reg   [31:0] newexp_1_reg_2815;
reg   [0:0] tmp_714_reg_2820;
wire   [51:0] p_Val2_101_fu_1902_p3;
reg   [51:0] p_Val2_101_reg_2825;
wire    ap_CS_fsm_state36;
wire   [51:0] p_Val2_102_fu_1991_p3;
reg   [51:0] p_Val2_102_reg_2830;
wire   [0:0] tmp_56_fu_2014_p2;
reg   [0:0] tmp_56_reg_2835;
wire   [10:0] ret_V_32_fu_2018_p3;
reg   [10:0] ret_V_32_reg_2841;
wire   [10:0] ret_V_34_fu_2033_p3;
reg   [10:0] ret_V_34_reg_2846;
wire   [31:0] tmp_i2_i_fu_440_p1;
wire   [63:0] p_Val2_s_fu_386_p1;
wire   [10:0] addr_V_fu_424_p3;
wire   [3:0] p_Result_i_i_fu_430_p4;
wire   [255:0] tmp_45_i_i_fu_449_p1;
wire   [255:0] r_V_7_fu_452_p2;
wire   [52:0] p_Result_108_fu_467_p3;
wire   [52:0] grp_fu_481_p0;
wire   [169:0] grp_fu_481_p1;
wire   [222:0] grp_fu_481_p2;
wire   [60:0] p_Result_i3_i_fu_532_p4;
wire   [61:0] p_Result_109_fu_542_p3;
reg   [61:0] p_Result_110_fu_550_p4;
wire   [63:0] p_Result_111_fu_560_p3;
reg   [63:0] tmp_i4_i_fu_568_p3;
wire   [10:0] tmp_i_fu_580_p2;
wire   [123:0] tmp_52_i_fu_592_p1;
wire   [123:0] p_Val2_63_fu_595_p2;
wire   [10:0] storemerge_i_fu_585_p3;
wire   [10:0] tmp_55_i_fu_610_p1;
wire   [10:0] Ex_V_fu_613_p2;
wire   [11:0] sh_assign_fu_647_p3;
wire  signed [31:0] sh_assign_3_cast_fu_652_p1;
wire   [62:0] tmp_58_i_fu_656_p1;
wire   [62:0] tmp_59_i_fu_660_p2;
wire   [62:0] tmp_60_i_fu_665_p2;
wire   [62:0] p_Val2_64_fu_670_p3;
wire   [3:0] p_Result_122_fu_701_p3;
wire   [0:0] tmp_55_fu_707_p18;
wire   [0:0] not_tmp_s_fu_787_p2;
wire   [0:0] p_Result_s_fu_792_p2;
wire   [0:0] not_or_cond2_demorga_fu_805_p2;
wire   [0:0] not_or_cond_fu_815_p2;
wire   [0:0] tmp66_fu_821_p2;
wire   [0:0] cos_results_sign_V_fu_745_p18;
wire   [48:0] grp_fu_857_p0;
wire   [48:0] grp_fu_857_p1;
wire   [97:0] grp_fu_857_p2;
wire   [48:0] grp_fu_882_p0;
wire   [48:0] grp_fu_882_p1;
wire   [48:0] grp_fu_887_p0;
wire   [48:0] grp_fu_887_p1;
wire   [43:0] grp_fu_899_p0;
wire   [48:0] grp_fu_899_p1;
wire   [55:0] grp_fu_911_p1;
wire   [48:0] grp_fu_923_p1;
wire   [55:0] grp_fu_935_p1;
wire   [97:0] grp_fu_882_p2;
wire   [97:0] grp_fu_887_p2;
wire   [92:0] grp_fu_899_p2;
wire   [41:0] grp_fu_977_p1;
wire   [34:0] grp_fu_989_p1;
wire   [106:0] grp_fu_911_p2;
wire   [91:0] grp_fu_923_p2;
wire   [41:0] grp_fu_1021_p1;
wire   [22:0] grp_fu_1033_p0;
wire   [34:0] grp_fu_1033_p1;
wire   [76:0] grp_fu_977_p2;
wire   [61:0] grp_fu_989_p2;
wire   [74:0] grp_fu_1021_p2;
wire   [57:0] grp_fu_1033_p2;
wire  signed [61:0] tmp_72_i_cast_fu_1086_p1;
wire   [61:0] p_Val2_11_fu_1059_p3;
wire  signed [61:0] tmp_74_i_cast_fu_1095_p1;
wire   [61:0] p_Val2_12_fu_1089_p2;
wire   [108:0] grp_fu_935_p2;
wire  signed [38:0] tmp_69_i_cast_fu_1120_p1;
wire  signed [38:0] p_Val2_90_cast_fu_1117_p1;
wire   [38:0] tmp59_fu_1123_p2;
wire   [47:0] tmp_7_i_fu_1114_p1;
wire  signed [47:0] tmp63_cast_fu_1129_p1;
wire  signed [61:0] tmp_76_i_cast_fu_1139_p1;
wire   [61:0] tmp_78_i_cast_fu_1147_p1;
wire   [61:0] p_Val2_14_fu_1142_p2;
wire   [60:0] p_Val2_70_fu_1156_p3;
wire  signed [61:0] p_Val2_88_cast_fu_1167_p1;
wire   [61:0] p_Val2_87_cast_fu_1163_p1;
wire   [61:0] tmp_fu_1170_p2;
wire  signed [61:0] tmp62_cast_fu_1176_p1;
wire   [62:0] grp_fu_1191_p0;
wire   [61:0] grp_fu_1191_p1;
wire  signed [62:0] p_Val2_20_i_cast_fu_1197_p1;
wire   [124:0] grp_fu_1191_p2;
wire   [16:0] tmp_i_67_fu_1290_p3;
wire   [31:0] p_Val2_73_fu_1297_p5;
reg   [31:0] p_Result_113_fu_1309_p4;
wire   [15:0] tmp_54_fu_1327_p3;
wire   [16:0] tmp_i5_fu_1334_p1;
wire   [31:0] p_Val2_81_fu_1338_p5;
reg   [31:0] p_Result_118_fu_1350_p4;
wire   [16:0] tmp_1_i_fu_1371_p3;
wire   [31:0] p_Val2_74_fu_1378_p5;
reg   [31:0] p_Result_114_fu_1390_p4;
wire   [62:0] tmp_i3_fu_1408_p1;
wire   [16:0] tmp_1_i8_fu_1416_p3;
wire   [16:0] tmp_2_i1_fu_1435_p3;
wire   [31:0] p_Val2_82_fu_1423_p5;
reg   [31:0] p_Result_119_fu_1454_p4;
wire   [31:0] p_Val2_83_fu_1442_p5;
reg   [31:0] p_Result_120_fu_1472_p4;
wire   [62:0] p_Val2_80_fu_1368_p1;
wire   [62:0] tmp_i2_fu_1490_p1;
wire   [16:0] tmp_2_i_fu_1504_p3;
wire   [31:0] p_Val2_75_fu_1511_p5;
reg   [31:0] p_Result_115_fu_1523_p4;
wire   [62:0] tmp_62_1_i_fu_1551_p1;
wire   [15:0] tmp_3_i1_fu_1570_p3;
wire   [31:0] p_Result_117_fu_1577_p5;
reg   [31:0] p_Result_121_fu_1589_p4;
wire   [62:0] tmp_62_1_i1_fu_1617_p1;
wire   [0:0] tmp_66_2_i1_fu_1635_p2;
wire   [0:0] tmp63_fu_1640_p2;
wire   [15:0] tmp_3_i_fu_1652_p3;
wire   [31:0] p_Result_112_fu_1659_p5;
reg   [31:0] p_Result_116_fu_1671_p4;
wire   [62:0] tmp_62_2_i_fu_1693_p1;
wire   [31:0] shift_2_2_i_fu_1689_p2;
wire   [0:0] sel_tmp2_i_fu_1707_p2;
wire   [0:0] tmp61_fu_1717_p2;
wire   [0:0] sel_tmp3_i_fu_1712_p2;
wire   [62:0] tmp_62_2_i1_fu_1738_p1;
wire   [0:0] sel_tmp2_i1_fu_1750_p2;
wire   [0:0] sel_tmp3_i1_fu_1755_p2;
wire   [31:0] shift_2_3_i1_fu_1746_p2;
wire   [31:0] newSel1_fu_1765_p3;
wire   [31:0] newSel2_fu_1771_p3;
wire   [11:0] tmp_44_i_fu_1784_p2;
wire  signed [31:0] tmp_44_i_cast_fu_1789_p1;
wire   [31:0] newSel4_fu_1776_p3;
wire   [62:0] tmp_62_3_i_fu_1807_p1;
wire   [31:0] newSel5_fu_1815_p3;
wire   [31:0] newSel7_fu_1820_p3;
wire   [31:0] newexp_fu_1826_p2;
wire   [62:0] tmp_65_3_i_fu_1810_p2;
wire   [51:0] tmp_708_fu_1844_p4;
wire   [51:0] tmp_709_fu_1854_p4;
wire   [51:0] tmp_711_fu_1870_p4;
wire   [51:0] tmp_712_fu_1879_p4;
wire   [51:0] tmp_710_fu_1863_p3;
wire   [51:0] tmp_713_fu_1888_p3;
wire   [0:0] tmp_706_fu_1832_p3;
wire   [51:0] tmp_526_fu_1895_p3;
wire   [10:0] tmp_707_fu_1840_p1;
wire   [62:0] tmp_62_3_i1_fu_1918_p1;
wire   [62:0] tmp_65_3_i1_fu_1921_p2;
wire   [51:0] tmp_716_fu_1933_p4;
wire   [51:0] tmp_717_fu_1943_p4;
wire   [51:0] tmp_719_fu_1959_p4;
wire   [51:0] tmp_720_fu_1968_p4;
wire   [51:0] tmp_718_fu_1952_p3;
wire   [51:0] tmp_721_fu_1977_p3;
wire   [0:0] or_cond_i_fu_1926_p2;
wire   [51:0] tmp_529_fu_1984_p3;
wire   [10:0] tmp_715_fu_1930_p1;
wire   [10:0] p_Result_3_cast_fu_2007_p3;
wire   [10:0] out_exp_V_1_fu_1999_p3;
wire   [10:0] p_Result_5_fu_2026_p3;
wire   [10:0] out_exp_V_fu_1910_p3;
wire    ap_CS_fsm_state37;
wire   [51:0] p_Result_4_cast_fu_2041_p3;
wire   [51:0] ret_V_35_fu_2054_p3;
wire   [51:0] ret_V_33_fu_2048_p3;
wire   [63:0] p_Result_123_fu_2060_p4;
wire   [63:0] p_Result_124_fu_2068_p4;
wire   [63:0] c_write_assign_in_fu_2083_p3;
wire   [63:0] s_write_assign_in_fu_2076_p3;
wire   [63:0] s_out_fu_2094_p1;
wire   [63:0] c_out_fu_2090_p1;
reg   [36:0] ap_NS_fsm;
wire   [74:0] grp_fu_1021_p10;
wire   [57:0] grp_fu_1033_p00;
wire   [57:0] grp_fu_1033_p10;
wire   [124:0] grp_fu_1191_p00;
wire   [124:0] grp_fu_1191_p10;
wire   [222:0] grp_fu_481_p00;
wire   [222:0] grp_fu_481_p10;
wire   [92:0] grp_fu_899_p00;
wire   [92:0] grp_fu_899_p10;
wire   [106:0] grp_fu_911_p10;
wire   [91:0] grp_fu_923_p10;
wire   [108:0] grp_fu_935_p10;
wire   [76:0] grp_fu_977_p10;
wire   [61:0] grp_fu_989_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
end

generic_sincos_hlcud #(
    .DataWidth( 256 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
hls_ref_4oPi_table_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_ref_4oPi_table_s_address0),
    .ce0(hls_ref_4oPi_table_s_ce0),
    .q0(hls_ref_4oPi_table_s_q0)
);

generic_sincos_hldEe #(
    .DataWidth( 58 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_22_address0),
    .ce0(hls_hotbm_fourth_o_22_ce0),
    .q0(hls_hotbm_fourth_o_22_q0)
);

generic_sincos_hleOg #(
    .DataWidth( 53 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_23_address0),
    .ce0(hls_hotbm_fourth_o_23_ce0),
    .q0(hls_hotbm_fourth_o_23_q0)
);

generic_sincos_hlfYi #(
    .DataWidth( 44 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_24_address0),
    .ce0(hls_hotbm_fourth_o_24_ce0),
    .q0(hls_hotbm_fourth_o_24_q0)
);

generic_sincos_hlg8j #(
    .DataWidth( 35 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_25_address0),
    .ce0(hls_hotbm_fourth_o_25_ce0),
    .q0(hls_hotbm_fourth_o_25_q0)
);

generic_sincos_hlhbi #(
    .DataWidth( 27 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_26_address0),
    .ce0(hls_hotbm_fourth_o_26_ce0),
    .q0(hls_hotbm_fourth_o_26_q0)
);

generic_sincos_hlibs #(
    .DataWidth( 59 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_9_address0),
    .ce0(hls_hotbm_fourth_o_9_ce0),
    .q0(hls_hotbm_fourth_o_9_q0)
);

generic_sincos_hljbC #(
    .DataWidth( 51 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_15_address0),
    .ce0(hls_hotbm_fourth_o_15_ce0),
    .q0(hls_hotbm_fourth_o_15_q0)
);

generic_sincos_hlkbM #(
    .DataWidth( 43 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_16_address0),
    .ce0(hls_hotbm_fourth_o_16_ce0),
    .q0(hls_hotbm_fourth_o_16_q0)
);

generic_sincos_hllbW #(
    .DataWidth( 33 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_17_address0),
    .ce0(hls_hotbm_fourth_o_17_ce0),
    .q0(hls_hotbm_fourth_o_17_q0)
);

generic_sincos_hlmb6 #(
    .DataWidth( 23 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
hls_hotbm_fourth_o_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hls_hotbm_fourth_o_18_address0),
    .ce0(hls_hotbm_fourth_o_18_ce0),
    .q0(hls_hotbm_fourth_o_18_q0)
);

houghTransform_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 170 ),
    .dout_WIDTH( 223 ))
houghTransform_muncg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_481_p0),
    .din1(grp_fu_481_p1),
    .ce(1'b1),
    .dout(grp_fu_481_p2)
);

houghTransform_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muocq_U5(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd1),
    .din9(1'd1),
    .din10(1'd0),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd1),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_122_fu_701_p3),
    .dout(tmp_55_fu_707_p18)
);

houghTransform_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 1 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
houghTransform_muocq_U6(
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(1'd0),
    .din17(p_Result_122_fu_701_p3),
    .dout(cos_results_sign_V_fu_745_p18)
);

houghTransform_mupcA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
houghTransform_mupcA_U7(
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd1),
    .din4(1'd0),
    .din5(1'd0),
    .din6(1'd1),
    .din7(1'd1),
    .din8(1'd0),
    .din9(p_Val2_100_reg_2188),
    .dout(tmp_57_fu_833_p10)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_857_p0),
    .din1(grp_fu_857_p1),
    .ce(1'b1),
    .dout(grp_fu_857_p2)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_882_p0),
    .din1(grp_fu_882_p1),
    .ce(1'b1),
    .dout(grp_fu_882_p2)
);

houghTransform_muqcK #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
houghTransform_muqcK_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_887_p0),
    .din1(grp_fu_887_p1),
    .ce(1'b1),
    .dout(grp_fu_887_p2)
);

houghTransform_murcU #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 93 ))
houghTransform_murcU_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_899_p0),
    .din1(grp_fu_899_p1),
    .ce(1'b1),
    .dout(grp_fu_899_p2)
);

houghTransform_musc4 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 51 ),
    .din1_WIDTH( 56 ),
    .dout_WIDTH( 107 ))
houghTransform_musc4_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_46_reg_2347),
    .din1(grp_fu_911_p1),
    .ce(1'b1),
    .dout(grp_fu_911_p2)
);

houghTransform_mutde #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 92 ))
houghTransform_mutde_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_48_reg_2352),
    .din1(grp_fu_923_p1),
    .ce(1'b1),
    .dout(grp_fu_923_p2)
);

houghTransform_muudo #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 56 ),
    .dout_WIDTH( 109 ))
houghTransform_muudo_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_37_reg_2392),
    .din1(grp_fu_935_p1),
    .ce(1'b1),
    .dout(grp_fu_935_p2)
);

houghTransform_muvdy #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 77 ))
houghTransform_muvdy_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_41_reg_2439),
    .din1(grp_fu_977_p1),
    .ce(1'b1),
    .dout(grp_fu_977_p2)
);

houghTransform_muwdI #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 62 ))
houghTransform_muwdI_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_43_reg_2444),
    .din1(grp_fu_989_p1),
    .ce(1'b1),
    .dout(grp_fu_989_p2)
);

houghTransform_muxdS #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 75 ))
houghTransform_muxdS_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(hls_hotbm_fourth_o_50_reg_2454),
    .din1(grp_fu_1021_p1),
    .ce(1'b1),
    .dout(grp_fu_1021_p2)
);

houghTransform_muyd2 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 35 ),
    .dout_WIDTH( 58 ))
houghTransform_muyd2_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1033_p0),
    .din1(grp_fu_1033_p1),
    .ce(1'b1),
    .dout(grp_fu_1033_p2)
);

houghTransform_muzec #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 63 ),
    .din1_WIDTH( 62 ),
    .dout_WIDTH( 125 ))
houghTransform_muzec_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1191_p0),
    .din1(grp_fu_1191_p1),
    .ce(1'b1),
    .dout(grp_fu_1191_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        A_V_reg_2251 <= {{p_Val2_64_fu_670_p3[62:56]}};
        not_or_cond2_reg_2278 <= not_or_cond2_fu_809_p2;
        or_cond_69_reg_2267 <= or_cond_69_fu_783_p2;
        p_Result_104_reg_2284 <= p_Result_104_fu_827_p2;
        p_Result_s_70_reg_2273 <= p_Result_s_70_fu_798_p3;
        p_Val2_65_reg_2256 <= p_Val2_65_fu_687_p1;
        tmp_57_reg_2289 <= tmp_57_fu_833_p10;
        tmp_i1_reg_2262 <= {{p_Val2_64_fu_670_p3[55:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        Mx_V_reg_2215 <= {{p_Val2_63_fu_595_p2[123:61]}};
        isNeg_reg_2228 <= Ex_V_fu_613_p2[32'd10];
        rhs_V_2_reg_2222 <= rhs_V_2_fu_619_p1;
        tmp_46_reg_2245 <= tmp_46_fu_642_p2;
        tmp_57_i_reg_2234 <= tmp_57_i_fu_631_p2;
        tmp_s_reg_2239 <= tmp_s_fu_637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        Mx_zeros_V_reg_2209 <= Mx_zeros_V_fu_576_p1;
        p_Val2_61_reg_2204 <= p_Val2_61_fu_527_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        OP1_V_reg_2295[48 : 0] <= OP1_V_fu_854_p1[48 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        closepath_reg_2129 <= closepath_fu_412_p2;
        expv_op_reg_2136 <= expv_op_fu_418_p2;
        loc_V_6_reg_2123 <= loc_V_6_fu_408_p1;
        loc_V_reg_2116 <= {{p_Val2_s_fu_386_p1[62:52]}};
        sin_results_sign_V_reg_2110 <= p_Val2_s_fu_386_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        hls_hotbm_fourth_o_37_reg_2392 <= hls_hotbm_fourth_o_23_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hls_hotbm_fourth_o_39_reg_2342 <= hls_hotbm_fourth_o_24_q0;
        hls_hotbm_fourth_o_46_reg_2347 <= hls_hotbm_fourth_o_15_q0;
        hls_hotbm_fourth_o_48_reg_2352 <= hls_hotbm_fourth_o_16_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hls_hotbm_fourth_o_41_reg_2439 <= hls_hotbm_fourth_o_25_q0;
        hls_hotbm_fourth_o_43_reg_2444 <= hls_hotbm_fourth_o_26_q0;
        hls_hotbm_fourth_o_50_reg_2454 <= hls_hotbm_fourth_o_17_q0;
        hls_hotbm_fourth_o_52_reg_2459 <= hls_hotbm_fourth_o_18_q0;
        tmp_64_i_reg_2427 <= {{grp_fu_882_p2[97:56]}};
        tmp_66_i_reg_2433 <= {{grp_fu_887_p2[97:63]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        newSel6_reg_2799 <= newSel6_fu_1732_p3;
        newexp_1_reg_2815 <= newexp_1_fu_1793_p2;
        or_cond3_reg_2810 <= or_cond3_fu_1760_p2;
        or_cond_reg_2793 <= or_cond_fu_1726_p2;
        sel_tmp6_i_reg_2787 <= sel_tmp6_i_fu_1721_p2;
        shift_2_3_i_reg_2782 <= shift_2_3_i_fu_1701_p2;
        tmp_65_2_i1_reg_2804 <= tmp_65_2_i1_fu_1741_p2;
        tmp_65_2_i_reg_2776 <= tmp_65_2_i_fu_1696_p2;
        tmp_714_reg_2820 <= newexp_1_fu_1793_p2[32'd31];
        tmp_i3_i_reg_2771 <= tmp_i3_i_fu_1681_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        p_Result_16_1_i7_reg_2625 <= {{grp_fu_1191_p2[109:94]}};
        p_Result_16_1_i_reg_2605 <= {{p_Val2_72_fu_1200_p2[46:31]}};
        p_Result_16_2_i1_reg_2630 <= {{grp_fu_1191_p2[93:78]}};
        p_Result_16_2_i_reg_2610 <= {{p_Val2_72_fu_1200_p2[30:15]}};
        p_Result_1_i4_reg_2620 <= {{grp_fu_1191_p2[124:110]}};
        p_Result_1_i_reg_2600 <= {{p_Val2_72_fu_1200_p2[62:47]}};
        p_Result_i2_reg_2635 <= {{grp_fu_1191_p2[77:63]}};
        p_Val2_72_reg_2589 <= p_Val2_72_fu_1200_p2;
        tmp_523_reg_2594 <= {{grp_fu_1191_p2[124:63]}};
        tmp_705_reg_2615 <= tmp_705_fu_1246_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_100_reg_2188 <= p_Val2_100_fu_512_p3;
        p_Val2_i_reg_2199 <= p_Val2_i_fu_522_p2;
        tmp_701_reg_2194 <= tmp_701_fu_518_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        p_Val2_101_reg_2825 <= p_Val2_101_fu_1902_p3;
        p_Val2_102_reg_2830 <= p_Val2_102_fu_1991_p3;
        ret_V_32_reg_2841 <= ret_V_32_fu_2018_p3;
        ret_V_34_reg_2846 <= ret_V_34_fu_2033_p3;
        tmp_56_reg_2835 <= tmp_56_fu_2014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        p_Val2_13_reg_2549 <= p_Val2_13_fu_1098_p2;
        tmp_11_i_reg_2534 <= {{grp_fu_989_p2[61:32]}};
        tmp_17_i_reg_2539 <= {{grp_fu_1021_p2[74:39]}};
        tmp_522_reg_2544 <= {{grp_fu_1033_p2[57:32]}};
        tmp_9_i_reg_2529 <= {{grp_fu_977_p2[76:39]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_20_i_reg_2574 <= p_Val2_20_i_fu_1179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Val2_59_reg_2177 <= {{grp_fu_481_p2[166:43]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        p_Val2_69_reg_2554 <= hls_hotbm_fourth_o_22_q0;
        r_V_reg_2569 <= r_V_fu_1150_p2;
        tmp60_reg_2564 <= tmp60_fu_1133_p2;
        tmp_5_i_reg_2559 <= {{grp_fu_935_p2[108:53]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        p_Val2_71_reg_2489 <= hls_hotbm_fourth_o_9_q0;
        tmp_13_i_reg_2494 <= {{grp_fu_911_p2[106:53]}};
        tmp_15_i_reg_2499 <= {{grp_fu_923_p2[91:46]}};
        tmp_521_reg_2464 <= {{grp_fu_899_p2[92:46]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ret_V_reg_2156 <= {{r_V_7_fu_452_p2[255:86]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        sel_tmp6_i1_reg_2764 <= sel_tmp6_i1_fu_1646_p2;
        shift_2_1_i1_reg_2742 <= shift_2_1_i1_fu_1612_p2;
        shift_2_1_i_reg_2706 <= shift_2_1_i_fu_1546_p2;
        shift_2_2_i1_reg_2758 <= shift_2_2_i1_fu_1630_p2;
        tmp_43_i1_reg_2735 <= tmp_43_i1_fu_1607_p2;
        tmp_43_i_reg_2698 <= tmp_43_i_fu_1541_p2;
        tmp_65_1_i1_reg_2747 <= tmp_65_1_i1_fu_1620_p2;
        tmp_65_1_i_reg_2712 <= tmp_65_1_i_fu_1554_p2;
        tmp_66_1_i1_reg_2753 <= tmp_66_1_i1_fu_1625_p2;
        tmp_66_1_i_reg_2718 <= tmp_66_1_i_fu_1559_p2;
        tmp_66_2_i_reg_2724 <= tmp_66_2_i_fu_1564_p2;
        tmp_i2_i_68_reg_2692 <= tmp_i2_i_68_fu_1533_p3;
        tmp_i3_i1_reg_2729 <= tmp_i3_i1_fu_1599_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        table_256_V_reg_2151 <= hls_ref_4oPi_table_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        tmp_42_i1_reg_2681 <= tmp_42_i1_fu_1493_p2;
        tmp_42_i_reg_2661 <= tmp_42_i_fu_1411_p2;
        tmp_46_i_reg_2687 <= tmp_46_i_fu_1499_p2;
        tmp_i1_i1_reg_2667 <= tmp_i1_i1_fu_1464_p3;
        tmp_i1_i_reg_2654 <= tmp_i1_i_fu_1400_p3;
        tmp_i2_i1_reg_2674 <= tmp_i2_i1_fu_1482_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_45_reg_2171 <= tmp_45_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (closepath_reg_2129 == 1'd0))) begin
        tmp_51_i_reg_2183 <= {{grp_fu_481_p2[169:167]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_62_i_reg_2302 <= {{grp_fu_857_p2[97:49]}};
        tmp_67_i_reg_2309[6 : 0] <= tmp_67_i_fu_873_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_700_reg_2146 <= tmp_700_fu_445_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        tmp_i_i2_reg_2640 <= tmp_i_i2_fu_1319_p3;
        tmp_i_i_reg_2647 <= tmp_i_i_fu_1360_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state37))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_15_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_16_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_17_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_18_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        hls_hotbm_fourth_o_22_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        hls_hotbm_fourth_o_23_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        hls_hotbm_fourth_o_24_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_25_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        hls_hotbm_fourth_o_26_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        hls_hotbm_fourth_o_9_ce0 = 1'b1;
    end else begin
        hls_hotbm_fourth_o_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        hls_ref_4oPi_table_s_ce0 = 1'b1;
    end else begin
        hls_ref_4oPi_table_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ex_V_fu_613_p2 = (storemerge_i_fu_585_p3 - tmp_55_i_fu_610_p1);

assign Mx_zeros_V_fu_576_p1 = tmp_i4_i_fu_568_p3[5:0];

assign OP1_V_fu_854_p1 = tmp_i1_reg_2262;

assign OP2_V_fu_879_p1 = tmp_62_i_reg_2302;

assign addr_V_fu_424_p3 = ((closepath_reg_2129[0:0] === 1'b1) ? 11'd74 : expv_op_reg_2136);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return_0 = s_out_fu_2094_p1;

assign ap_return_1 = c_out_fu_2090_p1;

assign c_out_fu_2090_p1 = c_write_assign_in_fu_2083_p3;

assign c_write_assign_in_fu_2083_p3 = ((tmp_57_reg_2289[0:0] === 1'b1) ? p_Result_124_fu_2068_p4 : p_Result_123_fu_2060_p4);

assign closepath_fu_412_p2 = ((loc_V_fu_398_p4 < 11'd1022) ? 1'b1 : 1'b0);

assign expv_op_fu_418_p2 = ($signed(11'd1101) + $signed(loc_V_fu_398_p4));

assign grp_fu_1021_p1 = grp_fu_1021_p10;

assign grp_fu_1021_p10 = tmp_64_i_reg_2427;

assign grp_fu_1033_p0 = grp_fu_1033_p00;

assign grp_fu_1033_p00 = hls_hotbm_fourth_o_52_reg_2459;

assign grp_fu_1033_p1 = grp_fu_1033_p10;

assign grp_fu_1033_p10 = tmp_66_i_reg_2433;

assign grp_fu_1191_p0 = grp_fu_1191_p00;

assign grp_fu_1191_p00 = Mx_V_reg_2215;

assign grp_fu_1191_p1 = grp_fu_1191_p10;

assign grp_fu_1191_p10 = r_V_reg_2569;

assign grp_fu_481_p0 = grp_fu_481_p00;

assign grp_fu_481_p00 = p_Result_108_fu_467_p3;

assign grp_fu_481_p1 = grp_fu_481_p10;

assign grp_fu_481_p10 = ret_V_reg_2156;

assign grp_fu_857_p0 = OP1_V_fu_854_p1;

assign grp_fu_857_p1 = OP1_V_fu_854_p1;

assign grp_fu_882_p0 = OP1_V_reg_2295;

assign grp_fu_882_p1 = OP2_V_fu_879_p1;

assign grp_fu_887_p0 = OP2_V_fu_879_p1;

assign grp_fu_887_p1 = OP2_V_fu_879_p1;

assign grp_fu_899_p0 = grp_fu_899_p00;

assign grp_fu_899_p00 = hls_hotbm_fourth_o_39_reg_2342;

assign grp_fu_899_p1 = grp_fu_899_p10;

assign grp_fu_899_p10 = tmp_62_i_reg_2302;

assign grp_fu_911_p1 = grp_fu_911_p10;

assign grp_fu_911_p10 = p_Val2_65_reg_2256;

assign grp_fu_923_p1 = grp_fu_923_p10;

assign grp_fu_923_p10 = tmp_62_i_reg_2302;

assign grp_fu_935_p1 = grp_fu_935_p10;

assign grp_fu_935_p10 = p_Val2_65_reg_2256;

assign grp_fu_977_p1 = grp_fu_977_p10;

assign grp_fu_977_p10 = tmp_64_i_reg_2427;

assign grp_fu_989_p1 = grp_fu_989_p10;

assign grp_fu_989_p10 = tmp_66_i_reg_2433;

assign hls_hotbm_fourth_o_15_address0 = tmp_67_i_fu_873_p1;

assign hls_hotbm_fourth_o_16_address0 = tmp_67_i_fu_873_p1;

assign hls_hotbm_fourth_o_17_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_18_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_22_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_23_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_24_address0 = tmp_67_i_fu_873_p1;

assign hls_hotbm_fourth_o_25_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_26_address0 = tmp_67_i_reg_2309;

assign hls_hotbm_fourth_o_9_address0 = tmp_67_i_reg_2309;

assign hls_ref_4oPi_table_s_address0 = tmp_i2_i_fu_440_p1;

assign loc_V_6_fu_408_p1 = p_Val2_s_fu_386_p1[51:0];

assign loc_V_fu_398_p4 = {{p_Val2_s_fu_386_p1[62:52]}};

assign newSel1_fu_1765_p3 = ((sel_tmp6_i1_reg_2764[0:0] === 1'b1) ? shift_2_3_i1_fu_1746_p2 : shift_2_1_i1_reg_2742);

assign newSel2_fu_1771_p3 = ((tmp_43_i1_reg_2735[0:0] === 1'b1) ? shift_2_2_i1_reg_2758 : tmp_i_i_reg_2647);

assign newSel4_fu_1776_p3 = ((or_cond3_fu_1760_p2[0:0] === 1'b1) ? newSel1_fu_1765_p3 : newSel2_fu_1771_p3);

assign newSel5_fu_1815_p3 = ((sel_tmp6_i_reg_2787[0:0] === 1'b1) ? shift_2_3_i_reg_2782 : shift_2_1_i_reg_2706);

assign newSel6_fu_1732_p3 = ((tmp_43_i_reg_2698[0:0] === 1'b1) ? shift_2_2_i_fu_1689_p2 : tmp_i_i2_reg_2640);

assign newSel7_fu_1820_p3 = ((or_cond_reg_2793[0:0] === 1'b1) ? newSel5_fu_1815_p3 : newSel6_reg_2799);

assign newexp_1_fu_1793_p2 = ($signed(tmp_44_i_cast_fu_1789_p1) - $signed(newSel4_fu_1776_p3));

assign newexp_fu_1826_p2 = (32'd1023 - newSel7_fu_1820_p3);

assign not_or_cond2_demorga_fu_805_p2 = (tmp_s_reg_2239 & tmp_45_reg_2171);

assign not_or_cond2_fu_809_p2 = (not_or_cond2_demorga_fu_805_p2 ^ 1'd1);

assign not_or_cond_fu_815_p2 = (or_cond_69_fu_783_p2 ^ 1'd1);

assign not_tmp_s_fu_787_p2 = (tmp_46_reg_2245 ^ 1'd1);

assign or_cond3_fu_1760_p2 = (sel_tmp6_i1_reg_2764 | sel_tmp3_i1_fu_1755_p2);

assign or_cond_69_fu_783_p2 = (tmp_s_reg_2239 & tmp_45_reg_2171);

assign or_cond_fu_1726_p2 = (sel_tmp6_i_fu_1721_p2 | sel_tmp3_i_fu_1712_p2);

assign or_cond_i_fu_1926_p2 = (tmp_714_reg_2820 | tmp_46_i_reg_2687);

assign out_exp_V_1_fu_1999_p3 = ((or_cond_i_fu_1926_p2[0:0] === 1'b1) ? 11'd0 : tmp_715_fu_1930_p1);

assign out_exp_V_fu_1910_p3 = ((tmp_706_fu_1832_p3[0:0] === 1'b1) ? 11'd0 : tmp_707_fu_1840_p1);

assign p_Result_104_fu_827_p2 = (tmp66_fu_821_p2 & cos_results_sign_V_fu_745_p18);

assign p_Result_108_fu_467_p3 = {{1'd1}, {loc_V_6_reg_2123}};

assign p_Result_109_fu_542_p3 = {{p_Result_i3_i_fu_532_p4}, {1'd1}};

integer ap_tvar_int_0;

always @ (p_Result_109_fu_542_p3) begin
    for (ap_tvar_int_0 = 62 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 61 - 0) begin
            p_Result_110_fu_550_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_110_fu_550_p4[ap_tvar_int_0] = p_Result_109_fu_542_p3[61 - ap_tvar_int_0];
        end
    end
end

assign p_Result_111_fu_560_p3 = {{2'd3}, {p_Result_110_fu_550_p4}};

assign p_Result_112_fu_1659_p5 = {{tmp_3_i_fu_1652_p3}, {ap_const_lv32_0[15:0]}};

integer ap_tvar_int_1;

always @ (p_Val2_73_fu_1297_p5) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_113_fu_1309_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_113_fu_1309_p4[ap_tvar_int_1] = p_Val2_73_fu_1297_p5[31 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (p_Val2_74_fu_1378_p5) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_114_fu_1390_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_114_fu_1390_p4[ap_tvar_int_2] = p_Val2_74_fu_1378_p5[31 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (p_Val2_75_fu_1511_p5) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_115_fu_1523_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_115_fu_1523_p4[ap_tvar_int_3] = p_Val2_75_fu_1511_p5[31 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (p_Result_112_fu_1659_p5) begin
    for (ap_tvar_int_4 = 32 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 31 - 0) begin
            p_Result_116_fu_1671_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_116_fu_1671_p4[ap_tvar_int_4] = p_Result_112_fu_1659_p5[31 - ap_tvar_int_4];
        end
    end
end

assign p_Result_117_fu_1577_p5 = {{tmp_3_i1_fu_1570_p3}, {ap_const_lv32_0[15:0]}};

integer ap_tvar_int_5;

always @ (p_Val2_81_fu_1338_p5) begin
    for (ap_tvar_int_5 = 32 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 31 - 0) begin
            p_Result_118_fu_1350_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_118_fu_1350_p4[ap_tvar_int_5] = p_Val2_81_fu_1338_p5[31 - ap_tvar_int_5];
        end
    end
end

integer ap_tvar_int_6;

always @ (p_Val2_82_fu_1423_p5) begin
    for (ap_tvar_int_6 = 32 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 31 - 0) begin
            p_Result_119_fu_1454_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_119_fu_1454_p4[ap_tvar_int_6] = p_Val2_82_fu_1423_p5[31 - ap_tvar_int_6];
        end
    end
end

integer ap_tvar_int_7;

always @ (p_Val2_83_fu_1442_p5) begin
    for (ap_tvar_int_7 = 32 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 31 - 0) begin
            p_Result_120_fu_1472_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_120_fu_1472_p4[ap_tvar_int_7] = p_Val2_83_fu_1442_p5[31 - ap_tvar_int_7];
        end
    end
end

integer ap_tvar_int_8;

always @ (p_Result_117_fu_1577_p5) begin
    for (ap_tvar_int_8 = 32 - 1; ap_tvar_int_8 >= 0; ap_tvar_int_8 = ap_tvar_int_8 - 1) begin
        if (ap_tvar_int_8 > 31 - 0) begin
            p_Result_121_fu_1589_p4[ap_tvar_int_8] = 1'b0;
        end else begin
            p_Result_121_fu_1589_p4[ap_tvar_int_8] = p_Result_117_fu_1577_p5[31 - ap_tvar_int_8];
        end
    end
end

assign p_Result_122_fu_701_p3 = {{sin_results_sign_V_reg_2110}, {p_Val2_100_reg_2188}};

assign p_Result_123_fu_2060_p4 = {{{p_Result_104_reg_2284}, {ret_V_34_reg_2846}}, {ret_V_35_fu_2054_p3}};

assign p_Result_124_fu_2068_p4 = {{{p_Result_s_70_reg_2273}, {ret_V_32_reg_2841}}, {ret_V_33_fu_2048_p3}};

assign p_Result_3_cast_fu_2007_p3 = ((not_or_cond2_reg_2278[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_Result_4_cast_fu_2041_p3 = ((not_or_cond2_reg_2278[0:0] === 1'b1) ? 52'd4503599627370495 : 52'd0);

assign p_Result_5_fu_2026_p3 = ((or_cond_69_reg_2267[0:0] === 1'b1) ? 11'd1023 : 11'd2047);

assign p_Result_i3_i_fu_532_p4 = {{p_Val2_61_fu_527_p3[123:63]}};

assign p_Result_i_i_fu_430_p4 = {{addr_V_fu_424_p3[10:7]}};

assign p_Result_s_70_fu_798_p3 = ((or_cond_69_fu_783_p2[0:0] === 1'b1) ? sin_results_sign_V_reg_2110 : p_Result_s_fu_792_p2);

assign p_Result_s_fu_792_p2 = (tmp_55_fu_707_p18 & not_tmp_s_fu_787_p2);

assign p_Val2_100_fu_512_p3 = ((closepath_reg_2129[0:0] === 1'b1) ? 3'd0 : tmp_51_i_reg_2183);

assign p_Val2_101_fu_1902_p3 = ((tmp_706_fu_1832_p3[0:0] === 1'b1) ? 52'd0 : tmp_526_fu_1895_p3);

assign p_Val2_102_fu_1991_p3 = ((or_cond_i_fu_1926_p2[0:0] === 1'b1) ? 52'd0 : tmp_529_fu_1984_p3);

assign p_Val2_11_fu_1059_p3 = {{p_Val2_71_reg_2489}, {3'd0}};

assign p_Val2_12_fu_1089_p2 = ($signed(tmp_72_i_cast_fu_1086_p1) + $signed(p_Val2_11_fu_1059_p3));

assign p_Val2_13_fu_1098_p2 = ($signed(tmp_74_i_cast_fu_1095_p1) + $signed(p_Val2_12_fu_1089_p2));

assign p_Val2_14_fu_1142_p2 = ($signed(tmp_76_i_cast_fu_1139_p1) + $signed(p_Val2_13_reg_2549));

assign p_Val2_20_i_cast_fu_1197_p1 = $signed(p_Val2_20_i_reg_2574);

assign p_Val2_20_i_fu_1179_p2 = ($signed(tmp_fu_1170_p2) + $signed(tmp62_cast_fu_1176_p1));

assign p_Val2_61_fu_527_p3 = ((tmp_701_reg_2194[0:0] === 1'b1) ? p_Val2_i_reg_2199 : p_Val2_59_reg_2177);

assign p_Val2_63_fu_595_p2 = p_Val2_61_reg_2204 << tmp_52_i_fu_592_p1;

assign p_Val2_64_fu_670_p3 = ((isNeg_reg_2228[0:0] === 1'b1) ? tmp_59_i_fu_660_p2 : tmp_60_i_fu_665_p2);

assign p_Val2_65_fu_687_p1 = p_Val2_64_fu_670_p3[55:0];

assign p_Val2_70_fu_1156_p3 = {{p_Val2_69_reg_2554}, {3'd0}};

assign p_Val2_72_fu_1200_p2 = ($signed(63'd4611686018427387904) - $signed(p_Val2_20_i_cast_fu_1197_p1));

assign p_Val2_73_fu_1297_p5 = {{tmp_i_67_fu_1290_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_74_fu_1378_p5 = {{tmp_1_i_fu_1371_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_75_fu_1511_p5 = {{tmp_2_i_fu_1504_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_80_fu_1368_p1 = tmp_523_reg_2594;

assign p_Val2_81_fu_1338_p5 = {{tmp_i5_fu_1334_p1}, {ap_const_lv32_0[14:0]}};

assign p_Val2_82_fu_1423_p5 = {{tmp_1_i8_fu_1416_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_83_fu_1442_p5 = {{tmp_2_i1_fu_1435_p3}, {ap_const_lv32_0[14:0]}};

assign p_Val2_87_cast_fu_1163_p1 = p_Val2_70_fu_1156_p3;

assign p_Val2_88_cast_fu_1167_p1 = $signed(tmp_5_i_reg_2559);

assign p_Val2_90_cast_fu_1117_p1 = $signed(tmp_9_i_reg_2529);

assign p_Val2_i_fu_522_p2 = (124'd0 - p_Val2_59_reg_2177);

assign p_Val2_s_fu_386_p1 = t_in;

assign r_V_7_fu_452_p2 = table_256_V_reg_2151 << tmp_45_i_i_fu_449_p1;

assign r_V_fu_1150_p2 = (tmp_78_i_cast_fu_1147_p1 + p_Val2_14_fu_1142_p2);

assign ret_V_32_fu_2018_p3 = ((tmp_56_fu_2014_p2[0:0] === 1'b1) ? p_Result_3_cast_fu_2007_p3 : out_exp_V_1_fu_1999_p3);

assign ret_V_33_fu_2048_p3 = ((tmp_56_reg_2835[0:0] === 1'b1) ? p_Result_4_cast_fu_2041_p3 : p_Val2_102_reg_2830);

assign ret_V_34_fu_2033_p3 = ((tmp_56_fu_2014_p2[0:0] === 1'b1) ? p_Result_5_fu_2026_p3 : out_exp_V_fu_1910_p3);

assign ret_V_35_fu_2054_p3 = ((tmp_56_reg_2835[0:0] === 1'b1) ? p_Result_4_cast_fu_2041_p3 : p_Val2_101_reg_2825);

assign rhs_V_2_fu_619_p1 = $signed(Ex_V_fu_613_p2);

assign s_out_fu_2094_p1 = s_write_assign_in_fu_2076_p3;

assign s_write_assign_in_fu_2076_p3 = ((tmp_57_reg_2289[0:0] === 1'b1) ? p_Result_123_fu_2060_p4 : p_Result_124_fu_2068_p4);

assign sel_tmp2_i1_fu_1750_p2 = (tmp_66_1_i1_reg_2753 ^ 1'd1);

assign sel_tmp2_i_fu_1707_p2 = (tmp_66_1_i_reg_2718 ^ 1'd1);

assign sel_tmp3_i1_fu_1755_p2 = (tmp_43_i1_reg_2735 & sel_tmp2_i1_fu_1750_p2);

assign sel_tmp3_i_fu_1712_p2 = (tmp_43_i_reg_2698 & sel_tmp2_i_fu_1707_p2);

assign sel_tmp6_i1_fu_1646_p2 = (tmp63_fu_1640_p2 & tmp_43_i1_fu_1607_p2);

assign sel_tmp6_i_fu_1721_p2 = (tmp61_fu_1717_p2 & tmp_43_i_reg_2698);

assign sh_assign_3_cast_fu_652_p1 = $signed(sh_assign_fu_647_p3);

assign sh_assign_fu_647_p3 = ((isNeg_reg_2228[0:0] === 1'b1) ? tmp_57_i_reg_2234 : rhs_V_2_reg_2222);

assign shift_2_1_i1_fu_1612_p2 = (32'd16 + tmp_i1_i1_reg_2667);

assign shift_2_1_i_fu_1546_p2 = (32'd16 + tmp_i1_i_reg_2654);

assign shift_2_2_i1_fu_1630_p2 = (shift_2_1_i1_fu_1612_p2 + tmp_i2_i1_reg_2674);

assign shift_2_2_i_fu_1689_p2 = (shift_2_1_i_reg_2706 + tmp_i2_i_68_reg_2692);

assign shift_2_3_i1_fu_1746_p2 = (shift_2_2_i1_reg_2758 + tmp_i3_i1_reg_2729);

assign shift_2_3_i_fu_1701_p2 = (shift_2_2_i_fu_1689_p2 + tmp_i3_i_fu_1681_p3);

assign storemerge_i_fu_585_p3 = ((closepath_reg_2129[0:0] === 1'b1) ? tmp_i_fu_580_p2 : 11'd0);

assign tmp59_fu_1123_p2 = ($signed(tmp_69_i_cast_fu_1120_p1) + $signed(p_Val2_90_cast_fu_1117_p1));

assign tmp60_fu_1133_p2 = ($signed(tmp_7_i_fu_1114_p1) + $signed(tmp63_cast_fu_1129_p1));

assign tmp61_fu_1717_p2 = (tmp_66_1_i_reg_2718 & tmp_66_2_i_reg_2724);

assign tmp62_cast_fu_1176_p1 = $signed(tmp60_reg_2564);

assign tmp63_cast_fu_1129_p1 = $signed(tmp59_fu_1123_p2);

assign tmp63_fu_1640_p2 = (tmp_66_1_i1_fu_1625_p2 & tmp_66_2_i1_fu_1635_p2);

assign tmp66_fu_821_p2 = (not_tmp_s_fu_787_p2 & not_or_cond_fu_815_p2);

assign tmp_1_i8_fu_1416_p3 = {{p_Result_16_1_i7_reg_2625}, {1'd1}};

assign tmp_1_i_fu_1371_p3 = {{p_Result_16_1_i_reg_2605}, {1'd1}};

assign tmp_2_i1_fu_1435_p3 = {{p_Result_16_2_i1_reg_2630}, {1'd1}};

assign tmp_2_i_fu_1504_p3 = {{p_Result_16_2_i_reg_2610}, {1'd1}};

assign tmp_3_i1_fu_1570_p3 = {{p_Result_i2_reg_2635}, {1'd1}};

assign tmp_3_i_fu_1652_p3 = {{tmp_705_reg_2615}, {1'd1}};

assign tmp_42_i1_fu_1493_p2 = p_Val2_80_fu_1368_p1 << tmp_i2_fu_1490_p1;

assign tmp_42_i_fu_1411_p2 = p_Val2_72_reg_2589 << tmp_i3_fu_1408_p1;

assign tmp_43_i1_fu_1607_p2 = ((tmp_i_i_reg_2647 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_43_i_fu_1541_p2 = ((tmp_i_i2_reg_2640 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_44_i_cast_fu_1789_p1 = $signed(tmp_44_i_fu_1784_p2);

assign tmp_44_i_fu_1784_p2 = ($signed(12'd1023) + $signed(rhs_V_2_reg_2222));

assign tmp_45_fu_487_p2 = ((loc_V_6_reg_2123 == 52'd0) ? 1'b1 : 1'b0);

assign tmp_45_i_i_fu_449_p1 = tmp_700_reg_2146;

assign tmp_46_fu_642_p2 = ((loc_V_reg_2116 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_46_i_fu_1499_p2 = ((tmp_523_reg_2594 == 62'd0) ? 1'b1 : 1'b0);

assign tmp_526_fu_1895_p3 = ((or_cond_reg_2793[0:0] === 1'b1) ? tmp_710_fu_1863_p3 : tmp_713_fu_1888_p3);

assign tmp_529_fu_1984_p3 = ((or_cond3_reg_2810[0:0] === 1'b1) ? tmp_718_fu_1952_p3 : tmp_721_fu_1977_p3);

assign tmp_52_i_fu_592_p1 = Mx_zeros_V_reg_2209;

assign tmp_54_fu_1327_p3 = {{p_Result_1_i4_reg_2620}, {1'd1}};

assign tmp_55_i_fu_610_p1 = Mx_zeros_V_reg_2209;

assign tmp_56_fu_2014_p2 = (or_cond_69_reg_2267 | tmp_46_reg_2245);

assign tmp_57_i_fu_631_p2 = ($signed(12'd0) - $signed(rhs_V_2_fu_619_p1));

assign tmp_58_i_fu_656_p1 = $unsigned(sh_assign_3_cast_fu_652_p1);

assign tmp_59_i_fu_660_p2 = Mx_V_reg_2215 >> tmp_58_i_fu_656_p1;

assign tmp_60_i_fu_665_p2 = Mx_V_reg_2215 << tmp_58_i_fu_656_p1;

assign tmp_62_1_i1_fu_1617_p1 = tmp_i1_i1_reg_2667;

assign tmp_62_1_i_fu_1551_p1 = tmp_i1_i_reg_2654;

assign tmp_62_2_i1_fu_1738_p1 = tmp_i2_i1_reg_2674;

assign tmp_62_2_i_fu_1693_p1 = tmp_i2_i_68_reg_2692;

assign tmp_62_3_i1_fu_1918_p1 = tmp_i3_i1_reg_2729;

assign tmp_62_3_i_fu_1807_p1 = tmp_i3_i_reg_2771;

assign tmp_65_1_i1_fu_1620_p2 = tmp_42_i1_reg_2681 << tmp_62_1_i1_fu_1617_p1;

assign tmp_65_1_i_fu_1554_p2 = tmp_42_i_reg_2661 << tmp_62_1_i_fu_1551_p1;

assign tmp_65_2_i1_fu_1741_p2 = tmp_65_1_i1_reg_2747 << tmp_62_2_i1_fu_1738_p1;

assign tmp_65_2_i_fu_1696_p2 = tmp_65_1_i_reg_2712 << tmp_62_2_i_fu_1693_p1;

assign tmp_65_3_i1_fu_1921_p2 = tmp_65_2_i1_reg_2804 << tmp_62_3_i1_fu_1918_p1;

assign tmp_65_3_i_fu_1810_p2 = tmp_65_2_i_reg_2776 << tmp_62_3_i_fu_1807_p1;

assign tmp_66_1_i1_fu_1625_p2 = ((tmp_i1_i1_reg_2667 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_66_1_i_fu_1559_p2 = ((tmp_i1_i_reg_2654 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_66_2_i1_fu_1635_p2 = ((tmp_i2_i1_reg_2674 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_66_2_i_fu_1564_p2 = ((tmp_i2_i_68_fu_1533_p3 == 32'd16) ? 1'b1 : 1'b0);

assign tmp_67_i_fu_873_p1 = A_V_reg_2251;

assign tmp_69_i_cast_fu_1120_p1 = $signed(tmp_11_i_reg_2534);

assign tmp_700_fu_445_p1 = addr_V_fu_424_p3[6:0];

assign tmp_701_fu_518_p1 = p_Val2_100_fu_512_p3[0:0];

assign tmp_705_fu_1246_p1 = p_Val2_72_fu_1200_p2[14:0];

assign tmp_706_fu_1832_p3 = newexp_fu_1826_p2[32'd31];

assign tmp_707_fu_1840_p1 = newexp_fu_1826_p2[10:0];

assign tmp_708_fu_1844_p4 = {{tmp_65_3_i_fu_1810_p2[61:10]}};

assign tmp_709_fu_1854_p4 = {{tmp_65_1_i_reg_2712[61:10]}};

assign tmp_710_fu_1863_p3 = ((sel_tmp6_i_reg_2787[0:0] === 1'b1) ? tmp_708_fu_1844_p4 : tmp_709_fu_1854_p4);

assign tmp_711_fu_1870_p4 = {{tmp_65_2_i_reg_2776[61:10]}};

assign tmp_712_fu_1879_p4 = {{tmp_42_i_reg_2661[61:10]}};

assign tmp_713_fu_1888_p3 = ((tmp_43_i_reg_2698[0:0] === 1'b1) ? tmp_711_fu_1870_p4 : tmp_712_fu_1879_p4);

assign tmp_715_fu_1930_p1 = newexp_1_reg_2815[10:0];

assign tmp_716_fu_1933_p4 = {{tmp_65_3_i1_fu_1921_p2[61:10]}};

assign tmp_717_fu_1943_p4 = {{tmp_65_1_i1_reg_2747[61:10]}};

assign tmp_718_fu_1952_p3 = ((sel_tmp6_i1_reg_2764[0:0] === 1'b1) ? tmp_716_fu_1933_p4 : tmp_717_fu_1943_p4);

assign tmp_719_fu_1959_p4 = {{tmp_65_2_i1_reg_2804[61:10]}};

assign tmp_720_fu_1968_p4 = {{tmp_42_i1_reg_2681[61:10]}};

assign tmp_721_fu_1977_p3 = ((tmp_43_i1_reg_2735[0:0] === 1'b1) ? tmp_719_fu_1959_p4 : tmp_720_fu_1968_p4);

assign tmp_72_i_cast_fu_1086_p1 = $signed(tmp_13_i_reg_2494);

assign tmp_74_i_cast_fu_1095_p1 = $signed(tmp_15_i_reg_2499);

assign tmp_76_i_cast_fu_1139_p1 = $signed(tmp_17_i_reg_2539);

assign tmp_78_i_cast_fu_1147_p1 = tmp_522_reg_2544;

assign tmp_7_i_fu_1114_p1 = tmp_521_reg_2464;

assign tmp_fu_1170_p2 = ($signed(p_Val2_88_cast_fu_1167_p1) + $signed(p_Val2_87_cast_fu_1163_p1));


always @ (p_Result_119_fu_1454_p4) begin
    if (p_Result_119_fu_1454_p4[0] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd0;
    end else if (p_Result_119_fu_1454_p4[1] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd1;
    end else if (p_Result_119_fu_1454_p4[2] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd2;
    end else if (p_Result_119_fu_1454_p4[3] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd3;
    end else if (p_Result_119_fu_1454_p4[4] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd4;
    end else if (p_Result_119_fu_1454_p4[5] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd5;
    end else if (p_Result_119_fu_1454_p4[6] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd6;
    end else if (p_Result_119_fu_1454_p4[7] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd7;
    end else if (p_Result_119_fu_1454_p4[8] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd8;
    end else if (p_Result_119_fu_1454_p4[9] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd9;
    end else if (p_Result_119_fu_1454_p4[10] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd10;
    end else if (p_Result_119_fu_1454_p4[11] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd11;
    end else if (p_Result_119_fu_1454_p4[12] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd12;
    end else if (p_Result_119_fu_1454_p4[13] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd13;
    end else if (p_Result_119_fu_1454_p4[14] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd14;
    end else if (p_Result_119_fu_1454_p4[15] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd15;
    end else if (p_Result_119_fu_1454_p4[16] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd16;
    end else if (p_Result_119_fu_1454_p4[17] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd17;
    end else if (p_Result_119_fu_1454_p4[18] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd18;
    end else if (p_Result_119_fu_1454_p4[19] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd19;
    end else if (p_Result_119_fu_1454_p4[20] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd20;
    end else if (p_Result_119_fu_1454_p4[21] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd21;
    end else if (p_Result_119_fu_1454_p4[22] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd22;
    end else if (p_Result_119_fu_1454_p4[23] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd23;
    end else if (p_Result_119_fu_1454_p4[24] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd24;
    end else if (p_Result_119_fu_1454_p4[25] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd25;
    end else if (p_Result_119_fu_1454_p4[26] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd26;
    end else if (p_Result_119_fu_1454_p4[27] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd27;
    end else if (p_Result_119_fu_1454_p4[28] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd28;
    end else if (p_Result_119_fu_1454_p4[29] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd29;
    end else if (p_Result_119_fu_1454_p4[30] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd30;
    end else if (p_Result_119_fu_1454_p4[31] == 1'b1) begin
        tmp_i1_i1_fu_1464_p3 = 32'd31;
    end else begin
        tmp_i1_i1_fu_1464_p3 = 32'd32;
    end
end


always @ (p_Result_114_fu_1390_p4) begin
    if (p_Result_114_fu_1390_p4[0] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd0;
    end else if (p_Result_114_fu_1390_p4[1] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd1;
    end else if (p_Result_114_fu_1390_p4[2] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd2;
    end else if (p_Result_114_fu_1390_p4[3] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd3;
    end else if (p_Result_114_fu_1390_p4[4] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd4;
    end else if (p_Result_114_fu_1390_p4[5] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd5;
    end else if (p_Result_114_fu_1390_p4[6] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd6;
    end else if (p_Result_114_fu_1390_p4[7] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd7;
    end else if (p_Result_114_fu_1390_p4[8] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd8;
    end else if (p_Result_114_fu_1390_p4[9] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd9;
    end else if (p_Result_114_fu_1390_p4[10] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd10;
    end else if (p_Result_114_fu_1390_p4[11] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd11;
    end else if (p_Result_114_fu_1390_p4[12] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd12;
    end else if (p_Result_114_fu_1390_p4[13] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd13;
    end else if (p_Result_114_fu_1390_p4[14] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd14;
    end else if (p_Result_114_fu_1390_p4[15] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd15;
    end else if (p_Result_114_fu_1390_p4[16] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd16;
    end else if (p_Result_114_fu_1390_p4[17] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd17;
    end else if (p_Result_114_fu_1390_p4[18] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd18;
    end else if (p_Result_114_fu_1390_p4[19] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd19;
    end else if (p_Result_114_fu_1390_p4[20] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd20;
    end else if (p_Result_114_fu_1390_p4[21] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd21;
    end else if (p_Result_114_fu_1390_p4[22] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd22;
    end else if (p_Result_114_fu_1390_p4[23] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd23;
    end else if (p_Result_114_fu_1390_p4[24] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd24;
    end else if (p_Result_114_fu_1390_p4[25] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd25;
    end else if (p_Result_114_fu_1390_p4[26] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd26;
    end else if (p_Result_114_fu_1390_p4[27] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd27;
    end else if (p_Result_114_fu_1390_p4[28] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd28;
    end else if (p_Result_114_fu_1390_p4[29] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd29;
    end else if (p_Result_114_fu_1390_p4[30] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd30;
    end else if (p_Result_114_fu_1390_p4[31] == 1'b1) begin
        tmp_i1_i_fu_1400_p3 = 32'd31;
    end else begin
        tmp_i1_i_fu_1400_p3 = 32'd32;
    end
end

assign tmp_i2_fu_1490_p1 = tmp_i_i_reg_2647;


always @ (p_Result_120_fu_1472_p4) begin
    if (p_Result_120_fu_1472_p4[0] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd0;
    end else if (p_Result_120_fu_1472_p4[1] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd1;
    end else if (p_Result_120_fu_1472_p4[2] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd2;
    end else if (p_Result_120_fu_1472_p4[3] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd3;
    end else if (p_Result_120_fu_1472_p4[4] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd4;
    end else if (p_Result_120_fu_1472_p4[5] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd5;
    end else if (p_Result_120_fu_1472_p4[6] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd6;
    end else if (p_Result_120_fu_1472_p4[7] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd7;
    end else if (p_Result_120_fu_1472_p4[8] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd8;
    end else if (p_Result_120_fu_1472_p4[9] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd9;
    end else if (p_Result_120_fu_1472_p4[10] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd10;
    end else if (p_Result_120_fu_1472_p4[11] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd11;
    end else if (p_Result_120_fu_1472_p4[12] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd12;
    end else if (p_Result_120_fu_1472_p4[13] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd13;
    end else if (p_Result_120_fu_1472_p4[14] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd14;
    end else if (p_Result_120_fu_1472_p4[15] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd15;
    end else if (p_Result_120_fu_1472_p4[16] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd16;
    end else if (p_Result_120_fu_1472_p4[17] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd17;
    end else if (p_Result_120_fu_1472_p4[18] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd18;
    end else if (p_Result_120_fu_1472_p4[19] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd19;
    end else if (p_Result_120_fu_1472_p4[20] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd20;
    end else if (p_Result_120_fu_1472_p4[21] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd21;
    end else if (p_Result_120_fu_1472_p4[22] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd22;
    end else if (p_Result_120_fu_1472_p4[23] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd23;
    end else if (p_Result_120_fu_1472_p4[24] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd24;
    end else if (p_Result_120_fu_1472_p4[25] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd25;
    end else if (p_Result_120_fu_1472_p4[26] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd26;
    end else if (p_Result_120_fu_1472_p4[27] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd27;
    end else if (p_Result_120_fu_1472_p4[28] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd28;
    end else if (p_Result_120_fu_1472_p4[29] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd29;
    end else if (p_Result_120_fu_1472_p4[30] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd30;
    end else if (p_Result_120_fu_1472_p4[31] == 1'b1) begin
        tmp_i2_i1_fu_1482_p3 = 32'd31;
    end else begin
        tmp_i2_i1_fu_1482_p3 = 32'd32;
    end
end


always @ (p_Result_115_fu_1523_p4) begin
    if (p_Result_115_fu_1523_p4[0] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd0;
    end else if (p_Result_115_fu_1523_p4[1] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd1;
    end else if (p_Result_115_fu_1523_p4[2] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd2;
    end else if (p_Result_115_fu_1523_p4[3] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd3;
    end else if (p_Result_115_fu_1523_p4[4] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd4;
    end else if (p_Result_115_fu_1523_p4[5] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd5;
    end else if (p_Result_115_fu_1523_p4[6] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd6;
    end else if (p_Result_115_fu_1523_p4[7] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd7;
    end else if (p_Result_115_fu_1523_p4[8] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd8;
    end else if (p_Result_115_fu_1523_p4[9] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd9;
    end else if (p_Result_115_fu_1523_p4[10] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd10;
    end else if (p_Result_115_fu_1523_p4[11] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd11;
    end else if (p_Result_115_fu_1523_p4[12] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd12;
    end else if (p_Result_115_fu_1523_p4[13] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd13;
    end else if (p_Result_115_fu_1523_p4[14] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd14;
    end else if (p_Result_115_fu_1523_p4[15] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd15;
    end else if (p_Result_115_fu_1523_p4[16] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd16;
    end else if (p_Result_115_fu_1523_p4[17] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd17;
    end else if (p_Result_115_fu_1523_p4[18] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd18;
    end else if (p_Result_115_fu_1523_p4[19] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd19;
    end else if (p_Result_115_fu_1523_p4[20] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd20;
    end else if (p_Result_115_fu_1523_p4[21] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd21;
    end else if (p_Result_115_fu_1523_p4[22] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd22;
    end else if (p_Result_115_fu_1523_p4[23] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd23;
    end else if (p_Result_115_fu_1523_p4[24] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd24;
    end else if (p_Result_115_fu_1523_p4[25] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd25;
    end else if (p_Result_115_fu_1523_p4[26] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd26;
    end else if (p_Result_115_fu_1523_p4[27] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd27;
    end else if (p_Result_115_fu_1523_p4[28] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd28;
    end else if (p_Result_115_fu_1523_p4[29] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd29;
    end else if (p_Result_115_fu_1523_p4[30] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd30;
    end else if (p_Result_115_fu_1523_p4[31] == 1'b1) begin
        tmp_i2_i_68_fu_1533_p3 = 32'd31;
    end else begin
        tmp_i2_i_68_fu_1533_p3 = 32'd32;
    end
end

assign tmp_i2_i_fu_440_p1 = p_Result_i_i_fu_430_p4;

assign tmp_i3_fu_1408_p1 = tmp_i_i2_reg_2640;


always @ (p_Result_121_fu_1589_p4) begin
    if (p_Result_121_fu_1589_p4[0] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd0;
    end else if (p_Result_121_fu_1589_p4[1] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd1;
    end else if (p_Result_121_fu_1589_p4[2] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd2;
    end else if (p_Result_121_fu_1589_p4[3] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd3;
    end else if (p_Result_121_fu_1589_p4[4] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd4;
    end else if (p_Result_121_fu_1589_p4[5] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd5;
    end else if (p_Result_121_fu_1589_p4[6] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd6;
    end else if (p_Result_121_fu_1589_p4[7] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd7;
    end else if (p_Result_121_fu_1589_p4[8] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd8;
    end else if (p_Result_121_fu_1589_p4[9] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd9;
    end else if (p_Result_121_fu_1589_p4[10] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd10;
    end else if (p_Result_121_fu_1589_p4[11] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd11;
    end else if (p_Result_121_fu_1589_p4[12] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd12;
    end else if (p_Result_121_fu_1589_p4[13] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd13;
    end else if (p_Result_121_fu_1589_p4[14] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd14;
    end else if (p_Result_121_fu_1589_p4[15] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd15;
    end else if (p_Result_121_fu_1589_p4[16] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd16;
    end else if (p_Result_121_fu_1589_p4[17] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd17;
    end else if (p_Result_121_fu_1589_p4[18] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd18;
    end else if (p_Result_121_fu_1589_p4[19] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd19;
    end else if (p_Result_121_fu_1589_p4[20] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd20;
    end else if (p_Result_121_fu_1589_p4[21] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd21;
    end else if (p_Result_121_fu_1589_p4[22] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd22;
    end else if (p_Result_121_fu_1589_p4[23] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd23;
    end else if (p_Result_121_fu_1589_p4[24] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd24;
    end else if (p_Result_121_fu_1589_p4[25] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd25;
    end else if (p_Result_121_fu_1589_p4[26] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd26;
    end else if (p_Result_121_fu_1589_p4[27] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd27;
    end else if (p_Result_121_fu_1589_p4[28] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd28;
    end else if (p_Result_121_fu_1589_p4[29] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd29;
    end else if (p_Result_121_fu_1589_p4[30] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd30;
    end else if (p_Result_121_fu_1589_p4[31] == 1'b1) begin
        tmp_i3_i1_fu_1599_p3 = 32'd31;
    end else begin
        tmp_i3_i1_fu_1599_p3 = 32'd32;
    end
end


always @ (p_Result_116_fu_1671_p4) begin
    if (p_Result_116_fu_1671_p4[0] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd0;
    end else if (p_Result_116_fu_1671_p4[1] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd1;
    end else if (p_Result_116_fu_1671_p4[2] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd2;
    end else if (p_Result_116_fu_1671_p4[3] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd3;
    end else if (p_Result_116_fu_1671_p4[4] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd4;
    end else if (p_Result_116_fu_1671_p4[5] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd5;
    end else if (p_Result_116_fu_1671_p4[6] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd6;
    end else if (p_Result_116_fu_1671_p4[7] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd7;
    end else if (p_Result_116_fu_1671_p4[8] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd8;
    end else if (p_Result_116_fu_1671_p4[9] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd9;
    end else if (p_Result_116_fu_1671_p4[10] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd10;
    end else if (p_Result_116_fu_1671_p4[11] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd11;
    end else if (p_Result_116_fu_1671_p4[12] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd12;
    end else if (p_Result_116_fu_1671_p4[13] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd13;
    end else if (p_Result_116_fu_1671_p4[14] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd14;
    end else if (p_Result_116_fu_1671_p4[15] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd15;
    end else if (p_Result_116_fu_1671_p4[16] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd16;
    end else if (p_Result_116_fu_1671_p4[17] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd17;
    end else if (p_Result_116_fu_1671_p4[18] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd18;
    end else if (p_Result_116_fu_1671_p4[19] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd19;
    end else if (p_Result_116_fu_1671_p4[20] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd20;
    end else if (p_Result_116_fu_1671_p4[21] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd21;
    end else if (p_Result_116_fu_1671_p4[22] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd22;
    end else if (p_Result_116_fu_1671_p4[23] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd23;
    end else if (p_Result_116_fu_1671_p4[24] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd24;
    end else if (p_Result_116_fu_1671_p4[25] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd25;
    end else if (p_Result_116_fu_1671_p4[26] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd26;
    end else if (p_Result_116_fu_1671_p4[27] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd27;
    end else if (p_Result_116_fu_1671_p4[28] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd28;
    end else if (p_Result_116_fu_1671_p4[29] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd29;
    end else if (p_Result_116_fu_1671_p4[30] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd30;
    end else if (p_Result_116_fu_1671_p4[31] == 1'b1) begin
        tmp_i3_i_fu_1681_p3 = 32'd31;
    end else begin
        tmp_i3_i_fu_1681_p3 = 32'd32;
    end
end


always @ (p_Result_111_fu_560_p3) begin
    if (p_Result_111_fu_560_p3[0] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd0;
    end else if (p_Result_111_fu_560_p3[1] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd1;
    end else if (p_Result_111_fu_560_p3[2] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd2;
    end else if (p_Result_111_fu_560_p3[3] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd3;
    end else if (p_Result_111_fu_560_p3[4] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd4;
    end else if (p_Result_111_fu_560_p3[5] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd5;
    end else if (p_Result_111_fu_560_p3[6] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd6;
    end else if (p_Result_111_fu_560_p3[7] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd7;
    end else if (p_Result_111_fu_560_p3[8] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd8;
    end else if (p_Result_111_fu_560_p3[9] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd9;
    end else if (p_Result_111_fu_560_p3[10] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd10;
    end else if (p_Result_111_fu_560_p3[11] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd11;
    end else if (p_Result_111_fu_560_p3[12] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd12;
    end else if (p_Result_111_fu_560_p3[13] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd13;
    end else if (p_Result_111_fu_560_p3[14] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd14;
    end else if (p_Result_111_fu_560_p3[15] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd15;
    end else if (p_Result_111_fu_560_p3[16] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd16;
    end else if (p_Result_111_fu_560_p3[17] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd17;
    end else if (p_Result_111_fu_560_p3[18] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd18;
    end else if (p_Result_111_fu_560_p3[19] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd19;
    end else if (p_Result_111_fu_560_p3[20] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd20;
    end else if (p_Result_111_fu_560_p3[21] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd21;
    end else if (p_Result_111_fu_560_p3[22] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd22;
    end else if (p_Result_111_fu_560_p3[23] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd23;
    end else if (p_Result_111_fu_560_p3[24] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd24;
    end else if (p_Result_111_fu_560_p3[25] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd25;
    end else if (p_Result_111_fu_560_p3[26] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd26;
    end else if (p_Result_111_fu_560_p3[27] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd27;
    end else if (p_Result_111_fu_560_p3[28] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd28;
    end else if (p_Result_111_fu_560_p3[29] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd29;
    end else if (p_Result_111_fu_560_p3[30] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd30;
    end else if (p_Result_111_fu_560_p3[31] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd31;
    end else if (p_Result_111_fu_560_p3[32] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd32;
    end else if (p_Result_111_fu_560_p3[33] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd33;
    end else if (p_Result_111_fu_560_p3[34] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd34;
    end else if (p_Result_111_fu_560_p3[35] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd35;
    end else if (p_Result_111_fu_560_p3[36] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd36;
    end else if (p_Result_111_fu_560_p3[37] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd37;
    end else if (p_Result_111_fu_560_p3[38] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd38;
    end else if (p_Result_111_fu_560_p3[39] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd39;
    end else if (p_Result_111_fu_560_p3[40] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd40;
    end else if (p_Result_111_fu_560_p3[41] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd41;
    end else if (p_Result_111_fu_560_p3[42] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd42;
    end else if (p_Result_111_fu_560_p3[43] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd43;
    end else if (p_Result_111_fu_560_p3[44] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd44;
    end else if (p_Result_111_fu_560_p3[45] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd45;
    end else if (p_Result_111_fu_560_p3[46] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd46;
    end else if (p_Result_111_fu_560_p3[47] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd47;
    end else if (p_Result_111_fu_560_p3[48] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd48;
    end else if (p_Result_111_fu_560_p3[49] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd49;
    end else if (p_Result_111_fu_560_p3[50] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd50;
    end else if (p_Result_111_fu_560_p3[51] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd51;
    end else if (p_Result_111_fu_560_p3[52] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd52;
    end else if (p_Result_111_fu_560_p3[53] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd53;
    end else if (p_Result_111_fu_560_p3[54] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd54;
    end else if (p_Result_111_fu_560_p3[55] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd55;
    end else if (p_Result_111_fu_560_p3[56] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd56;
    end else if (p_Result_111_fu_560_p3[57] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd57;
    end else if (p_Result_111_fu_560_p3[58] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd58;
    end else if (p_Result_111_fu_560_p3[59] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd59;
    end else if (p_Result_111_fu_560_p3[60] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd60;
    end else if (p_Result_111_fu_560_p3[61] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd61;
    end else if (p_Result_111_fu_560_p3[62] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd62;
    end else if (p_Result_111_fu_560_p3[63] == 1'b1) begin
        tmp_i4_i_fu_568_p3 = 64'd63;
    end else begin
        tmp_i4_i_fu_568_p3 = 64'd64;
    end
end

assign tmp_i5_fu_1334_p1 = tmp_54_fu_1327_p3;

assign tmp_i_67_fu_1290_p3 = {{p_Result_1_i_reg_2600}, {1'd1}};

assign tmp_i_fu_580_p2 = ($signed(11'd1027) + $signed(loc_V_reg_2116));


always @ (p_Result_113_fu_1309_p4) begin
    if (p_Result_113_fu_1309_p4[0] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd0;
    end else if (p_Result_113_fu_1309_p4[1] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd1;
    end else if (p_Result_113_fu_1309_p4[2] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd2;
    end else if (p_Result_113_fu_1309_p4[3] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd3;
    end else if (p_Result_113_fu_1309_p4[4] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd4;
    end else if (p_Result_113_fu_1309_p4[5] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd5;
    end else if (p_Result_113_fu_1309_p4[6] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd6;
    end else if (p_Result_113_fu_1309_p4[7] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd7;
    end else if (p_Result_113_fu_1309_p4[8] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd8;
    end else if (p_Result_113_fu_1309_p4[9] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd9;
    end else if (p_Result_113_fu_1309_p4[10] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd10;
    end else if (p_Result_113_fu_1309_p4[11] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd11;
    end else if (p_Result_113_fu_1309_p4[12] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd12;
    end else if (p_Result_113_fu_1309_p4[13] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd13;
    end else if (p_Result_113_fu_1309_p4[14] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd14;
    end else if (p_Result_113_fu_1309_p4[15] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd15;
    end else if (p_Result_113_fu_1309_p4[16] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd16;
    end else if (p_Result_113_fu_1309_p4[17] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd17;
    end else if (p_Result_113_fu_1309_p4[18] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd18;
    end else if (p_Result_113_fu_1309_p4[19] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd19;
    end else if (p_Result_113_fu_1309_p4[20] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd20;
    end else if (p_Result_113_fu_1309_p4[21] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd21;
    end else if (p_Result_113_fu_1309_p4[22] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd22;
    end else if (p_Result_113_fu_1309_p4[23] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd23;
    end else if (p_Result_113_fu_1309_p4[24] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd24;
    end else if (p_Result_113_fu_1309_p4[25] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd25;
    end else if (p_Result_113_fu_1309_p4[26] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd26;
    end else if (p_Result_113_fu_1309_p4[27] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd27;
    end else if (p_Result_113_fu_1309_p4[28] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd28;
    end else if (p_Result_113_fu_1309_p4[29] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd29;
    end else if (p_Result_113_fu_1309_p4[30] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd30;
    end else if (p_Result_113_fu_1309_p4[31] == 1'b1) begin
        tmp_i_i2_fu_1319_p3 = 32'd31;
    end else begin
        tmp_i_i2_fu_1319_p3 = 32'd32;
    end
end


always @ (p_Result_118_fu_1350_p4) begin
    if (p_Result_118_fu_1350_p4[0] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd0;
    end else if (p_Result_118_fu_1350_p4[1] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd1;
    end else if (p_Result_118_fu_1350_p4[2] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd2;
    end else if (p_Result_118_fu_1350_p4[3] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd3;
    end else if (p_Result_118_fu_1350_p4[4] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd4;
    end else if (p_Result_118_fu_1350_p4[5] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd5;
    end else if (p_Result_118_fu_1350_p4[6] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd6;
    end else if (p_Result_118_fu_1350_p4[7] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd7;
    end else if (p_Result_118_fu_1350_p4[8] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd8;
    end else if (p_Result_118_fu_1350_p4[9] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd9;
    end else if (p_Result_118_fu_1350_p4[10] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd10;
    end else if (p_Result_118_fu_1350_p4[11] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd11;
    end else if (p_Result_118_fu_1350_p4[12] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd12;
    end else if (p_Result_118_fu_1350_p4[13] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd13;
    end else if (p_Result_118_fu_1350_p4[14] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd14;
    end else if (p_Result_118_fu_1350_p4[15] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd15;
    end else if (p_Result_118_fu_1350_p4[16] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd16;
    end else if (p_Result_118_fu_1350_p4[17] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd17;
    end else if (p_Result_118_fu_1350_p4[18] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd18;
    end else if (p_Result_118_fu_1350_p4[19] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd19;
    end else if (p_Result_118_fu_1350_p4[20] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd20;
    end else if (p_Result_118_fu_1350_p4[21] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd21;
    end else if (p_Result_118_fu_1350_p4[22] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd22;
    end else if (p_Result_118_fu_1350_p4[23] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd23;
    end else if (p_Result_118_fu_1350_p4[24] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd24;
    end else if (p_Result_118_fu_1350_p4[25] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd25;
    end else if (p_Result_118_fu_1350_p4[26] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd26;
    end else if (p_Result_118_fu_1350_p4[27] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd27;
    end else if (p_Result_118_fu_1350_p4[28] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd28;
    end else if (p_Result_118_fu_1350_p4[29] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd29;
    end else if (p_Result_118_fu_1350_p4[30] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd30;
    end else if (p_Result_118_fu_1350_p4[31] == 1'b1) begin
        tmp_i_i_fu_1360_p3 = 32'd31;
    end else begin
        tmp_i_i_fu_1360_p3 = 32'd32;
    end
end

assign tmp_s_fu_637_p2 = ((loc_V_reg_2116 == 11'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    OP1_V_reg_2295[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    tmp_67_i_reg_2309[31:7] <= 25'b0000000000000000000000000;
end

endmodule //generic_sincos
