TOOL:	xrun	19.09-s003: Started on Oct 30, 2020 at 00:03:17 CET
xrun
	-elaborate
	-l xrun_elaborate.log
	-f dut.f
		mtm_Alu.vp
	-f tb.f
		alu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top_TB

	Extracting FSMs for coverage:
		worklib.mtm_Alu
		worklib.top_TB
	Total FSMs extracted = 0
	Building instance overlay tables: ....
				opcode_set[3:0] = get_noopcode();
				         |
xmelab: *W,BNDWRN (./alu_tb.sv,371|13): Bit-select or part-select index out of declared bounds.
................ Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
			streams:   7, words:  4287
			streams:   9, words: 28418
			streams:   7, words:  3741
		worklib.top_TB:sv <0x73b1c7fc>
			streams:  28, words: 91087
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
xmelab: *W,OBINRGT: (File: ./alu_tb.sv, Line : 65): Some of the values in bin range '[1 : 4294967294]' of bin 'top_TB.zeros_or_ones_on_ops.a_leg.others' are not within the possible values that coverpoint can store. Range will be modified to '[1 : 2147483647]'.
xmelab: *W,OBINVE: (File: ./alu_tb.sv, Line : 66): Bin value '4294967295' of bin 'top_TB.zeros_or_ones_on_ops.a_leg.ones' is not within the possible values that coverpoint can store and will be ignored.
xmelab: *W,OBINRGT: (File: ./alu_tb.sv, Line : 70): Some of the values in bin range '[1 : 4294967294]' of bin 'top_TB.zeros_or_ones_on_ops.b_leg.others' are not within the possible values that coverpoint can store. Range will be modified to '[1 : 2147483647]'.
xmelab: *W,OBINVE: (File: ./alu_tb.sv, Line : 71): Bin value '4294967295' of bin 'top_TB.zeros_or_ones_on_ops.b_leg.ones' is not within the possible values that coverpoint can store and will be ignored.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 5       5
		Registers:             135     135
		Scalar wires:            8       -
		Vectored wires:          2       -
		Always blocks:          12      12
		Initial blocks:          7       7
		Pseudo assignments:      2       2
		Covergroup Instances:    0       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.top_TB:sv
TOOL:	xrun	19.09-s003: Exiting on Oct 30, 2020 at 00:03:17 CET  (total: 00:00:00)
