$date
	Tue Aug 20 11:52:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! y [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 $ sel $end
$var wire 32 ' y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100101101001011010010110100101 '
b1011010010110100101101001011010 &
b10100101101001011010010110100101 %
0$
b1011010010110100101101001011010 #
b10100101101001011010010110100101 "
b10100101101001011010010110100101 !
$end
#10
b1011010010110100101101001011010 !
b1011010010110100101101001011010 '
1$
#20
b10100101101001011010010110100101 !
b10100101101001011010010110100101 '
0$
#30
b1011010010110100101101001011010 !
b1011010010110100101101001011010 '
1$
b11111111111111111111111111111111 "
b11111111111111111111111111111111 %
#40
