$date
	Thu Jul 17 12:31:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module led_controller_tb $end
$var wire 1 ! led_r $end
$var wire 1 " led_g $end
$var wire 1 # led_b $end
$var reg 1 $ clk $end
$var reg 8 % rx_byte [7:0] $end
$var reg 1 & rx_done $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 8 ' rx_byte [7:0] $end
$var wire 1 & rx_done $end
$var reg 1 # led_b $end
$var reg 1 " led_g $end
$var reg 1 ! led_r $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
0&
b0 %
0$
x#
x"
x!
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
1&
b1010010 %
b1010010 '
#25000
1!
1$
#30000
0$
0&
#35000
1$
#40000
0$
1&
b1110010 %
b1110010 '
#45000
0!
1$
#50000
0$
0&
#55000
1$
#60000
0$
1&
b1000111 %
b1000111 '
#65000
1"
1$
#70000
0$
0&
#75000
1$
#80000
0$
1&
b1100111 %
b1100111 '
#85000
0"
1$
#90000
0$
0&
#95000
1$
#100000
0$
1&
b1000010 %
b1000010 '
#105000
1#
1$
#110000
0$
0&
#115000
1$
#120000
0$
1&
b1100010 %
b1100010 '
#125000
0#
1$
#130000
0$
0&
#135000
1$
#140000
0$
