library ieee;
 use ieee.std_logic_1164.all;
 
entity Testbench is
end entity Testbench ;

architecture bhv of Testbench is

component SPI_top_level is
	port(clk : in std_logic;
			master_data_out,slave_data_out : out std_logic_vector(2 downto 0));
end component;

signal clk : std_logic := '0';
signal master_data_out : std_logic_vector(2 downto 0);
signal slave_data_out : std_logic_vector(2 downto 0);
constant clock_period : time := 20 ns; -- For 50 MHz clock input
 
begin 

clk_process: process
    begin
        clk <= not clk after clock_period / 2;
        wait for clock_period / 2;
    end process clk_process;

dut_instance: SPI_top_level port map(clk => clk, master_data_out=>master_data_out, slave_data_out=>slave_data_out);
end architecture;