{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649265600932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649265600936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 01:20:00 2022 " "Processing started: Thu Apr 07 01:20:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649265600936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265600936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_NANO_RFS_SENSOR_RTL -c DE10_NANO_RFS_SENSOR_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265600936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649265601504 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649265601504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sensor_out.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sensor_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 SENSOR_OUT " "Found entity 1: SENSOR_OUT" {  } { { "V/SENSOR_OUT.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/SENSOR_OUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_v.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_V " "Found entity 1: SEG7_LUT_V" {  } { { "V/SEG7_LUT_V.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/SEG7_LUT_V.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607665 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RH_TEMP.v(65) " "Verilog HDL information at RH_TEMP.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649265607667 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RH_TEMP.v(223) " "Verilog HDL Module Instantiation warning at RH_TEMP.v(223): ignored dangling comma in List of Port Connections" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 223 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649265607667 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "RH_TEMP.v(272) " "Verilog HDL Module Instantiation warning at RH_TEMP.v(272): ignored dangling comma in List of Port Connections" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 272 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1649265607667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rh_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rh_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 RH_TEMP " "Found entity 1: RH_TEMP" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mpu_9250.v 1 1 " "Found 1 design units, including 1 entities, in source file v/mpu_9250.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU_9250 " "Found entity 1: MPU_9250" {  } { { "V/MPU_9250.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/MPU_9250.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607671 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/LIGHT_APDS_9301.v " "Can't analyze file -- file V/LIGHT_APDS_9301.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649265607674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_word_2byte.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_word_2byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WORD_2BYTE " "Found entity 1: I2C_WRITE_WORD_2BYTE" {  } { { "V/I2C_WRITE_WORD_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_WORD_2BYTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_POINTER " "Found entity 1: I2C_WRITE_POINTER" {  } { { "V/I2C_WRITE_POINTER.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_POINTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_2byte.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_2byte.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_2BYTE " "Found entity 1: I2C_READ_2BYTE" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX2BCD " "Found entity 1: HEX2BCD" {  } { { "V/HEX2BCD.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HEX2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hc1000.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hc1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC1000 " "Found entity 1: HC1000" {  } { { "V/HC1000.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607685 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "APDS_9301.v(57) " "Verilog HDL information at APDS_9301.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "V/APDS_9301.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/APDS_9301.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649265607686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/apds_9301.v 1 1 " "Found 1 design units, including 1 entities, in source file v/apds_9301.v" { { "Info" "ISGN_ENTITY_NAME" "1 APDS_9301 " "Found entity 1: APDS_9301" {  } { { "V/APDS_9301.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/APDS_9301.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/hex_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file v/hex_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_SWITCH " "Found entity 1: HEX_SWITCH" {  } { { "V/HEX_SWITCH.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HEX_SWITCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_nano_rfs_sensor_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_nano_rfs_sensor_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_NANO_RFS_SENSOR_RTL " "Found entity 1: DE10_NANO_RFS_SENSOR_RTL" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/dht22.v 1 1 " "Found 1 design units, including 1 entities, in source file v/dht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22 " "Found entity 1: DHT22" {  } { { "V/DHT22.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/DHT22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fuzzy_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fuzzy_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fuzzy_Controller " "Found entity 1: Fuzzy_Controller" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265607694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265607694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Period Fuzzy_Controller.v(37) " "Verilog HDL Implicit Net warning at Fuzzy_Controller.v(37): created implicit net for \"Period\"" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_NANO_RFS_SENSOR_RTL " "Elaborating entity \"DE10_NANO_RFS_SENSOR_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649265607726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE10_NANO_RFS_SENSOR_RTL.v(112) " "Verilog HDL assignment warning at DE10_NANO_RFS_SENSOR_RTL.v(112): truncated value with size 32 to match size of target (1)" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607727 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[7..2\] DE10_NANO_RFS_SENSOR_RTL.v(17) " "Output port \"LED\[7..2\]\" at DE10_NANO_RFS_SENSOR_RTL.v(17) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BT_UART_TX DE10_NANO_RFS_SENSOR_RTL.v(28) " "Output port \"BT_UART_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(28) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_AD0_SDO DE10_NANO_RFS_SENSOR_RTL.v(32) " "Output port \"MPU_AD0_SDO\" at DE10_NANO_RFS_SENSOR_RTL.v(32) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_CS_n DE10_NANO_RFS_SENSOR_RTL.v(33) " "Output port \"MPU_CS_n\" at DE10_NANO_RFS_SENSOR_RTL.v(33) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MPU_FSYNC DE10_NANO_RFS_SENSOR_RTL.v(34) " "Output port \"MPU_FSYNC\" at DE10_NANO_RFS_SENSOR_RTL.v(34) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_RTS DE10_NANO_RFS_SENSOR_RTL.v(43) " "Output port \"UART2USB_RTS\" at DE10_NANO_RFS_SENSOR_RTL.v(43) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART2USB_TX DE10_NANO_RFS_SENSOR_RTL.v(45) " "Output port \"UART2USB_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(45) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_EN DE10_NANO_RFS_SENSOR_RTL.v(46) " "Output port \"WIFI_EN\" at DE10_NANO_RFS_SENSOR_RTL.v(46) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_RST_n DE10_NANO_RFS_SENSOR_RTL.v(47) " "Output port \"WIFI_RST_n\" at DE10_NANO_RFS_SENSOR_RTL.v(47) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_RTS DE10_NANO_RFS_SENSOR_RTL.v(49) " "Output port \"WIFI_UART0_RTS\" at DE10_NANO_RFS_SENSOR_RTL.v(49) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WIFI_UART0_TX DE10_NANO_RFS_SENSOR_RTL.v(51) " "Output port \"WIFI_UART0_TX\" at DE10_NANO_RFS_SENSOR_RTL.v(51) has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607728 "|DE10_NANO_RFS_SENSOR_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC1000 HC1000:HC " "Elaborating entity \"HC1000\" for hierarchy \"HC1000:HC\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "HC" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 HC1000.v(36) " "Verilog HDL assignment warning at HC1000.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V/HC1000.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607737 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RH_TEMP HC1000:HC\|RH_TEMP:ctl " "Elaborating entity \"RH_TEMP\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\"" {  } { { "V/HC1000.v" "ctl" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/HC1000.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(100) " "Verilog HDL assignment warning at RH_TEMP.v(100): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607741 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(126) " "Verilog HDL assignment warning at RH_TEMP.v(126): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607741 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(144) " "Verilog HDL assignment warning at RH_TEMP.v(144): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607742 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RH_TEMP.v(169) " "Verilog HDL assignment warning at RH_TEMP.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607742 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_ALARM RH_TEMP.v(14) " "Output port \"TEMP_ALARM\" at RH_TEMP.v(14) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607750 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RH_ALARM RH_TEMP.v(19) " "Output port \"RH_ALARM\" at RH_TEMP.v(19) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607751 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_LO0P RH_TEMP.v(26) " "Output port \"I2C_LO0P\" at RH_TEMP.v(26) has no driver" {  } { { "V/RH_TEMP.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1649265607751 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WORD_2BYTE HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_WORD_2BYTE:wrd " "Elaborating entity \"I2C_WRITE_WORD_2BYTE\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_WORD_2BYTE:wrd\"" {  } { { "V/RH_TEMP.v" "wrd" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WORD_2BYTE.v(60) " "Verilog HDL assignment warning at I2C_WRITE_WORD_2BYTE.v(60): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WORD_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_WORD_2BYTE.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607769 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_WRITE_WORD_2BYTE:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_POINTER HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt " "Elaborating entity \"I2C_WRITE_POINTER\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_WRITE_POINTER:wpt\"" {  } { { "V/RH_TEMP.v" "wpt" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_POINTER.v(56) " "Verilog HDL assignment warning at I2C_WRITE_POINTER.v(56): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_POINTER.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_WRITE_POINTER.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607785 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_WRITE_POINTER:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_2BYTE HC1000:HC\|RH_TEMP:ctl\|I2C_READ_2BYTE:rid " "Elaborating entity \"I2C_READ_2BYTE\" for hierarchy \"HC1000:HC\|RH_TEMP:ctl\|I2C_READ_2BYTE:rid\"" {  } { { "V/RH_TEMP.v" "rid" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/RH_TEMP.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_2BYTE.v(45) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(45): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607799 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(59) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(59): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607799 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(81) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(81): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607799 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(85) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(85): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607799 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_2BYTE.v(96) " "Verilog HDL assignment warning at I2C_READ_2BYTE.v(96): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_2BYTE.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/I2C_READ_2BYTE.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607799 "|DE10_NANO_RFS_SENSOR_RTL|HC1000:HC|RH_TEMP:ctl|I2C_READ_2BYTE:rid"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT22 DHT22:DHT22 " "Elaborating entity \"DHT22\" for hierarchy \"DHT22:DHT22\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "DHT22" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fuzzy_Controller Fuzzy_Controller:Fuzzy " "Elaborating entity \"Fuzzy_Controller\" for hierarchy \"Fuzzy_Controller:Fuzzy\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "Fuzzy" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265607833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Period Fuzzy_Controller.v(37) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(37): object \"Period\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607833 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_1_A Fuzzy_Controller.v(23) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(23): object \"Weight_1_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607833 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_2_A Fuzzy_Controller.v(24) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(24): object \"Weight_2_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607833 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_3_A Fuzzy_Controller.v(25) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(25): object \"Weight_3_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607833 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_4_A Fuzzy_Controller.v(26) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(26): object \"Weight_4_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_5_A Fuzzy_Controller.v(27) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(27): object \"Weight_5_A\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_1_B Fuzzy_Controller.v(28) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(28): object \"Weight_1_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_2_B Fuzzy_Controller.v(29) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(29): object \"Weight_2_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_3_B Fuzzy_Controller.v(30) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(30): object \"Weight_3_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_4_B Fuzzy_Controller.v(31) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(31): object \"Weight_4_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Weight_5_B Fuzzy_Controller.v(32) " "Verilog HDL or VHDL warning at Fuzzy_Controller.v(32): object \"Weight_5_B\" assigned a value but never read" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 Fuzzy_Controller.v(37) " "Verilog HDL assignment warning at Fuzzy_Controller.v(37): truncated value with size 15 to match size of target (1)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607834 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(171) " "Verilog HDL assignment warning at Fuzzy_Controller.v(171): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607836 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(172) " "Verilog HDL assignment warning at Fuzzy_Controller.v(172): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607836 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Fuzzy_Controller.v(181) " "Verilog HDL assignment warning at Fuzzy_Controller.v(181): truncated value with size 32 to match size of target (8)" {  } { { "V/Fuzzy_Controller.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/V/Fuzzy_Controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649265607836 "|DE10_NANO_RFS_SENSOR_RTL|Fuzzy_Controller:Fuzzy"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ck84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ck84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ck84 " "Found entity 1: altsyncram_ck84" {  } { { "db/altsyncram_ck84.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/altsyncram_ck84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265609919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265609919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_blc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_blc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_blc " "Found entity 1: mux_blc" {  } { { "db/mux_blc.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/mux_blc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_rai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_g9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q1j " "Found entity 1: cntr_q1j" {  } { { "db/cntr_q1j.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_q1j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8i " "Found entity 1: cntr_u8i" {  } { { "db/cntr_u8i.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_u8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265610617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265610617 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265611045 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649265611141 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.07.01:20:13 Progress: Loading sld3481a37d/alt_sld_fab_wrapper_hw.tcl " "2022.04.07.01:20:13 Progress: Loading sld3481a37d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265613730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265615396 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265615500 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617069 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617345 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265617348 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1649265618029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3481a37d/alt_sld_fab.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618372 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/db/ip/sld3481a37d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649265618423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265618423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649265620119 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO\[19\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "RH_TEMP_I2C_SCL " "Inserted always-enabled tri-state buffer between \"RH_TEMP_I2C_SCL\" and its non-tri-state driver." {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1649265620190 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1649265620190 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BT_KEY " "bidirectional pin \"BT_KEY\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SCL " "bidirectional pin \"LSENSOR_SCL\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LSENSOR_SDA " "bidirectional pin \"LSENSOR_SDA\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SCL_SCLK " "bidirectional pin \"MPU_SCL_SCLK\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MPU_SDA_SDI " "bidirectional pin \"MPU_SDA_SDI\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[0\] " "bidirectional pin \"TMD_D\[0\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[1\] " "bidirectional pin \"TMD_D\[1\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[2\] " "bidirectional pin \"TMD_D\[2\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[3\] " "bidirectional pin \"TMD_D\[3\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[4\] " "bidirectional pin \"TMD_D\[4\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[5\] " "bidirectional pin \"TMD_D\[5\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[6\] " "bidirectional pin \"TMD_D\[6\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TMD_D\[7\] " "bidirectional pin \"TMD_D\[7\]\" has no driver" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 41 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1649265620191 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1649265620191 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[1\] VCC pin " "The pin \"GPIO\[1\]\" is fed by VCC" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1649265620192 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1649265620192 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[18\]~synth " "Node \"GPIO\[18\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[19\]~synth " "Node \"GPIO\[19\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[20\]~synth " "Node \"GPIO\[20\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[21\]~synth " "Node \"GPIO\[21\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[22\]~synth " "Node \"GPIO\[22\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""} { "Warning" "WMLS_MLS_NODE_NAME" "RH_TEMP_I2C_SCL~synth " "Node \"RH_TEMP_I2C_SCL~synth\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265620386 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1649265620386 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BT_UART_TX GND " "Pin \"BT_UART_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|BT_UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_AD0_SDO GND " "Pin \"MPU_AD0_SDO\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|MPU_AD0_SDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_CS_n GND " "Pin \"MPU_CS_n\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|MPU_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MPU_FSYNC GND " "Pin \"MPU_FSYNC\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|MPU_FSYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_RTS GND " "Pin \"UART2USB_RTS\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART2USB_TX GND " "Pin \"UART2USB_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_EN GND " "Pin \"WIFI_EN\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_RST_n GND " "Pin \"WIFI_RST_n\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_RST_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_RTS GND " "Pin \"WIFI_UART0_RTS\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "WIFI_UART0_TX GND " "Pin \"WIFI_UART0_TX\" is stuck at GND" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649265620387 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649265620387 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265620461 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649265620681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.map.smsg " "Generated suppressed messages file D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/output_files/DE10_NANO_RFS_SENSOR_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265620845 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 419 0 0 386 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 419 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 386 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1649265621711 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649265621770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649265621770 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BT_UART_RX " "No output dependent on input pin \"BT_UART_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|BT_UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LSENSOR_INT " "No output dependent on input pin \"LSENSOR_INT\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|LSENSOR_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MPU_INT " "No output dependent on input pin \"MPU_INT\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|MPU_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_CTS " "No output dependent on input pin \"UART2USB_CTS\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART2USB_RX " "No output dependent on input pin \"UART2USB_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|UART2USB_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_CTS " "No output dependent on input pin \"WIFI_UART0_CTS\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART0_RX " "No output dependent on input pin \"WIFI_UART0_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WIFI_UART1_RX " "No output dependent on input pin \"WIFI_UART1_RX\"" {  } { { "DE10_NANO_RFS_SENSOR_RTL.v" "" { Text "D:/Ryan_Peng/FPGA_Project/DE10_Nano/DE10_NANO_RFS_SENSOR_RTL/DE10_NANO_RFS_SENSOR_RTL.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1649265622150 "|DE10_NANO_RFS_SENSOR_RTL|WIFI_UART1_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1649265622150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3720 " "Implemented 3720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649265622156 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649265622156 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "51 " "Implemented 51 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1649265622156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3434 " "Implemented 3434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649265622156 ""} { "Info" "ICUT_CUT_TM_RAMS" "193 " "Implemented 193 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1649265622156 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1649265622156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649265622156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4957 " "Peak virtual memory: 4957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649265622183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 01:20:22 2022 " "Processing ended: Thu Apr 07 01:20:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649265622183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649265622183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649265622183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649265622183 ""}
