<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:301:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:301:21" LoopName="VITIS_LOOP_301_2" ParentFunc="SystemControl(int, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;*, hls::stream&lt;float, 4&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:169:23" LoopName="VITIS_LOOP_169_1" ParentFunc="Send(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" LoopName="VITIS_LOOP_142_2" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="256" Direction="read" AccessID="scevgepseq" OrigID="for.inc.i.load.5" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:144:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" LoopName="VITIS_LOOP_150_3" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="256" Direction="read" AccessID="scevgep3seq" OrigID="for.inc17.i.load.5" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:152:21" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 4096 has been inferred" BundleName="gmem1" VarName="U" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" LoopName="VITIS_LOOP_197_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="4096" Direction="write" AccessID="U4seq" OrigID="for.inc.i16.store.7" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:200:24" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 128 has been inferred" BundleName="gmem2" VarName="S" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" LoopName="VITIS_LOOP_197_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="128" Direction="write" AccessID="S5seq" OrigID="for.inc10.i.store.5" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:203:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:250:21" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:250:21" LoopName="VITIS_LOOP_250_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" OrigID="scevgep3seq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:140:21" LoopName="VITIS_LOOP_140_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216:23" LoopName="VITIS_LOOP_216_1" ParentFunc="Receive(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, hls::stream&lt;float, 4&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;128&gt;, 0ul, 0ul, 0ul, (unsigned char)56, false&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 128 x 32bit words has been widened by 16: 8 x 512bit words" BundleName="gmem2" VarName="S" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" LoopName="VITIS_LOOP_197_1" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="8" Direction="write" AccessID="wseq" OrigID="S5seq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198:23" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 4096 x 128bit words has been widened by 4: 1024 x 512bit words" BundleName="gmem1" VarName="U" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:198:23" LoopName="VITIS_LOOP_198_2" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="1024" Direction="write" AccessID="wseq6" OrigID="U4seq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 256 x 128bit words has been widened by 4: 64 x 512bit words" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" LoopName="VITIS_LOOP_142_2" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="64" Direction="read" AccessID="wseq8" OrigID="scevgepseq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 256 x 128bit words has been widened by 4: 64 x 512bit words" BundleName="gmem0" VarName="dataIn" LoopLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" LoopName="VITIS_LOOP_150_3" ParentFunc="RoundRobin(hls::stream&lt;ap_uint&lt;1&gt;, 4&gt;&amp;, ap_uint&lt;128&gt;*, ap_uint&lt;128&gt;*, ap_uint&lt;32&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 512&gt;*, hls::stream&lt;ap_uint&lt;128&gt;, 4096&gt;*)" Length="64" Direction="read" AccessID="wseq10" OrigID="scevgep3seq" OrigAccess-DebugLoc="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:142:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="64" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:150:25" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="64" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1024 and bit width 512 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="1024" Width="512" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:197:21" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8 and bit width 512 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" Length="8" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

