/* =============================================================================
 *   Copyright (c) Texas Instruments Incorporated 2017
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 *  \file      pmhal_pmmc.h
 *
 *  \brief     This file contains enumeration declarations for different
 *             elements of the PMMC firmware interface like clocks and modules
 */

#ifndef PMHAL_PMMC_H_
#define PMHAL_PMMC_H_

/* ========================================================================== */
/*                                Include Files                               */
/* ========================================================================== */

#include <ti/drv/pm/include/pmmc/pmhal_pmmc_modinc.h>
#include <ti/drv/pm/include/pm_types.h>

#ifdef __cplusplus
extern "C" {
#endif

/* ========================================================================== */
/*                             Macros and Typedefs                            */
/* ========================================================================== */

/**
 * \brief   Structure to help the user get the more detailed module info in the
 *          PMHALPmmcModuleGetState API.
 */
typedef struct pmhalPmmcModuleState
{
    uint32_t contextLossCount;
    /**< Number of context losses experienced by the module */
    uint32_t resets;
    /**< Current state of module resets */
    uint32_t programmedState;
    /**< Requested state of the module */
    uint32_t currentState;
    /**< Current state of the module */
} pmhalPmmcModuleState_t;

/**
 * \brief   Structure to help the user get the more detailed module clock info
 *          from the PMHALPmmcClockGetState API.
 */
typedef struct pmhalPmmcClockState
{
    uint32_t programmedState;
    /**< Requested state of the clock */
    uint32_t currentState;
    /**< Current state of the clock */
} pmhalPmmcClockState_t;

/* ========================================================================== */
/*                            Structures and Enums                            */
/* ========================================================================== */

/**
 * \brief Clocks - PMMC Firmware Clock IDs
 */
typedef enum pmhalPmmcClockId
{
    PMHAL_PMMC_CLK_PMMC_MPM_VBUS_CLK = 0U,
    /**< PM HAL Pmmc PMMC MPM VBUS CLK Clock */
    PMHAL_PMMC_CLK_PMMC_MPM_FUNC_32K_CLK = 1U,
    /**< PM HAL Pmmc PMMC MPM FUNC 32K CLK Clock */
    PMHAL_PMMC_CLK_PMMC_MPM_FUNC_OSC_CLK = 2U,
    /**< PM HAL Pmmc PMMC MPM FUNC OSC CLK Clock */
    PMHAL_PMMC_CLK_PMMC_MPM_DAP_CLK = 3U,
    /**< PM HAL Pmmc PMMC MPM DAP CLK Clock */
    PMHAL_PMMC_CLK_MLB_MLB_SYS_CLK = 0U,
    /**< PM HAL Pmmc MLB MLB SYS CLK Clock */
    PMHAL_PMMC_CLK_MLB_MLB_SHB_OCP_CLK = 1U,
    /**< PM HAL Pmmc MLB MLB SHB OCP CLK Clock */
    PMHAL_PMMC_CLK_MLB_MLB_SPB_OCP_CLK = 2U,
    /**< PM HAL Pmmc MLB MLB SPB OCP CLK Clock */
    PMHAL_PMMC_CLK_MLB_MLB_IO_CLK = 3U,
    /**< PM HAL Pmmc MLB MLB IO CLK Clock */
    PMHAL_PMMC_CLK_MLB_MLBP_IO_CLK = 4U,
    /**< PM HAL Pmmc MLB MLBP IO CLK Clock */
    PMHAL_PMMC_CLK_DSS_PI_DSS_OCP_CLK = 0U,
    /**< PM HAL Pmmc DSS PI DSS OCP CLK Clock */
    PMHAL_PMMC_CLK_DSS_PI_DSS_VP_CLK = 1U,
    /**< PM HAL Pmmc DSS PI DSS VP CLK Clock */
    PMHAL_PMMC_CLK_MCBSP_VBUS_CLK = 0U,
    /**< PM HAL Pmmc MCBSP VBUS CLK Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS = 1U,
    /**< PM HAL Pmmc MCBSP CLKS Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_AUDIO_OSC = 2U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT AUDIO OSC Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_MLB_IO_CLK = 3U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT MLB IO CLK Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_MLBP_IO_CLK = 4U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT MLBP IO CLK Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_SYS_OSCCLK = 5U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT SYS OSCCLK Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_XREFCLK = 6U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT XREFCLK Clock */
    PMHAL_PMMC_CLK_MCBSP_CLKS_PARENT_UART_PLL = 7U,
    /**< PM HAL Pmmc MCBSP CLKS PARENT UART PLL Clock */
    PMHAL_PMMC_CLK_MCASP_VBUS_CLK = 0U,
    /**< PM HAL Pmmc MCASP VBUS CLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK = 1U,
    /**< PM HAL Pmmc MCASP AUX CLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_AUDIO_OSC = 2U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT AUDIO OSC Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_MLB_IO_CLK = 3U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT MLB IO CLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_MLBP_IO_CLK = 4U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT MLBP IO CLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_SYS_OSCCLK = 5U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT SYS OSCCLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_XREFCLK = 6U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT XREFCLK Clock */
    PMHAL_PMMC_CLK_MCASP_AUX_CLK_PARENT_UART_PLL = 7U,
    /**< PM HAL Pmmc MCASP AUX CLK PARENT UART PLL Clock */
    PMHAL_PMMC_CLK_DCAN_VBUS_CLK = 0U,
    /**< PM HAL Pmmc DCAN VBUS CLK Clock */
    PMHAL_PMMC_CLK_DCAN_CAN_CLK = 1U,
    /**< PM HAL Pmmc DCAN CAN CLK Clock */
    PMHAL_PMMC_CLK_EMIF_V_CLK = 0U,
    /**< PM HAL Pmmc EMIF V CLK Clock */
    PMHAL_PMMC_CLK_EMIF_M_CLK = 1U,
    /**< PM HAL Pmmc EMIF M CLK Clock */
    PMHAL_PMMC_CLK_EMIF_DFT_LOCAL_CLK = 2U,
    /**< PM HAL Pmmc EMIF DFT LOCAL CLK Clock */
    PMHAL_PMMC_CLK_EMIF_PUB_CTL_CLK = 3U,
    /**< PM HAL Pmmc EMIF PUB CTL CLK Clock */
    PMHAL_PMMC_CLK_EMIF_PHY_CTL_CLK = 4U,
    /**< PM HAL Pmmc EMIF PHY CTL CLK Clock */
    PMHAL_PMMC_CLK_EMIF_VBUSP_CLK = 5U,
    /**< PM HAL Pmmc EMIF VBUSP CLK Clock */
    PMHAL_PMMC_CLK_MMCHS_VBUS_CLK = 0U,
    /**< PM HAL Pmmc MMCHS VBUS CLK Clock */
    PMHAL_PMMC_CLK_MMCHS_CLK_ADPI = 1U,
    /**< PM HAL Pmmc MMCHS CLK ADPI Clock */
    PMHAL_PMMC_CLK_MMCHS_CLK32K = 2U,
    /**< PM HAL Pmmc MMCHS CLK32K Clock */
    PMHAL_PMMC_CLK_GPMC_GMPC_FCLK = 0U,
    /**< PM HAL Pmmc GPMC GMPC FCLK Clock */
    PMHAL_PMMC_CLK_ELM_CLK = 0U,
    /**< PM HAL Pmmc ELM CLK Clock */
    PMHAL_PMMC_CLK_SPI_VBUSP_CLK = 0U,
    /**< PM HAL Pmmc SPI VBUSP CLK Clock */
    PMHAL_PMMC_CLK_ICSS_VCLK_CLK = 0U,
    /**< PM HAL Pmmc ICSS VCLK CLK Clock */
    PMHAL_PMMC_CLK_ICSS_CORE_CLK = 1U,
    /**< PM HAL Pmmc ICSS CORE CLK Clock */
    PMHAL_PMMC_CLK_ICSS_CORE_CLK_PARENT_ICSS_PLL = 2U,
    /**< PM HAL Pmmc ICSS CORE CLK PARENT ICSS PLL Clock */
    PMHAL_PMMC_CLK_ICSS_CORE_CLK_PARENT_NSS_PLL = 3U,
    /**< PM HAL Pmmc ICSS CORE CLK PARENT NSS PLL Clock */
    PMHAL_PMMC_CLK_ICSS_UCLK_CLK = 4U,
    /**< PM HAL Pmmc ICSS UCLK CLK Clock */
    PMHAL_PMMC_CLK_ICSS_IEPCLK_CLK = 5U,
    /**< PM HAL Pmmc ICSS IEPCLK CLK Clock */
    PMHAL_PMMC_CLK_USB_BUS_CLK = 0U,
    /**< PM HAL Pmmc USB BUS CLK Clock */
    PMHAL_PMMC_CLK_USB_PHYMMR_CLK = 1U,
    /**< PM HAL Pmmc USB PHYMMR CLK Clock */
    PMHAL_PMMC_CLK_USB_SUSP_CLK = 2U,
    /**< PM HAL Pmmc USB SUSP CLK Clock */
    PMHAL_PMMC_CLK_USB_REF_CLK = 3U,
    /**< PM HAL Pmmc USB REF CLK Clock */
    PMHAL_PMMC_CLK_USB_DFT_ULPI_CLK = 4U,
    /**< PM HAL Pmmc USB DFT ULPI CLK Clock */
    PMHAL_PMMC_CLK_USB_DFT_UTMI_CLK = 5U,
    /**< PM HAL Pmmc USB DFT UTMI CLK Clock */
    PMHAL_PMMC_CLK_USB_CLKCORE = 6U,
    /**< PM HAL Pmmc USB CLKCORE Clock */
    PMHAL_PMMC_CLK_NSS_VCLK = 0U,
    /**< PM HAL Pmmc NSS VCLK Clock */
    PMHAL_PMMC_CLK_NSS_SA_UL_CLK = 1U,
    /**< PM HAL Pmmc NSS SA UL CLK Clock */
    PMHAL_PMMC_CLK_NSS_SA_UL_X1_CLK = 2U,
    /**< PM HAL Pmmc NSS SA UL X1 CLK Clock */
    PMHAL_PMMC_CLK_NSS_ESW_CLK = 3U,
    /**< PM HAL Pmmc NSS ESW CLK Clock */
    PMHAL_PMMC_CLK_NSS_CPTS_CHIP_CLK1_2 = 4U,
    /**< PM HAL Pmmc NSS CPTS CHIP CLK1 2 Clock */
    PMHAL_PMMC_CLK_NSS_CPTS_CHIP_CLK1_3 = 5U,
    /**< PM HAL Pmmc NSS CPTS CHIP CLK1 3 Clock */
    PMHAL_PMMC_CLK_NSS_CPTS_TIMI0 = 6U,
    /**< PM HAL Pmmc NSS CPTS TIMI0 Clock */
    PMHAL_PMMC_CLK_NSS_CPTS_TIMI1 = 7U,
    /**< PM HAL Pmmc NSS CPTS TIMI1 Clock */
    PMHAL_PMMC_CLK_NSS_CPTS_NSS_PLL = 8U,
    /**< PM HAL Pmmc NSS CPTS NSS PLL Clock */
    PMHAL_PMMC_CLK_NSS_GMII_RFTCLK = 9U,
    /**< PM HAL Pmmc NSS GMII RFTCLK Clock */
    PMHAL_PMMC_CLK_NSS_RGMII_MHZ_5_CLK = 10U,
    /**< PM HAL Pmmc NSS RGMII MHZ 5 CLK Clock */
    PMHAL_PMMC_CLK_NSS_RGMII_MHZ_50_CLK = 11U,
    /**< PM HAL Pmmc NSS RGMII MHZ 50 CLK Clock */
    PMHAL_PMMC_CLK_NSS_RGMII_MHZ_250_CLK = 12U,
    /**< PM HAL Pmmc NSS RGMII MHZ 250 CLK Clock */
    PMHAL_PMMC_CLK_NSS_RMII_MHZ_50_CLK = 13U,
    /**< PM HAL Pmmc NSS RMII MHZ 50 CLK Clock */
    PMHAL_PMMC_CLK_PCI_VBUS_CLK = 0U,
    /**< PM HAL Pmmc PCI VBUS CLK Clock */
    PMHAL_PMMC_CLK_OTP_VBUS_CLK = 0U,
    /**< PM HAL Pmmc OTP VBUS CLK Clock */
    PMHAL_PMMC_CLK_GPIO_VBUS_CLK = 0U,
    /**< PM HAL Pmmc GPIO VBUS CLK Clock */
    PMHAL_PMMC_CLK_TIMER64_VBUS_CLK = 0U,
    /**< PM HAL Pmmc TIMER64 VBUS CLK Clock */
    PMHAL_PMMC_CLK_TIMER64_TINL = 1U,
    /**< PM HAL Pmmc TIMER64 TINL Clock */
    PMHAL_PMMC_CLK_TIMER64_TINL_PARENT_TIMI0 = 2U,
    /**< PM HAL Pmmc TIMER64 TINL PARENT TIMI0 Clock */
    PMHAL_PMMC_CLK_TIMER64_TINL_PARENT_TIMI1 = 3U,
    /**< PM HAL Pmmc TIMER64 TINL PARENT TIMI1 Clock */
    PMHAL_PMMC_CLK_TIMER64_TINH = 4U,
    /**< PM HAL Pmmc TIMER64 TINH Clock */
    PMHAL_PMMC_CLK_TIMER64_TINH_PARENT_TIMI0 = 5U,
    /**< PM HAL Pmmc TIMER64 TINH PARENT TIMI0 Clock */
    PMHAL_PMMC_CLK_TIMER64_TINH_PARENT_TIMI1 = 6U,
    /**< PM HAL Pmmc TIMER64 TINH PARENT TIMI1 Clock */
    PMHAL_PMMC_CLK_TIMER64_TOUTL = 7U,
    /**< PM HAL Pmmc TIMER64 TOUTL Clock */
    PMHAL_PMMC_CLK_TIMER64_TOUTH = 8U,
    /**< PM HAL Pmmc TIMER64 TOUTH Clock */
    PMHAL_PMMC_CLK_SEC_MGR_SEC_CLK_PI = 0U,
    /**< PM HAL Pmmc SEC MGR SEC CLK PI Clock */
    PMHAL_PMMC_CLK_MSGMGR_VBUS_CLK = 0U,
    /**< PM HAL Pmmc MSGMGR VBUS CLK Clock */
    PMHAL_PMMC_CLK_BOOTCFG_VBUS_CLK = 0U,
    /**< PM HAL Pmmc BOOTCFG VBUS CLK Clock */
    PMHAL_PMMC_CLK_ARM_BOOTROM_VBUS_CLK = 0U,
    /**< PM HAL Pmmc ARM BOOTROM VBUS CLK Clock */
    PMHAL_PMMC_CLK_DSP_BOOTROM_VBUS_CLK = 0U,
    /**< PM HAL Pmmc DSP BOOTROM VBUS CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_VBUSP_CTTBRCLK_CLK = 0U,
    /**< PM HAL Pmmc DEBUGSS VBUSP CTTBRCLK CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_VBUSP_STMD0_CLK = 1U,
    /**< PM HAL Pmmc DEBUGSS VBUSP STMD0 CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_VBUSP_SLAVE_CLK = 2U,
    /**< PM HAL Pmmc DEBUGSS VBUSP SLAVE CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_VBUSP_MASTER_CLK = 3U,
    /**< PM HAL Pmmc DEBUGSS VBUSP MASTER CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_TCK = 4U,
    /**< PM HAL Pmmc DEBUGSS TCK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_CS_TRCEXPT_CLK = 5U,
    /**< PM HAL Pmmc DEBUGSS CS TRCEXPT CLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_DSP_TRACECLK = 6U,
    /**< PM HAL Pmmc DEBUGSS DSP TRACECLK Clock */
    PMHAL_PMMC_CLK_DEBUGSS_STMXPT_CLK = 7U,
    /**< PM HAL Pmmc DEBUGSS STMXPT CLK Clock */
    PMHAL_PMMC_CLK_UART_CBS_CLK_PI = 0U,
    /**< PM HAL Pmmc UART CBS CLK PI Clock */
    PMHAL_PMMC_CLK_EHRPWM_VBUS_CLK = 0U,
    /**< PM HAL Pmmc EHRPWM VBUS CLK Clock */
    PMHAL_PMMC_CLK_EQEP_VBUS_CLK = 0U,
    /**< PM HAL Pmmc EQEP VBUS CLK Clock */
    PMHAL_PMMC_CLK_ECAP_VBUS_CLK = 0U,
    /**< PM HAL Pmmc ECAP VBUS CLK Clock */
    PMHAL_PMMC_CLK_I2C_VBUS_CLK = 0U,
    /**< PM HAL Pmmc I2C VBUS CLK Clock */
    PMHAL_PMMC_CLK_CP_TRACER_CP_TRACER_CLK = 0U,
    /**< PM HAL Pmmc CP TRACER CP TRACER CLK Clock */
    PMHAL_PMMC_CLK_EDMA_TPTC_CLK = 0U,
    /**< PM HAL Pmmc EDMA TPTC CLK Clock */
    PMHAL_PMMC_CLK_EDMA_TPCC_CLK = 1U,
    /**< PM HAL Pmmc EDMA TPCC CLK Clock */
    PMHAL_PMMC_CLK_SEMAPHORE_VBUS_CLK = 0U,
    /**< PM HAL Pmmc SEMAPHORE VBUS CLK Clock */
    PMHAL_PMMC_CLK_INTC_VBUS_CLK = 0U,
    /**< PM HAL Pmmc INTC VBUS CLK Clock */
    PMHAL_PMMC_CLK_GIC_VBUS_CLK = 0U,
    /**< PM HAL Pmmc GIC VBUS CLK Clock */
    PMHAL_PMMC_CLK_QSPI_QSPI_CLK = 0U,
    /**< PM HAL Pmmc QSPI QSPI CLK Clock */
    PMHAL_PMMC_CLK_QSPI_DATA_BUS_CLK = 1U,
    /**< PM HAL Pmmc QSPI DATA BUS CLK Clock */
    PMHAL_PMMC_CLK_QSPI_CFG_BUS_CLK = 2U,
    /**< PM HAL Pmmc QSPI CFG BUS CLK Clock */
    PMHAL_PMMC_CLK_QSPI_QSPI_CLK_O = 3U,
    /**< PM HAL Pmmc QSPI QSPI CLK O Clock */
    PMHAL_PMMC_CLK_QSPI_QSPI_CLK_I = 4U,
    /**< PM HAL Pmmc QSPI QSPI CLK I Clock */
    PMHAL_PMMC_CLK_ARM_64B_COUNTER_CLK_INPUT = 0U,
    /**< PM HAL Pmmc ARM 64B COUNTER CLK INPUT Clock */
    PMHAL_PMMC_CLK_ARM_64B_COUNTER_VBUSP_CLK = 1U,
    /**< PM HAL Pmmc ARM 64B COUNTER VBUSP CLK Clock */
    PMHAL_PMMC_CLK_TETRIS_CORE_CLK = 0U,
    /**< PM HAL Pmmc TETRIS CORE CLK Clock */
    PMHAL_PMMC_CLK_TETRIS_SUBSYS_CLK = 1U,
    /**< PM HAL Pmmc TETRIS SUBSYS CLK Clock */
    PMHAL_PMMC_CLK_CGEM_CORE_CLK = 0U,
    /**< PM HAL Pmmc CGEM CORE CLK Clock */
    PMHAL_PMMC_CLK_CGEM_TRACE_CLK = 1U,
    /**< PM HAL Pmmc CGEM TRACE CLK Clock */
    PMHAL_PMMC_CLK_MSMC_VBUS_CLK = 0U,
    /**< PM HAL Pmmc MSMC VBUS CLK Clock */
    PMHAL_PMMC_CLK_DFT_SS_VBUS_CLK = 0U,
    /**< PM HAL Pmmc DFT SS VBUS CLK Clock */
    PMHAL_PMMC_CLK_DFT_SS_TCK = 1U,
    /**< PM HAL Pmmc DFT SS TCK Clock */
    PMHAL_PMMC_CLK_CBASS_VBUS_CLK = 0U,
    /**< PM HAL Pmmc CBASS VBUS CLK Clock */
    PMHAL_PMMC_CLK_SMARTREFLEX_SCLK_CLK = 0U,
    /**< PM HAL Pmmc SMARTREFLEX SCLK CLK Clock */
    PMHAL_PMMC_CLK_SMARTREFLEX_REFCLK1_CLK = 1U,
    /**< PM HAL Pmmc SMARTREFLEX REFCLK1 CLK Clock */
    PMHAL_PMMC_CLK_SMARTREFLEX_TEMPMCLK_CLK = 2U,
    /**< PM HAL Pmmc SMARTREFLEX TEMPMCLK CLK Clock */
    PMHAL_PMMC_CLK_EFUSE_VBUS_CLK = 0U,
    /**< PM HAL Pmmc EFUSE VBUS CLK Clock */
    PMHAL_PMMC_CLK_BOARD_SYS_OSCIN = 0U,
    /**< PM HAL Pmmc BOARD SYS OSCIN Clock */
    PMHAL_PMMC_CLK_BOARD_SYS_CLK = 1U,
    /**< PM HAL Pmmc BOARD SYS CLK Clock */
    PMHAL_PMMC_CLK_BOARD_AUDIO_OSCIN = 2U,
    /**< PM HAL Pmmc BOARD AUDIO OSCIN Clock */
    PMHAL_PMMC_CLK_BOARD_DDR = 3U,
    /**< PM HAL Pmmc BOARD DDR Clock */
    PMHAL_PMMC_CLK_BOARD_MLBCLK = 4U,
    /**< PM HAL Pmmc BOARD MLBCLK Clock */
    PMHAL_PMMC_CLK_BOARD_MLBPCLK = 5U,
    /**< PM HAL Pmmc BOARD MLBPCLK Clock */
    PMHAL_PMMC_CLK_BOARD_XREFCLK = 6U,
    /**< PM HAL Pmmc BOARD XREFCLK Clock */
    PMHAL_PMMC_CLK_BOARD_TIMI0 = 7U,
    /**< PM HAL Pmmc BOARD TIMI0 Clock */
    PMHAL_PMMC_CLK_BOARD_TIMI1 = 8U,
    /**< PM HAL Pmmc BOARD TIMI1 Clock */
    PMHAL_PMMC_CLK_BOARD_SYSCLKOUT = 10U,
    /**< PM HAL Pmmc BOARD SYSCLKOUT Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK = 11U,
    /**< PM HAL Pmmc BOARD OBSCLK Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_MAIN_PLL = 12U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT MAIN PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_DSS_PLL = 13U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT DSS PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_ARM_PLL = 14U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT ARM PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_UART_PLL = 15U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT UART PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_ICSS_PLL = 16U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT ICSS PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_DDR_PLL = 17U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT DDR PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_PLL_CTRL = 18U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT PLL CTRL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_NSS_PLL = 19U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT NSS PLL Clock */
    PMHAL_PMMC_CLK_BOARD_OBSCLK_PARENT_SYSOSC = 20U,
    /**< PM HAL Pmmc BOARD OBSCLK PARENT SYSOSC Clock */
    PMHAL_PMMC_CLK_BOARD_MII_CLKOUT = 21U,
    /**< PM HAL Pmmc BOARD MII CLKOUT Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO0 = 22U,
    /**< PM HAL Pmmc BOARD TIMO0 Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO1 = 23U,
    /**< PM HAL Pmmc BOARD TIMO1 Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_0L = 24U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 0L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_0H = 25U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 0H Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_1L = 26U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 1L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_1H = 27U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 1H Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_2L = 28U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 2L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_2H = 29U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 2H Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_3L = 30U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 3L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_3H = 31U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 3H Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_4L = 32U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 4L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_4H = 33U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 4H Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_5L = 34U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 5L Clock */
    PMHAL_PMMC_CLK_BOARD_TIMO_PARENT_TIMER64_5H = 35U,
    /**< PM HAL Pmmc BOARD TIMO PARENT TIMER64 5H Clock */
    PMHAL_PMMC_CLK_CIC_VBUS_CLK = 0U,
    /**< PM HAL Pmmc CIC VBUS CLK Clock */
    PMHAL_PMMC_CLK_PSC_VBUS_CLK = 0U,
    /**< PM HAL Pmmc PSC VBUS CLK Clock */
    PMHAL_PMMC_CLK_PSC_SLOW_SYSCLK = 1U,
    /**< PM HAL Pmmc PSC SLOW SYSCLK Clock */
    PMHAL_PMMC_CLK_UNDEF = 0x7FFFFFFFU
                           /**< Undefined value */
} pmhalPmmcClockId_t;

/**
 * \brief Module PMMC firmware device IDs
 */
typedef enum pmhalPmmcModuleId
{
    PMHAL_PMMC_MOD_LOWER_BOUND = 0x00U,
    /**< Enum Lower bound placeholder */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_PMMC
    PMHAL_PMMC_MOD_PMMC = PMHAL_PMMC_MOD_LOWER_BOUND,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_PMMC */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MLB0
    PMHAL_PMMC_MOD_MLB0 = 0x01U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MLB0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DSS0
    PMHAL_PMMC_MOD_DSS0 = 0x02U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DSS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MCBSP0
    PMHAL_PMMC_MOD_MCBSP0 = 0x03U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MCBSP0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MCASP0
    PMHAL_PMMC_MOD_MCASP0 = 0x04U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MCASP0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MCASP1
    PMHAL_PMMC_MOD_MCASP1 = 0x05U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MCASP1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MCASP2
    PMHAL_PMMC_MOD_MCASP2 = 0x06U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MCASP2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DCAN0
    PMHAL_PMMC_MOD_DCAN0 = 0x08U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DCAN0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DCAN1
    PMHAL_PMMC_MOD_DCAN1 = 0x09U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DCAN1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EMIF0
    PMHAL_PMMC_MOD_EMIF0 = 0x0AU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EMIF0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MMCHS0
    PMHAL_PMMC_MOD_MMCHS0 = 0x0BU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MMCHS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MMCHS1
    PMHAL_PMMC_MOD_MMCHS1 = 0x0CU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MMCHS1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_GPMC0
    PMHAL_PMMC_MOD_GPMC0 = 0x0DU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_GPMC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ELM0
    PMHAL_PMMC_MOD_ELM0 = 0x0EU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ELM0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SPI0
    PMHAL_PMMC_MOD_SPI0 = 0x10U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SPI0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SPI1
    PMHAL_PMMC_MOD_SPI1 = 0x11U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SPI1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SPI2
    PMHAL_PMMC_MOD_SPI2 = 0x12U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SPI2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SPI3
    PMHAL_PMMC_MOD_SPI3 = 0x13U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SPI3 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ICSS0
    PMHAL_PMMC_MOD_ICSS0 = 0x14U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ICSS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ICSS1
    PMHAL_PMMC_MOD_ICSS1 = 0x15U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ICSS1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_USB0
    PMHAL_PMMC_MOD_USB0 = 0x16U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_USB0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_USB1
    PMHAL_PMMC_MOD_USB1 = 0x17U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_USB1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_NSS0
    PMHAL_PMMC_MOD_NSS0 = 0x18U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_NSS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_PCIE0
    PMHAL_PMMC_MOD_PCIE0 = 0x19U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_PCIE0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_OTP0
    PMHAL_PMMC_MOD_OTP0 = 0x1AU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_OTP0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_GPIO0
    PMHAL_PMMC_MOD_GPIO0 = 0x1BU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_GPIO0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_GPIO1
    PMHAL_PMMC_MOD_GPIO1 = 0x1CU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_GPIO1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_0
    PMHAL_PMMC_MOD_TIMER64_0 = 0x1DU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_1
    PMHAL_PMMC_MOD_TIMER64_1 = 0x1EU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_2
    PMHAL_PMMC_MOD_TIMER64_2 = 0x1FU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_3
    PMHAL_PMMC_MOD_TIMER64_3 = 0x20U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_3 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_4
    PMHAL_PMMC_MOD_TIMER64_4 = 0x21U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_4 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_5
    PMHAL_PMMC_MOD_TIMER64_5 = 0x22U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_5 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TIMER64_6
    PMHAL_PMMC_MOD_TIMER64_6 = 0x23U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TIMER64_6 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SEC_MGR0
    PMHAL_PMMC_MOD_SEC_MGR0 = 0x24U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SEC_MGR0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MSGMGR0
    PMHAL_PMMC_MOD_MSGMGR0 = 0x25U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MSGMGR0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_BOOTCFG0
    PMHAL_PMMC_MOD_BOOTCFG0 = 0x26U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_BOOTCFG0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ARM_BOOTROM0
    PMHAL_PMMC_MOD_ARM_BOOTROM0 = 0x27U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ARM_BOOTROM0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DSP_BOOTROM0
    PMHAL_PMMC_MOD_DSP_BOOTROM0 = 0x29U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DSP_BOOTROM0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DEBUGSS0
    PMHAL_PMMC_MOD_DEBUGSS0 = 0x2BU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DEBUGSS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_UART0
    PMHAL_PMMC_MOD_UART0 = 0x2CU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_UART0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_UART1
    PMHAL_PMMC_MOD_UART1 = 0x2DU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_UART1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_UART2
    PMHAL_PMMC_MOD_UART2 = 0x2EU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_UART2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM0
    PMHAL_PMMC_MOD_EHRPWM0 = 0x2FU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM1
    PMHAL_PMMC_MOD_EHRPWM1 = 0x30U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM2
    PMHAL_PMMC_MOD_EHRPWM2 = 0x31U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM3
    PMHAL_PMMC_MOD_EHRPWM3 = 0x32U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM3 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM4
    PMHAL_PMMC_MOD_EHRPWM4 = 0x33U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM4 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EHRPWM5
    PMHAL_PMMC_MOD_EHRPWM5 = 0x34U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EHRPWM5 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EQEP0
    PMHAL_PMMC_MOD_EQEP0 = 0x35U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EQEP0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EQEP1
    PMHAL_PMMC_MOD_EQEP1 = 0x36U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EQEP1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EQEP2
    PMHAL_PMMC_MOD_EQEP2 = 0x37U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EQEP2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ECAP0
    PMHAL_PMMC_MOD_ECAP0 = 0x38U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ECAP0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ECAP1
    PMHAL_PMMC_MOD_ECAP1 = 0x39U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ECAP1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_I2C0
    PMHAL_PMMC_MOD_I2C0 = 0x3AU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_I2C0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_I2C1
    PMHAL_PMMC_MOD_I2C1 = 0x3BU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_I2C1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_I2C2
    PMHAL_PMMC_MOD_I2C2 = 0x3CU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_I2C2 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_CP_TRACER0
    PMHAL_PMMC_MOD_CP_TRACER0 = 0x3DU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_CP_TRACER0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_CP_TRACER1
    PMHAL_PMMC_MOD_CP_TRACER1 = 0x3EU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_CP_TRACER1 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EDMA0
    PMHAL_PMMC_MOD_EDMA0 = 0x3FU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EDMA0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SEMAPHORE0
    PMHAL_PMMC_MOD_SEMAPHORE0 = 0x40U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SEMAPHORE0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_INTC0
    PMHAL_PMMC_MOD_INTC0 = 0x41U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_INTC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_GIC0
    PMHAL_PMMC_MOD_GIC0 = 0x42U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_GIC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_QSPI0
    PMHAL_PMMC_MOD_QSPI0 = 0x43U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_QSPI0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_ARM_64B_COUNTER0
    PMHAL_PMMC_MOD_ARM_64B_COUNTER0 = 0x44U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_ARM_64B_COUNTER0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_TETRIS0
    PMHAL_PMMC_MOD_TETRIS0 = 0x45U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_TETRIS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_CGEM0
    PMHAL_PMMC_MOD_CGEM0 = 0x46U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_CGEM0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_MSMC0
    PMHAL_PMMC_MOD_MSMC0 = 0x47U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_MSMC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_DFS_SS0
    PMHAL_PMMC_MOD_DFS_SS0 = 0x48U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_DFS_SS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_CBASS0
    PMHAL_PMMC_MOD_CBASS0 = 0x49U,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_CBASS0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_SMARTREFLEX0
    PMHAL_PMMC_MOD_SMARTREFLEX0 = 0x4AU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_SMARTREFLEX0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EFUSE0
    PMHAL_PMMC_MOD_EFUSE0 = 0x4BU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EFUSE0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_BOARD0
    PMHAL_PMMC_MOD_BOARD0 = 0x4CU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_BOARD0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_CIC0
    PMHAL_PMMC_MOD_CIC0 = 0x4DU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_CIC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_PSC0
    PMHAL_PMMC_MOD_PSC0 = 0x4EU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_PSC0 */
#ifdef BUILDCFG_PMHAL_PMMC_MOD_EDMA1
    PMHAL_PMMC_MOD_EDMA1 = 0x4FU,
#endif /* BUILDCFG_PMHAL_PMMC_MOD_EDMA1 */
    PMHAL_PMMC_MOD_COUNT,
    /**< Enum Upper bound placeholder */
    PMHAL_PMMC_MOD_UNDEF
    /**< Undefined value */
} pmhalPmmcModuleId_t;

/* ========================================================================== */
/*                            Global Variables                                */
/* ========================================================================== */

/* None */

/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */

/* None */

#ifdef __cplusplus
}
#endif

#endif /* PMHAL_PMMC_H_ */

