read_verilog ../top.v
synth -top top
select -assert-any w:*i
write_verilog synth.v
