
1124_MARK42.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d34  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08009f38  08009f38  00019f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a228  0800a228  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a228  0800a228  0001a228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a230  0800a230  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a230  0800a230  0001a230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a234  0800a234  0001a234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800a238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00039a10  200001f4  0800a42c  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20039c04  0800a42c  00029c04  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013db2  00000000  00000000  00020222  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000269e  00000000  00000000  00033fd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001148  00000000  00000000  00036678  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001010  00000000  00000000  000377c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029909  00000000  00000000  000387d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d257  00000000  00000000  000620d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fe98b  00000000  00000000  0006f330  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016dcbb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054e4  00000000  00000000  0016dd38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001f4 	.word	0x200001f4
 800021c:	00000000 	.word	0x00000000
 8000220:	08009f1c 	.word	0x08009f1c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f8 	.word	0x200001f8
 800023c:	08009f1c 	.word	0x08009f1c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b082      	sub	sp, #8
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 80005f8:	1d39      	adds	r1, r7, #4
 80005fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005fe:	2201      	movs	r2, #1
 8000600:	4803      	ldr	r0, [pc, #12]	; (8000610 <__io_putchar+0x20>)
 8000602:	f006 fa0f 	bl	8006a24 <HAL_UART_Transmit>

  return ch;
 8000606:	687b      	ldr	r3, [r7, #4]
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20039634 	.word	0x20039634
 8000614:	00000000 	.word	0x00000000

08000618 <HAL_TIM_PeriodElapsedCallback>:
static void MX_TIM4_Init(void);
static void MX_TIM8_Init(void);
static void MX_TIM5_Init(void);
static void MX_TIM9_Init(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000618:	b580      	push	{r7, lr}
 800061a:	b082      	sub	sp, #8
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2){
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000628:	f041 862d 	bne.w	8002286 <HAL_TIM_PeriodElapsedCallback+0x1c6e>
		// TIM2 task
    switch(mode){
 800062c:	4b65      	ldr	r3, [pc, #404]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2b01      	cmp	r3, #1
 8000632:	d031      	beq.n	8000698 <HAL_TIM_PeriodElapsedCallback+0x80>
 8000634:	2b02      	cmp	r3, #2
 8000636:	f001 8625 	beq.w	8002284 <HAL_TIM_PeriodElapsedCallback+0x1c6c>
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <HAL_TIM_PeriodElapsedCallback+0x2a>

        break;
    }

		}
}
 800063e:	f001 be22 	b.w	8002286 <HAL_TIM_PeriodElapsedCallback+0x1c6e>
		    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Green
 8000642:	2201      	movs	r2, #1
 8000644:	2101      	movs	r1, #1
 8000646:	4860      	ldr	r0, [pc, #384]	; (80007c8 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000648:	f003 fddc 	bl	8004204 <HAL_GPIO_WritePin>
        PWM1 = 0.5*PWM_rsl;
 800064c:	4b5f      	ldr	r3, [pc, #380]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800064e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000652:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 8000654:	4b5e      	ldr	r3, [pc, #376]	; (80007d0 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000656:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800065a:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 800065c:	4b5d      	ldr	r3, [pc, #372]	; (80007d4 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800065e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000662:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 8000664:	4b5c      	ldr	r3, [pc, #368]	; (80007d8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8000666:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800066a:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 800066c:	4b57      	ldr	r3, [pc, #348]	; (80007cc <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800066e:	881a      	ldrh	r2, [r3, #0]
 8000670:	4b5a      	ldr	r3, [pc, #360]	; (80007dc <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8000676:	4b56      	ldr	r3, [pc, #344]	; (80007d0 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8000678:	881a      	ldrh	r2, [r3, #0]
 800067a:	4b58      	ldr	r3, [pc, #352]	; (80007dc <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 8000680:	4b54      	ldr	r3, [pc, #336]	; (80007d4 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8000682:	881a      	ldrh	r2, [r3, #0]
 8000684:	4b56      	ldr	r3, [pc, #344]	; (80007e0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 800068a:	4b53      	ldr	r3, [pc, #332]	; (80007d8 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800068c:	881a      	ldrh	r2, [r3, #0]
 800068e:	4b54      	ldr	r3, [pc, #336]	; (80007e0 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8000690:	681b      	ldr	r3, [r3, #0]
 8000692:	639a      	str	r2, [r3, #56]	; 0x38
        break;
 8000694:	f001 bdf7 	b.w	8002286 <HAL_TIM_PeriodElapsedCallback+0x1c6e>
        cnt1 = TIM1->CNT;
 8000698:	4b52      	ldr	r3, [pc, #328]	; (80007e4 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800069a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069c:	b29a      	uxth	r2, r3
 800069e:	4b52      	ldr	r3, [pc, #328]	; (80007e8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80006a0:	801a      	strh	r2, [r3, #0]
        cnt2 = TIM3->CNT;
 80006a2:	4b52      	ldr	r3, [pc, #328]	; (80007ec <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80006a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b51      	ldr	r3, [pc, #324]	; (80007f0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80006aa:	801a      	strh	r2, [r3, #0]
        cnt3 = TIM8->CNT;
 80006ac:	4b51      	ldr	r3, [pc, #324]	; (80007f4 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80006ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006b0:	b29a      	uxth	r2, r3
 80006b2:	4b51      	ldr	r3, [pc, #324]	; (80007f8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80006b4:	801a      	strh	r2, [r3, #0]
        cnt4 = TIM4->CNT;
 80006b6:	4b51      	ldr	r3, [pc, #324]	; (80007fc <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80006b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b50      	ldr	r3, [pc, #320]	; (8000800 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80006be:	801a      	strh	r2, [r3, #0]
        if     (cnt1 - cnt1_pre > 0x10000/2) digit1--;
 80006c0:	4b49      	ldr	r3, [pc, #292]	; (80007e8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80006c2:	881b      	ldrh	r3, [r3, #0]
 80006c4:	461a      	mov	r2, r3
 80006c6:	4b4f      	ldr	r3, [pc, #316]	; (8000804 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80006d0:	dd09      	ble.n	80006e6 <HAL_TIM_PeriodElapsedCallback+0xce>
 80006d2:	4b4d      	ldr	r3, [pc, #308]	; (8000808 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80006d4:	f993 3000 	ldrsb.w	r3, [r3]
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	3b01      	subs	r3, #1
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	b25a      	sxtb	r2, r3
 80006e0:	4b49      	ldr	r3, [pc, #292]	; (8000808 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80006e2:	701a      	strb	r2, [r3, #0]
 80006e4:	e011      	b.n	800070a <HAL_TIM_PeriodElapsedCallback+0xf2>
        else if(cnt1_pre - cnt1 > 0x10000/2) digit1++;
 80006e6:	4b47      	ldr	r3, [pc, #284]	; (8000804 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	4b3e      	ldr	r3, [pc, #248]	; (80007e8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80006ee:	881b      	ldrh	r3, [r3, #0]
 80006f0:	1ad3      	subs	r3, r2, r3
 80006f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80006f6:	dd08      	ble.n	800070a <HAL_TIM_PeriodElapsedCallback+0xf2>
 80006f8:	4b43      	ldr	r3, [pc, #268]	; (8000808 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80006fa:	f993 3000 	ldrsb.w	r3, [r3]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	3301      	adds	r3, #1
 8000702:	b2db      	uxtb	r3, r3
 8000704:	b25a      	sxtb	r2, r3
 8000706:	4b40      	ldr	r3, [pc, #256]	; (8000808 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8000708:	701a      	strb	r2, [r3, #0]
        if     (cnt2 - cnt2_pre > 0x10000/2) digit2--;
 800070a:	4b39      	ldr	r3, [pc, #228]	; (80007f0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800070c:	881b      	ldrh	r3, [r3, #0]
 800070e:	461a      	mov	r2, r3
 8000710:	4b3e      	ldr	r3, [pc, #248]	; (800080c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800071a:	dd09      	ble.n	8000730 <HAL_TIM_PeriodElapsedCallback+0x118>
 800071c:	4b3c      	ldr	r3, [pc, #240]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800071e:	f993 3000 	ldrsb.w	r3, [r3]
 8000722:	b2db      	uxtb	r3, r3
 8000724:	3b01      	subs	r3, #1
 8000726:	b2db      	uxtb	r3, r3
 8000728:	b25a      	sxtb	r2, r3
 800072a:	4b39      	ldr	r3, [pc, #228]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800072c:	701a      	strb	r2, [r3, #0]
 800072e:	e011      	b.n	8000754 <HAL_TIM_PeriodElapsedCallback+0x13c>
        else if(cnt2_pre - cnt2 > 0x10000/2) digit2++;
 8000730:	4b36      	ldr	r3, [pc, #216]	; (800080c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8000732:	881b      	ldrh	r3, [r3, #0]
 8000734:	461a      	mov	r2, r3
 8000736:	4b2e      	ldr	r3, [pc, #184]	; (80007f0 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8000738:	881b      	ldrh	r3, [r3, #0]
 800073a:	1ad3      	subs	r3, r2, r3
 800073c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000740:	dd08      	ble.n	8000754 <HAL_TIM_PeriodElapsedCallback+0x13c>
 8000742:	4b33      	ldr	r3, [pc, #204]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000744:	f993 3000 	ldrsb.w	r3, [r3]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	3301      	adds	r3, #1
 800074c:	b2db      	uxtb	r3, r3
 800074e:	b25a      	sxtb	r2, r3
 8000750:	4b2f      	ldr	r3, [pc, #188]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8000752:	701a      	strb	r2, [r3, #0]
        if     (cnt3 - cnt3_pre > 0x10000/2) digit3--;
 8000754:	4b28      	ldr	r3, [pc, #160]	; (80007f8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	461a      	mov	r2, r3
 800075a:	4b2e      	ldr	r3, [pc, #184]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800075c:	881b      	ldrh	r3, [r3, #0]
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000764:	dd09      	ble.n	800077a <HAL_TIM_PeriodElapsedCallback+0x162>
 8000766:	4b2c      	ldr	r3, [pc, #176]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000768:	f993 3000 	ldrsb.w	r3, [r3]
 800076c:	b2db      	uxtb	r3, r3
 800076e:	3b01      	subs	r3, #1
 8000770:	b2db      	uxtb	r3, r3
 8000772:	b25a      	sxtb	r2, r3
 8000774:	4b28      	ldr	r3, [pc, #160]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8000776:	701a      	strb	r2, [r3, #0]
 8000778:	e011      	b.n	800079e <HAL_TIM_PeriodElapsedCallback+0x186>
        else if(cnt3_pre - cnt3 > 0x10000/2) digit3++;
 800077a:	4b26      	ldr	r3, [pc, #152]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	461a      	mov	r2, r3
 8000780:	4b1d      	ldr	r3, [pc, #116]	; (80007f8 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8000782:	881b      	ldrh	r3, [r3, #0]
 8000784:	1ad3      	subs	r3, r2, r3
 8000786:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800078a:	dd08      	ble.n	800079e <HAL_TIM_PeriodElapsedCallback+0x186>
 800078c:	4b22      	ldr	r3, [pc, #136]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800078e:	f993 3000 	ldrsb.w	r3, [r3]
 8000792:	b2db      	uxtb	r3, r3
 8000794:	3301      	adds	r3, #1
 8000796:	b2db      	uxtb	r3, r3
 8000798:	b25a      	sxtb	r2, r3
 800079a:	4b1f      	ldr	r3, [pc, #124]	; (8000818 <HAL_TIM_PeriodElapsedCallback+0x200>)
 800079c:	701a      	strb	r2, [r3, #0]
        if     (cnt4 - cnt4_pre > 0x10000/2) digit4--;
 800079e:	4b18      	ldr	r3, [pc, #96]	; (8000800 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80007a0:	881b      	ldrh	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b1d      	ldr	r3, [pc, #116]	; (800081c <HAL_TIM_PeriodElapsedCallback+0x204>)
 80007a6:	881b      	ldrh	r3, [r3, #0]
 80007a8:	1ad3      	subs	r3, r2, r3
 80007aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80007ae:	dd39      	ble.n	8000824 <HAL_TIM_PeriodElapsedCallback+0x20c>
 80007b0:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80007b2:	f993 3000 	ldrsb.w	r3, [r3]
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	3b01      	subs	r3, #1
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	b25a      	sxtb	r2, r3
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <HAL_TIM_PeriodElapsedCallback+0x208>)
 80007c0:	701a      	strb	r2, [r3, #0]
 80007c2:	e041      	b.n	8000848 <HAL_TIM_PeriodElapsedCallback+0x230>
 80007c4:	20000216 	.word	0x20000216
 80007c8:	40020400 	.word	0x40020400
 80007cc:	200002c0 	.word	0x200002c0
 80007d0:	200002c2 	.word	0x200002c2
 80007d4:	200002c4 	.word	0x200002c4
 80007d8:	200002c6 	.word	0x200002c6
 80007dc:	20039ab8 	.word	0x20039ab8
 80007e0:	20039b78 	.word	0x20039b78
 80007e4:	40010000 	.word	0x40010000
 80007e8:	20000218 	.word	0x20000218
 80007ec:	40000400 	.word	0x40000400
 80007f0:	2000021a 	.word	0x2000021a
 80007f4:	40010400 	.word	0x40010400
 80007f8:	2000021c 	.word	0x2000021c
 80007fc:	40000800 	.word	0x40000800
 8000800:	2000021e 	.word	0x2000021e
 8000804:	20000220 	.word	0x20000220
 8000808:	20000228 	.word	0x20000228
 800080c:	20000222 	.word	0x20000222
 8000810:	20000229 	.word	0x20000229
 8000814:	20000224 	.word	0x20000224
 8000818:	2000022a 	.word	0x2000022a
 800081c:	20000226 	.word	0x20000226
 8000820:	2000022b 	.word	0x2000022b
        else if(cnt4_pre - cnt4 > 0x10000/2) digit4++;
 8000824:	4be0      	ldr	r3, [pc, #896]	; (8000ba8 <HAL_TIM_PeriodElapsedCallback+0x590>)
 8000826:	881b      	ldrh	r3, [r3, #0]
 8000828:	461a      	mov	r2, r3
 800082a:	4be0      	ldr	r3, [pc, #896]	; (8000bac <HAL_TIM_PeriodElapsedCallback+0x594>)
 800082c:	881b      	ldrh	r3, [r3, #0]
 800082e:	1ad3      	subs	r3, r2, r3
 8000830:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000834:	dd08      	ble.n	8000848 <HAL_TIM_PeriodElapsedCallback+0x230>
 8000836:	4bde      	ldr	r3, [pc, #888]	; (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000838:	f993 3000 	ldrsb.w	r3, [r3]
 800083c:	b2db      	uxtb	r3, r3
 800083e:	3301      	adds	r3, #1
 8000840:	b2db      	uxtb	r3, r3
 8000842:	b25a      	sxtb	r2, r3
 8000844:	4bda      	ldr	r3, [pc, #872]	; (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000846:	701a      	strb	r2, [r3, #0]
        theta1_res = (cnt1 - cnt_offset + digit1 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;// [rad]
 8000848:	4bda      	ldr	r3, [pc, #872]	; (8000bb4 <HAL_TIM_PeriodElapsedCallback+0x59c>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	461a      	mov	r2, r3
 800084e:	4bda      	ldr	r3, [pc, #872]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000850:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000854:	1ad2      	subs	r2, r2, r3
 8000856:	4bd9      	ldr	r3, [pc, #868]	; (8000bbc <HAL_TIM_PeriodElapsedCallback+0x5a4>)
 8000858:	f993 3000 	ldrsb.w	r3, [r3]
 800085c:	041b      	lsls	r3, r3, #16
 800085e:	4413      	add	r3, r2
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000868:	4bd5      	ldr	r3, [pc, #852]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800086a:	edd3 7a00 	vldr	s15, [r3]
 800086e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000872:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000876:	ee27 7b06 	vmul.f64	d7, d7, d6
 800087a:	ed9f 6bc7 	vldr	d6, [pc, #796]	; 8000b98 <HAL_TIM_PeriodElapsedCallback+0x580>
 800087e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000882:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000886:	ee37 6b07 	vadd.f64	d6, d7, d7
 800088a:	eddf 7ace 	vldr	s15, [pc, #824]	; 8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5ac>
 800088e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000892:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000896:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800089a:	4bcb      	ldr	r3, [pc, #812]	; (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 800089c:	edc3 7a00 	vstr	s15, [r3]
        theta2_res = (cnt2 - cnt_offset + digit2 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 80008a0:	4bca      	ldr	r3, [pc, #808]	; (8000bcc <HAL_TIM_PeriodElapsedCallback+0x5b4>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	461a      	mov	r2, r3
 80008a6:	4bc4      	ldr	r3, [pc, #784]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 80008a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008ac:	1ad2      	subs	r2, r2, r3
 80008ae:	4bc8      	ldr	r3, [pc, #800]	; (8000bd0 <HAL_TIM_PeriodElapsedCallback+0x5b8>)
 80008b0:	f993 3000 	ldrsb.w	r3, [r3]
 80008b4:	041b      	lsls	r3, r3, #16
 80008b6:	4413      	add	r3, r2
 80008b8:	ee07 3a90 	vmov	s15, r3
 80008bc:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80008c0:	4bbf      	ldr	r3, [pc, #764]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 80008c2:	edd3 7a00 	vldr	s15, [r3]
 80008c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008ca:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 80008ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008d2:	ed9f 6bb1 	vldr	d6, [pc, #708]	; 8000b98 <HAL_TIM_PeriodElapsedCallback+0x580>
 80008d6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80008da:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80008de:	ee37 6b07 	vadd.f64	d6, d7, d7
 80008e2:	eddf 7ab8 	vldr	s15, [pc, #736]	; 8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5ac>
 80008e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80008ee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008f2:	4bb8      	ldr	r3, [pc, #736]	; (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80008f4:	edc3 7a00 	vstr	s15, [r3]
        theta3_res = (cnt3 - cnt_offset + digit3 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 80008f8:	4bb7      	ldr	r3, [pc, #732]	; (8000bd8 <HAL_TIM_PeriodElapsedCallback+0x5c0>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	461a      	mov	r2, r3
 80008fe:	4bae      	ldr	r3, [pc, #696]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000900:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000904:	1ad2      	subs	r2, r2, r3
 8000906:	4bb5      	ldr	r3, [pc, #724]	; (8000bdc <HAL_TIM_PeriodElapsedCallback+0x5c4>)
 8000908:	f993 3000 	ldrsb.w	r3, [r3]
 800090c:	041b      	lsls	r3, r3, #16
 800090e:	4413      	add	r3, r2
 8000910:	ee07 3a90 	vmov	s15, r3
 8000914:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000918:	4ba9      	ldr	r3, [pc, #676]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 800091a:	edd3 7a00 	vldr	s15, [r3]
 800091e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000922:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 8000926:	ee27 7b06 	vmul.f64	d7, d7, d6
 800092a:	ed9f 6b9b 	vldr	d6, [pc, #620]	; 8000b98 <HAL_TIM_PeriodElapsedCallback+0x580>
 800092e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000932:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000936:	ee37 6b07 	vadd.f64	d6, d7, d7
 800093a:	eddf 7aa2 	vldr	s15, [pc, #648]	; 8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5ac>
 800093e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000942:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000946:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800094a:	4ba5      	ldr	r3, [pc, #660]	; (8000be0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 800094c:	edc3 7a00 	vstr	s15, [r3]
        theta4_res = (cnt4 - cnt_offset + digit4 * 0x10000) / (4.0 * rsl * Gear)*2.0*pi;
 8000950:	4b96      	ldr	r3, [pc, #600]	; (8000bac <HAL_TIM_PeriodElapsedCallback+0x594>)
 8000952:	881b      	ldrh	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	4b98      	ldr	r3, [pc, #608]	; (8000bb8 <HAL_TIM_PeriodElapsedCallback+0x5a0>)
 8000958:	f9b3 3000 	ldrsh.w	r3, [r3]
 800095c:	1ad2      	subs	r2, r2, r3
 800095e:	4b94      	ldr	r3, [pc, #592]	; (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x598>)
 8000960:	f993 3000 	ldrsb.w	r3, [r3]
 8000964:	041b      	lsls	r3, r3, #16
 8000966:	4413      	add	r3, r2
 8000968:	ee07 3a90 	vmov	s15, r3
 800096c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8000970:	4b93      	ldr	r3, [pc, #588]	; (8000bc0 <HAL_TIM_PeriodElapsedCallback+0x5a8>)
 8000972:	edd3 7a00 	vldr	s15, [r3]
 8000976:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800097a:	eeb1 6b00 	vmov.f64	d6, #16	; 0x40800000  4.0
 800097e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000982:	ed9f 6b85 	vldr	d6, [pc, #532]	; 8000b98 <HAL_TIM_PeriodElapsedCallback+0x580>
 8000986:	ee27 6b06 	vmul.f64	d6, d7, d6
 800098a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800098e:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000992:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8000bc4 <HAL_TIM_PeriodElapsedCallback+0x5ac>
 8000996:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800099a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800099e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80009a2:	4b90      	ldr	r3, [pc, #576]	; (8000be4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 80009a4:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_res_raw = ( theta1_res - theta1_res_pre )/dt;
 80009a8:	4b87      	ldr	r3, [pc, #540]	; (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 80009aa:	ed93 7a00 	vldr	s14, [r3]
 80009ae:	4b8e      	ldr	r3, [pc, #568]	; (8000be8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 80009b0:	edd3 7a00 	vldr	s15, [r3]
 80009b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009b8:	eddf 6a99 	vldr	s13, [pc, #612]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 80009bc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009c0:	4b8a      	ldr	r3, [pc, #552]	; (8000bec <HAL_TIM_PeriodElapsedCallback+0x5d4>)
 80009c2:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_res_raw = ( theta2_res - theta2_res_pre )/dt;
 80009c6:	4b83      	ldr	r3, [pc, #524]	; (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 80009c8:	ed93 7a00 	vldr	s14, [r3]
 80009cc:	4b88      	ldr	r3, [pc, #544]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 80009ce:	edd3 7a00 	vldr	s15, [r3]
 80009d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009d6:	eddf 6a92 	vldr	s13, [pc, #584]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 80009da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009de:	4b85      	ldr	r3, [pc, #532]	; (8000bf4 <HAL_TIM_PeriodElapsedCallback+0x5dc>)
 80009e0:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_res_raw = ( theta3_res - theta3_res_pre )/dt;
 80009e4:	4b7e      	ldr	r3, [pc, #504]	; (8000be0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 80009e6:	ed93 7a00 	vldr	s14, [r3]
 80009ea:	4b83      	ldr	r3, [pc, #524]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 80009ec:	edd3 7a00 	vldr	s15, [r3]
 80009f0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009f4:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 80009f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80009fc:	4b7f      	ldr	r3, [pc, #508]	; (8000bfc <HAL_TIM_PeriodElapsedCallback+0x5e4>)
 80009fe:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_res_raw = ( theta4_res - theta4_res_pre )/dt;
 8000a02:	4b78      	ldr	r3, [pc, #480]	; (8000be4 <HAL_TIM_PeriodElapsedCallback+0x5cc>)
 8000a04:	ed93 7a00 	vldr	s14, [r3]
 8000a08:	4b7d      	ldr	r3, [pc, #500]	; (8000c00 <HAL_TIM_PeriodElapsedCallback+0x5e8>)
 8000a0a:	edd3 7a00 	vldr	s15, [r3]
 8000a0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000a12:	eddf 6a83 	vldr	s13, [pc, #524]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000a16:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a1a:	4b7a      	ldr	r3, [pc, #488]	; (8000c04 <HAL_TIM_PeriodElapsedCallback+0x5ec>)
 8000a1c:	edc3 7a00 	vstr	s15, [r3]
        dtheta1_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta1_res_pre + 2.0 * G_LPF * (theta1_res - theta1_res_pre) );
 8000a20:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000a24:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000a28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a2c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a30:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8000a34:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000a38:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8000a3c:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000a40:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000a44:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000a48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a50:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000a54:	ee35 5b47 	vsub.f64	d5, d5, d7
 8000a58:	4b6b      	ldr	r3, [pc, #428]	; (8000c08 <HAL_TIM_PeriodElapsedCallback+0x5f0>)
 8000a5a:	edd3 7a00 	vldr	s15, [r3]
 8000a5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a62:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000a66:	4b58      	ldr	r3, [pc, #352]	; (8000bc8 <HAL_TIM_PeriodElapsedCallback+0x5b0>)
 8000a68:	ed93 7a00 	vldr	s14, [r3]
 8000a6c:	4b5e      	ldr	r3, [pc, #376]	; (8000be8 <HAL_TIM_PeriodElapsedCallback+0x5d0>)
 8000a6e:	edd3 7a00 	vldr	s15, [r3]
 8000a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a76:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000a7a:	ed9f 4b49 	vldr	d4, [pc, #292]	; 8000ba0 <HAL_TIM_PeriodElapsedCallback+0x588>
 8000a7e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8000a82:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000a86:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000a8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000a8e:	4b5f      	ldr	r3, [pc, #380]	; (8000c0c <HAL_TIM_PeriodElapsedCallback+0x5f4>)
 8000a90:	edc3 7a00 	vstr	s15, [r3]
        dtheta2_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta2_res_pre + 2.0 * G_LPF * (theta2_res - theta2_res_pre) );
 8000a94:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000a98:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000a9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aa0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000aa4:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8000aa8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000aac:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8000ab0:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000ab4:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000ab8:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000abc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ac4:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000ac8:	ee35 5b47 	vsub.f64	d5, d5, d7
 8000acc:	4b50      	ldr	r3, [pc, #320]	; (8000c10 <HAL_TIM_PeriodElapsedCallback+0x5f8>)
 8000ace:	edd3 7a00 	vldr	s15, [r3]
 8000ad2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ad6:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000ada:	4b3e      	ldr	r3, [pc, #248]	; (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x5bc>)
 8000adc:	ed93 7a00 	vldr	s14, [r3]
 8000ae0:	4b43      	ldr	r3, [pc, #268]	; (8000bf0 <HAL_TIM_PeriodElapsedCallback+0x5d8>)
 8000ae2:	edd3 7a00 	vldr	s15, [r3]
 8000ae6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000aea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000aee:	ed9f 4b2c 	vldr	d4, [pc, #176]	; 8000ba0 <HAL_TIM_PeriodElapsedCallback+0x588>
 8000af2:	ee27 7b04 	vmul.f64	d7, d7, d4
 8000af6:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000afa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000afe:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b02:	4b44      	ldr	r3, [pc, #272]	; (8000c14 <HAL_TIM_PeriodElapsedCallback+0x5fc>)
 8000b04:	edc3 7a00 	vstr	s15, [r3]
        dtheta3_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta3_res_pre + 2.0 * G_LPF * (theta3_res - theta3_res_pre) );
 8000b08:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000b0c:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000b10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b18:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8000b1c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b20:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8000b24:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000b28:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000b2c:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000b30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b34:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b38:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000b3c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8000b40:	4b35      	ldr	r3, [pc, #212]	; (8000c18 <HAL_TIM_PeriodElapsedCallback+0x600>)
 8000b42:	edd3 7a00 	vldr	s15, [r3]
 8000b46:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b4a:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000b4e:	4b24      	ldr	r3, [pc, #144]	; (8000be0 <HAL_TIM_PeriodElapsedCallback+0x5c8>)
 8000b50:	ed93 7a00 	vldr	s14, [r3]
 8000b54:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <HAL_TIM_PeriodElapsedCallback+0x5e0>)
 8000b56:	edd3 7a00 	vldr	s15, [r3]
 8000b5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b5e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b62:	ed9f 4b0f 	vldr	d4, [pc, #60]	; 8000ba0 <HAL_TIM_PeriodElapsedCallback+0x588>
 8000b66:	ee27 7b04 	vmul.f64	d7, d7, d4
 8000b6a:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000b6e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000b72:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000b76:	4b29      	ldr	r3, [pc, #164]	; (8000c1c <HAL_TIM_PeriodElapsedCallback+0x604>)
 8000b78:	edc3 7a00 	vstr	s15, [r3]
        dtheta4_res = 1.0 / (2.0 + G_LPF * dt) * ( (2.0 - G_LPF * dt)*dtheta4_res_pre + 2.0 * G_LPF * (theta4_res - theta4_res_pre) );
 8000b7c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000b80:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000b84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b88:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000b8c:	eeb0 6b00 	vmov.f64	d6, #0	; 0x40000000  2.0
 8000b90:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000b94:	e046      	b.n	8000c24 <HAL_TIM_PeriodElapsedCallback+0x60c>
 8000b96:	bf00      	nop
 8000b98:	00000000 	.word	0x00000000
 8000b9c:	40500000 	.word	0x40500000
 8000ba0:	00000000 	.word	0x00000000
 8000ba4:	40440000 	.word	0x40440000
 8000ba8:	20000226 	.word	0x20000226
 8000bac:	2000021e 	.word	0x2000021e
 8000bb0:	2000022b 	.word	0x2000022b
 8000bb4:	20000218 	.word	0x20000218
 8000bb8:	20000000 	.word	0x20000000
 8000bbc:	20000228 	.word	0x20000228
 8000bc0:	20000004 	.word	0x20000004
 8000bc4:	40490fdb 	.word	0x40490fdb
 8000bc8:	20000230 	.word	0x20000230
 8000bcc:	2000021a 	.word	0x2000021a
 8000bd0:	20000229 	.word	0x20000229
 8000bd4:	20000234 	.word	0x20000234
 8000bd8:	2000021c 	.word	0x2000021c
 8000bdc:	2000022a 	.word	0x2000022a
 8000be0:	20000238 	.word	0x20000238
 8000be4:	2000023c 	.word	0x2000023c
 8000be8:	20000240 	.word	0x20000240
 8000bec:	20000270 	.word	0x20000270
 8000bf0:	20000244 	.word	0x20000244
 8000bf4:	20000274 	.word	0x20000274
 8000bf8:	20000248 	.word	0x20000248
 8000bfc:	20000278 	.word	0x20000278
 8000c00:	2000024c 	.word	0x2000024c
 8000c04:	2000027c 	.word	0x2000027c
 8000c08:	20000260 	.word	0x20000260
 8000c0c:	20000250 	.word	0x20000250
 8000c10:	20000264 	.word	0x20000264
 8000c14:	20000254 	.word	0x20000254
 8000c18:	20000268 	.word	0x20000268
 8000c1c:	20000258 	.word	0x20000258
 8000c20:	3a83126f 	.word	0x3a83126f
 8000c24:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8000c28:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000c2c:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 8000c20 <HAL_TIM_PeriodElapsedCallback+0x608>
 8000c30:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8000c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c38:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c3c:	eeb0 5b00 	vmov.f64	d5, #0	; 0x40000000  2.0
 8000c40:	ee35 5b47 	vsub.f64	d5, d5, d7
 8000c44:	4bce      	ldr	r3, [pc, #824]	; (8000f80 <HAL_TIM_PeriodElapsedCallback+0x968>)
 8000c46:	edd3 7a00 	vldr	s15, [r3]
 8000c4a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c4e:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000c52:	4bcc      	ldr	r3, [pc, #816]	; (8000f84 <HAL_TIM_PeriodElapsedCallback+0x96c>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	4bcb      	ldr	r3, [pc, #812]	; (8000f88 <HAL_TIM_PeriodElapsedCallback+0x970>)
 8000c5a:	edd3 7a00 	vldr	s15, [r3]
 8000c5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c62:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c66:	ed9f 4bc2 	vldr	d4, [pc, #776]	; 8000f70 <HAL_TIM_PeriodElapsedCallback+0x958>
 8000c6a:	ee27 7b04 	vmul.f64	d7, d7, d4
 8000c6e:	ee35 7b07 	vadd.f64	d7, d5, d7
 8000c72:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000c76:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c7a:	4bc4      	ldr	r3, [pc, #784]	; (8000f8c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8000c7c:	edc3 7a00 	vstr	s15, [r3]
        vx_res = (Rw / 4.0) * (dtheta1_res - dtheta2_res + dtheta3_res - dtheta4_res);// [m/sec]
 8000c80:	4bc3      	ldr	r3, [pc, #780]	; (8000f90 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8000c82:	ed93 7a00 	vldr	s14, [r3]
 8000c86:	4bc3      	ldr	r3, [pc, #780]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8000c88:	edd3 7a00 	vldr	s15, [r3]
 8000c8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c90:	4bc1      	ldr	r3, [pc, #772]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8000c92:	edd3 7a00 	vldr	s15, [r3]
 8000c96:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000c9a:	4bbc      	ldr	r3, [pc, #752]	; (8000f8c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8000c9c:	edd3 7a00 	vldr	s15, [r3]
 8000ca0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ca4:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8000f9c <HAL_TIM_PeriodElapsedCallback+0x984>
 8000ca8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cac:	4bbc      	ldr	r3, [pc, #752]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8000cae:	edc3 7a00 	vstr	s15, [r3]
        vy_res = (Rw / 4.0) * (dtheta1_res + dtheta2_res + dtheta3_res + dtheta4_res);
 8000cb2:	4bb7      	ldr	r3, [pc, #732]	; (8000f90 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8000cb4:	ed93 7a00 	vldr	s14, [r3]
 8000cb8:	4bb6      	ldr	r3, [pc, #728]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8000cba:	edd3 7a00 	vldr	s15, [r3]
 8000cbe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000cc2:	4bb5      	ldr	r3, [pc, #724]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8000cc4:	edd3 7a00 	vldr	s15, [r3]
 8000cc8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ccc:	4baf      	ldr	r3, [pc, #700]	; (8000f8c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8000cce:	edd3 7a00 	vldr	s15, [r3]
 8000cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cd6:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8000f9c <HAL_TIM_PeriodElapsedCallback+0x984>
 8000cda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000cde:	4bb1      	ldr	r3, [pc, #708]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8000ce0:	edc3 7a00 	vstr	s15, [r3]
        dphi_res = (Rw / 4.0) / (W + L) * ( - dtheta1_res - dtheta2_res + dtheta3_res + dtheta4_res);// [rad/sec]
 8000ce4:	4baa      	ldr	r3, [pc, #680]	; (8000f90 <HAL_TIM_PeriodElapsedCallback+0x978>)
 8000ce6:	edd3 7a00 	vldr	s15, [r3]
 8000cea:	eeb1 7a67 	vneg.f32	s14, s15
 8000cee:	4ba9      	ldr	r3, [pc, #676]	; (8000f94 <HAL_TIM_PeriodElapsedCallback+0x97c>)
 8000cf0:	edd3 7a00 	vldr	s15, [r3]
 8000cf4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000cf8:	4ba7      	ldr	r3, [pc, #668]	; (8000f98 <HAL_TIM_PeriodElapsedCallback+0x980>)
 8000cfa:	edd3 7a00 	vldr	s15, [r3]
 8000cfe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000d02:	4ba2      	ldr	r3, [pc, #648]	; (8000f8c <HAL_TIM_PeriodElapsedCallback+0x974>)
 8000d04:	edd3 7a00 	vldr	s15, [r3]
 8000d08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d0c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d10:	ed9f 6b99 	vldr	d6, [pc, #612]	; 8000f78 <HAL_TIM_PeriodElapsedCallback+0x960>
 8000d14:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000d18:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000d1c:	4ba2      	ldr	r3, [pc, #648]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8000d1e:	edc3 7a00 	vstr	s15, [r3]
        x_res   += vx_res   * dt;// [m]
 8000d22:	4b9f      	ldr	r3, [pc, #636]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8000d24:	edd3 7a00 	vldr	s15, [r3]
 8000d28:	ed9f 7aa0 	vldr	s14, [pc, #640]	; 8000fac <HAL_TIM_PeriodElapsedCallback+0x994>
 8000d2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d30:	4b9f      	ldr	r3, [pc, #636]	; (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x998>)
 8000d32:	edd3 7a00 	vldr	s15, [r3]
 8000d36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d3a:	4b9d      	ldr	r3, [pc, #628]	; (8000fb0 <HAL_TIM_PeriodElapsedCallback+0x998>)
 8000d3c:	edc3 7a00 	vstr	s15, [r3]
        y_res   += vy_res   * dt;
 8000d40:	4b98      	ldr	r3, [pc, #608]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8000d42:	edd3 7a00 	vldr	s15, [r3]
 8000d46:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8000fac <HAL_TIM_PeriodElapsedCallback+0x994>
 8000d4a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d4e:	4b99      	ldr	r3, [pc, #612]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8000d50:	edd3 7a00 	vldr	s15, [r3]
 8000d54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d58:	4b96      	ldr	r3, [pc, #600]	; (8000fb4 <HAL_TIM_PeriodElapsedCallback+0x99c>)
 8000d5a:	edc3 7a00 	vstr	s15, [r3]
        phi_res += dphi_res * dt;// [rad]
 8000d5e:	4b92      	ldr	r3, [pc, #584]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8000d60:	edd3 7a00 	vldr	s15, [r3]
 8000d64:	ed9f 7a91 	vldr	s14, [pc, #580]	; 8000fac <HAL_TIM_PeriodElapsedCallback+0x994>
 8000d68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d6c:	4b92      	ldr	r3, [pc, #584]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8000d6e:	edd3 7a00 	vldr	s15, [r3]
 8000d72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d76:	4b90      	ldr	r3, [pc, #576]	; (8000fb8 <HAL_TIM_PeriodElapsedCallback+0x9a0>)
 8000d78:	edc3 7a00 	vstr	s15, [r3]
        direc1 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1);
 8000d7c:	4b8f      	ldr	r3, [pc, #572]	; (8000fbc <HAL_TIM_PeriodElapsedCallback+0x9a4>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0310 	and.w	r3, r3, #16
 8000d86:	2b10      	cmp	r3, #16
 8000d88:	bf0c      	ite	eq
 8000d8a:	2301      	moveq	r3, #1
 8000d8c:	2300      	movne	r3, #0
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	b25a      	sxtb	r2, r3
 8000d92:	4b8b      	ldr	r3, [pc, #556]	; (8000fc0 <HAL_TIM_PeriodElapsedCallback+0x9a8>)
 8000d94:	701a      	strb	r2, [r3, #0]
        direc2 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim3);
 8000d96:	4b8b      	ldr	r3, [pc, #556]	; (8000fc4 <HAL_TIM_PeriodElapsedCallback+0x9ac>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	f003 0310 	and.w	r3, r3, #16
 8000da0:	2b10      	cmp	r3, #16
 8000da2:	bf0c      	ite	eq
 8000da4:	2301      	moveq	r3, #1
 8000da6:	2300      	movne	r3, #0
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	b25a      	sxtb	r2, r3
 8000dac:	4b86      	ldr	r3, [pc, #536]	; (8000fc8 <HAL_TIM_PeriodElapsedCallback+0x9b0>)
 8000dae:	701a      	strb	r2, [r3, #0]
        direc3 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim8);
 8000db0:	4b86      	ldr	r3, [pc, #536]	; (8000fcc <HAL_TIM_PeriodElapsedCallback+0x9b4>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f003 0310 	and.w	r3, r3, #16
 8000dba:	2b10      	cmp	r3, #16
 8000dbc:	bf0c      	ite	eq
 8000dbe:	2301      	moveq	r3, #1
 8000dc0:	2300      	movne	r3, #0
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	b25a      	sxtb	r2, r3
 8000dc6:	4b82      	ldr	r3, [pc, #520]	; (8000fd0 <HAL_TIM_PeriodElapsedCallback+0x9b8>)
 8000dc8:	701a      	strb	r2, [r3, #0]
        direc4 = __HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4);
 8000dca:	4b82      	ldr	r3, [pc, #520]	; (8000fd4 <HAL_TIM_PeriodElapsedCallback+0x9bc>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0310 	and.w	r3, r3, #16
 8000dd4:	2b10      	cmp	r3, #16
 8000dd6:	bf0c      	ite	eq
 8000dd8:	2301      	moveq	r3, #1
 8000dda:	2300      	movne	r3, #0
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	b25a      	sxtb	r2, r3
 8000de0:	4b7d      	ldr	r3, [pc, #500]	; (8000fd8 <HAL_TIM_PeriodElapsedCallback+0x9c0>)
 8000de2:	701a      	strb	r2, [r3, #0]
        vy_cmd = 0.5;
 8000de4:	4b7d      	ldr	r3, [pc, #500]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x9c4>)
 8000de6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8000dea:	601a      	str	r2, [r3, #0]
        ddx_ref   = Kp_vv_x   * (vx_cmd   -   vx_res);
 8000dec:	4b7c      	ldr	r3, [pc, #496]	; (8000fe0 <HAL_TIM_PeriodElapsedCallback+0x9c8>)
 8000dee:	ed93 7a00 	vldr	s14, [r3]
 8000df2:	4b6b      	ldr	r3, [pc, #428]	; (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x988>)
 8000df4:	edd3 7a00 	vldr	s15, [r3]
 8000df8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dfc:	4b79      	ldr	r3, [pc, #484]	; (8000fe4 <HAL_TIM_PeriodElapsedCallback+0x9cc>)
 8000dfe:	edd3 7a00 	vldr	s15, [r3]
 8000e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e06:	4b78      	ldr	r3, [pc, #480]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8000e08:	edc3 7a00 	vstr	s15, [r3]
        ddy_ref   = Kp_vv_y   * (vy_cmd   -   vy_res);
 8000e0c:	4b73      	ldr	r3, [pc, #460]	; (8000fdc <HAL_TIM_PeriodElapsedCallback+0x9c4>)
 8000e0e:	ed93 7a00 	vldr	s14, [r3]
 8000e12:	4b64      	ldr	r3, [pc, #400]	; (8000fa4 <HAL_TIM_PeriodElapsedCallback+0x98c>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e1c:	4b73      	ldr	r3, [pc, #460]	; (8000fec <HAL_TIM_PeriodElapsedCallback+0x9d4>)
 8000e1e:	edd3 7a00 	vldr	s15, [r3]
 8000e22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e26:	4b72      	ldr	r3, [pc, #456]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8000e28:	edc3 7a00 	vstr	s15, [r3]
        ddphi_ref = Kp_vv_phi * (dphi_cmd - dphi_res);
 8000e2c:	4b71      	ldr	r3, [pc, #452]	; (8000ff4 <HAL_TIM_PeriodElapsedCallback+0x9dc>)
 8000e2e:	ed93 7a00 	vldr	s14, [r3]
 8000e32:	4b5d      	ldr	r3, [pc, #372]	; (8000fa8 <HAL_TIM_PeriodElapsedCallback+0x990>)
 8000e34:	edd3 7a00 	vldr	s15, [r3]
 8000e38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000e3c:	4b6e      	ldr	r3, [pc, #440]	; (8000ff8 <HAL_TIM_PeriodElapsedCallback+0x9e0>)
 8000e3e:	edd3 7a00 	vldr	s15, [r3]
 8000e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e46:	4b6d      	ldr	r3, [pc, #436]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8000e48:	edc3 7a00 	vstr	s15, [r3]
        ddtheta1_ref =  20.0 * ddx_ref + 20.0 * ddy_ref - 6.0 * ddphi_ref;// [rad/sec^2]
 8000e4c:	4b66      	ldr	r3, [pc, #408]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8000e4e:	edd3 7a00 	vldr	s15, [r3]
 8000e52:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e56:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 8000e5a:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000e5e:	4b64      	ldr	r3, [pc, #400]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8000e60:	edd3 7a00 	vldr	s15, [r3]
 8000e64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e68:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 8000e6c:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e70:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e74:	4b61      	ldr	r3, [pc, #388]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8000e82:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000e86:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000e8a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e8e:	4b5c      	ldr	r3, [pc, #368]	; (8001000 <HAL_TIM_PeriodElapsedCallback+0x9e8>)
 8000e90:	edc3 7a00 	vstr	s15, [r3]
        ddtheta2_ref = -20.0 * ddx_ref + 20.0 * ddy_ref - 6.0 * ddphi_ref;
 8000e94:	4b54      	ldr	r3, [pc, #336]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8000e96:	edd3 7a00 	vldr	s15, [r3]
 8000e9a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e9e:	eebb 6b04 	vmov.f64	d6, #180	; 0xc1a00000 -20.0
 8000ea2:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000ea6:	4b52      	ldr	r3, [pc, #328]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8000ea8:	edd3 7a00 	vldr	s15, [r3]
 8000eac:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000eb0:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 8000eb4:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000eb8:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000ebc:	4b4f      	ldr	r3, [pc, #316]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8000ebe:	edd3 7a00 	vldr	s15, [r3]
 8000ec2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec6:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8000eca:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000ece:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000ed2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ed6:	4b4b      	ldr	r3, [pc, #300]	; (8001004 <HAL_TIM_PeriodElapsedCallback+0x9ec>)
 8000ed8:	edc3 7a00 	vstr	s15, [r3]
        ddtheta3_ref =  20.0 * ddx_ref + 20.0 * ddy_ref + 6.0 * ddphi_ref;
 8000edc:	4b42      	ldr	r3, [pc, #264]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8000ede:	edd3 7a00 	vldr	s15, [r3]
 8000ee2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ee6:	eeb3 6b04 	vmov.f64	d6, #52	; 0x41a00000  20.0
 8000eea:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000eee:	4b40      	ldr	r3, [pc, #256]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8000ef0:	edd3 7a00 	vldr	s15, [r3]
 8000ef4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ef8:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 8000efc:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f00:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000f04:	4b3d      	ldr	r3, [pc, #244]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8000f06:	edd3 7a00 	vldr	s15, [r3]
 8000f0a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f0e:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8000f12:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f16:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f1a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f1e:	4b3a      	ldr	r3, [pc, #232]	; (8001008 <HAL_TIM_PeriodElapsedCallback+0x9f0>)
 8000f20:	edc3 7a00 	vstr	s15, [r3]
        ddtheta4_ref = -20.0 * ddx_ref + 20.0 * ddy_ref + 6.0 * ddphi_ref;
 8000f24:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <HAL_TIM_PeriodElapsedCallback+0x9d0>)
 8000f26:	edd3 7a00 	vldr	s15, [r3]
 8000f2a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f2e:	eebb 6b04 	vmov.f64	d6, #180	; 0xc1a00000 -20.0
 8000f32:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f36:	4b2e      	ldr	r3, [pc, #184]	; (8000ff0 <HAL_TIM_PeriodElapsedCallback+0x9d8>)
 8000f38:	edd3 7a00 	vldr	s15, [r3]
 8000f3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f40:	eeb3 5b04 	vmov.f64	d5, #52	; 0x41a00000  20.0
 8000f44:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f48:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000f4c:	4b2b      	ldr	r3, [pc, #172]	; (8000ffc <HAL_TIM_PeriodElapsedCallback+0x9e4>)
 8000f4e:	edd3 7a00 	vldr	s15, [r3]
 8000f52:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000f56:	eeb1 5b08 	vmov.f64	d5, #24	; 0x40c00000  6.0
 8000f5a:	ee27 7b05 	vmul.f64	d7, d7, d5
 8000f5e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000f62:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000f66:	4b29      	ldr	r3, [pc, #164]	; (800100c <HAL_TIM_PeriodElapsedCallback+0x9f4>)
 8000f68:	edc3 7a00 	vstr	s15, [r3]
 8000f6c:	e052      	b.n	8001014 <HAL_TIM_PeriodElapsedCallback+0x9fc>
 8000f6e:	bf00      	nop
 8000f70:	00000000 	.word	0x00000000
 8000f74:	40440000 	.word	0x40440000
 8000f78:	4c71c722 	.word	0x4c71c722
 8000f7c:	3fa55555 	.word	0x3fa55555
 8000f80:	2000026c 	.word	0x2000026c
 8000f84:	2000023c 	.word	0x2000023c
 8000f88:	2000024c 	.word	0x2000024c
 8000f8c:	2000025c 	.word	0x2000025c
 8000f90:	20000250 	.word	0x20000250
 8000f94:	20000254 	.word	0x20000254
 8000f98:	20000258 	.word	0x20000258
 8000f9c:	3c4ccccd 	.word	0x3c4ccccd
 8000fa0:	200002d4 	.word	0x200002d4
 8000fa4:	200002d8 	.word	0x200002d8
 8000fa8:	200002dc 	.word	0x200002dc
 8000fac:	3a83126f 	.word	0x3a83126f
 8000fb0:	200002e0 	.word	0x200002e0
 8000fb4:	200002e4 	.word	0x200002e4
 8000fb8:	20000008 	.word	0x20000008
 8000fbc:	20039b38 	.word	0x20039b38
 8000fc0:	2000022c 	.word	0x2000022c
 8000fc4:	20039af8 	.word	0x20039af8
 8000fc8:	2000022d 	.word	0x2000022d
 8000fcc:	200395b4 	.word	0x200395b4
 8000fd0:	2000022e 	.word	0x2000022e
 8000fd4:	200395f4 	.word	0x200395f4
 8000fd8:	2000022f 	.word	0x2000022f
 8000fdc:	200002cc 	.word	0x200002cc
 8000fe0:	200002c8 	.word	0x200002c8
 8000fe4:	2000000c 	.word	0x2000000c
 8000fe8:	200002e8 	.word	0x200002e8
 8000fec:	20000010 	.word	0x20000010
 8000ff0:	200002ec 	.word	0x200002ec
 8000ff4:	200002d0 	.word	0x200002d0
 8000ff8:	20000014 	.word	0x20000014
 8000ffc:	200002f0 	.word	0x200002f0
 8001000:	20000280 	.word	0x20000280
 8001004:	20000284 	.word	0x20000284
 8001008:	20000288 	.word	0x20000288
 800100c:	2000028c 	.word	0x2000028c
 8001010:	3b8a4bfc 	.word	0x3b8a4bfc
        i1_ref = (M11*ddtheta1_ref + M12*ddtheta2_ref + M13*ddtheta3_ref + M14*ddtheta4_ref)/( Gear * Ktn );
 8001014:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8001010 <HAL_TIM_PeriodElapsedCallback+0x9f8>
 8001018:	4be7      	ldr	r3, [pc, #924]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 800101a:	edd3 7a00 	vldr	s15, [r3]
 800101e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001022:	eddf 6ae6 	vldr	s13, [pc, #920]	; 80013bc <HAL_TIM_PeriodElapsedCallback+0xda4>
 8001026:	4be6      	ldr	r3, [pc, #920]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8001028:	edd3 7a00 	vldr	s15, [r3]
 800102c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001030:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001034:	eddf 6ae3 	vldr	s13, [pc, #908]	; 80013c4 <HAL_TIM_PeriodElapsedCallback+0xdac>
 8001038:	4be3      	ldr	r3, [pc, #908]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 800103a:	edd3 7a00 	vldr	s15, [r3]
 800103e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001042:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001046:	eddf 6ae1 	vldr	s13, [pc, #900]	; 80013cc <HAL_TIM_PeriodElapsedCallback+0xdb4>
 800104a:	4be1      	ldr	r3, [pc, #900]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 800104c:	edd3 7a00 	vldr	s15, [r3]
 8001050:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001054:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001058:	eddf 6ade 	vldr	s13, [pc, #888]	; 80013d4 <HAL_TIM_PeriodElapsedCallback+0xdbc>
 800105c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001060:	4bdd      	ldr	r3, [pc, #884]	; (80013d8 <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 8001062:	edc3 7a00 	vstr	s15, [r3]
        i2_ref = (M21*ddtheta1_ref + M22*ddtheta2_ref + M23*ddtheta3_ref + M24*ddtheta4_ref)/( Gear * Ktn );
 8001066:	ed9f 7ad5 	vldr	s14, [pc, #852]	; 80013bc <HAL_TIM_PeriodElapsedCallback+0xda4>
 800106a:	4bd3      	ldr	r3, [pc, #844]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 800106c:	edd3 7a00 	vldr	s15, [r3]
 8001070:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001074:	eddf 6ad9 	vldr	s13, [pc, #868]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 8001078:	4bd1      	ldr	r3, [pc, #836]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 800107a:	edd3 7a00 	vldr	s15, [r3]
 800107e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001082:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001086:	eddf 6ad1 	vldr	s13, [pc, #836]	; 80013cc <HAL_TIM_PeriodElapsedCallback+0xdb4>
 800108a:	4bcf      	ldr	r3, [pc, #828]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001094:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001098:	eddf 6aca 	vldr	s13, [pc, #808]	; 80013c4 <HAL_TIM_PeriodElapsedCallback+0xdac>
 800109c:	4bcc      	ldr	r3, [pc, #816]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 800109e:	edd3 7a00 	vldr	s15, [r3]
 80010a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010aa:	eddf 6aca 	vldr	s13, [pc, #808]	; 80013d4 <HAL_TIM_PeriodElapsedCallback+0xdbc>
 80010ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b2:	4bcb      	ldr	r3, [pc, #812]	; (80013e0 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 80010b4:	edc3 7a00 	vstr	s15, [r3]
        i3_ref = (M31*ddtheta1_ref + M32*ddtheta2_ref + M33*ddtheta3_ref + M34*ddtheta4_ref)/( Gear * Ktn );
 80010b8:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 80013c4 <HAL_TIM_PeriodElapsedCallback+0xdac>
 80010bc:	4bbe      	ldr	r3, [pc, #760]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 80010be:	edd3 7a00 	vldr	s15, [r3]
 80010c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c6:	eddf 6ac1 	vldr	s13, [pc, #772]	; 80013cc <HAL_TIM_PeriodElapsedCallback+0xdb4>
 80010ca:	4bbd      	ldr	r3, [pc, #756]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d8:	eddf 6ac0 	vldr	s13, [pc, #768]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 80010dc:	4bba      	ldr	r3, [pc, #744]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80010de:	edd3 7a00 	vldr	s15, [r3]
 80010e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010ea:	eddf 6ab4 	vldr	s13, [pc, #720]	; 80013bc <HAL_TIM_PeriodElapsedCallback+0xda4>
 80010ee:	4bb8      	ldr	r3, [pc, #736]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 80010f0:	edd3 7a00 	vldr	s15, [r3]
 80010f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010fc:	eddf 6ab5 	vldr	s13, [pc, #724]	; 80013d4 <HAL_TIM_PeriodElapsedCallback+0xdbc>
 8001100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001104:	4bb7      	ldr	r3, [pc, #732]	; (80013e4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 8001106:	edc3 7a00 	vstr	s15, [r3]
        i4_ref = (M41*ddtheta1_ref + M42*ddtheta2_ref + M43*ddtheta3_ref + M44*ddtheta4_ref)/( Gear * Ktn );
 800110a:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 80013cc <HAL_TIM_PeriodElapsedCallback+0xdb4>
 800110e:	4baa      	ldr	r3, [pc, #680]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 8001110:	edd3 7a00 	vldr	s15, [r3]
 8001114:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001118:	eddf 6aaa 	vldr	s13, [pc, #680]	; 80013c4 <HAL_TIM_PeriodElapsedCallback+0xdac>
 800111c:	4ba8      	ldr	r3, [pc, #672]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 800111e:	edd3 7a00 	vldr	s15, [r3]
 8001122:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001126:	ee37 7a27 	vadd.f32	s14, s14, s15
 800112a:	eddf 6aa4 	vldr	s13, [pc, #656]	; 80013bc <HAL_TIM_PeriodElapsedCallback+0xda4>
 800112e:	4ba6      	ldr	r3, [pc, #664]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 8001130:	edd3 7a00 	vldr	s15, [r3]
 8001134:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001138:	ee37 7a27 	vadd.f32	s14, s14, s15
 800113c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 8001140:	4ba3      	ldr	r3, [pc, #652]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 8001142:	edd3 7a00 	vldr	s15, [r3]
 8001146:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800114a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800114e:	eddf 6aa1 	vldr	s13, [pc, #644]	; 80013d4 <HAL_TIM_PeriodElapsedCallback+0xdbc>
 8001152:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001156:	4ba4      	ldr	r3, [pc, #656]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 8001158:	edc3 7a00 	vstr	s15, [r3]
        i1_ref = Gear * Gear * J1 * ddtheta1_ref / ( Gear * Ktn );
 800115c:	4b96      	ldr	r3, [pc, #600]	; (80013b8 <HAL_TIM_PeriodElapsedCallback+0xda0>)
 800115e:	edd3 7a00 	vldr	s15, [r3]
 8001162:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001166:	ed9f 6b90 	vldr	d6, [pc, #576]	; 80013a8 <HAL_TIM_PeriodElapsedCallback+0xd90>
 800116a:	ee27 6b06 	vmul.f64	d6, d7, d6
 800116e:	ed9f 5b90 	vldr	d5, [pc, #576]	; 80013b0 <HAL_TIM_PeriodElapsedCallback+0xd98>
 8001172:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001176:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800117a:	4b97      	ldr	r3, [pc, #604]	; (80013d8 <HAL_TIM_PeriodElapsedCallback+0xdc0>)
 800117c:	edc3 7a00 	vstr	s15, [r3]
        i2_ref = Gear * Gear * J2 * ddtheta2_ref / ( Gear * Ktn );
 8001180:	4b8f      	ldr	r3, [pc, #572]	; (80013c0 <HAL_TIM_PeriodElapsedCallback+0xda8>)
 8001182:	edd3 7a00 	vldr	s15, [r3]
 8001186:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800118a:	ed9f 6b87 	vldr	d6, [pc, #540]	; 80013a8 <HAL_TIM_PeriodElapsedCallback+0xd90>
 800118e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001192:	ed9f 5b87 	vldr	d5, [pc, #540]	; 80013b0 <HAL_TIM_PeriodElapsedCallback+0xd98>
 8001196:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800119a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800119e:	4b90      	ldr	r3, [pc, #576]	; (80013e0 <HAL_TIM_PeriodElapsedCallback+0xdc8>)
 80011a0:	edc3 7a00 	vstr	s15, [r3]
        i3_ref = Gear * Gear * J3 * ddtheta3_ref / ( Gear * Ktn );
 80011a4:	4b88      	ldr	r3, [pc, #544]	; (80013c8 <HAL_TIM_PeriodElapsedCallback+0xdb0>)
 80011a6:	edd3 7a00 	vldr	s15, [r3]
 80011aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011ae:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80013a8 <HAL_TIM_PeriodElapsedCallback+0xd90>
 80011b2:	ee27 6b06 	vmul.f64	d6, d7, d6
 80011b6:	ed9f 5b7e 	vldr	d5, [pc, #504]	; 80013b0 <HAL_TIM_PeriodElapsedCallback+0xd98>
 80011ba:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011be:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011c2:	4b88      	ldr	r3, [pc, #544]	; (80013e4 <HAL_TIM_PeriodElapsedCallback+0xdcc>)
 80011c4:	edc3 7a00 	vstr	s15, [r3]
        i4_ref = Gear * Gear * J4 * ddtheta4_ref / ( Gear * Ktn );
 80011c8:	4b81      	ldr	r3, [pc, #516]	; (80013d0 <HAL_TIM_PeriodElapsedCallback+0xdb8>)
 80011ca:	edd3 7a00 	vldr	s15, [r3]
 80011ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011d2:	ed9f 6b75 	vldr	d6, [pc, #468]	; 80013a8 <HAL_TIM_PeriodElapsedCallback+0xd90>
 80011d6:	ee27 6b06 	vmul.f64	d6, d7, d6
 80011da:	ed9f 5b75 	vldr	d5, [pc, #468]	; 80013b0 <HAL_TIM_PeriodElapsedCallback+0xd98>
 80011de:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80011e2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80011e6:	4b80      	ldr	r3, [pc, #512]	; (80013e8 <HAL_TIM_PeriodElapsedCallback+0xdd0>)
 80011e8:	edc3 7a00 	vstr	s15, [r3]
        tau_dob1 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob1_pre + G_DOB * dt * Gear * Ktn * ia1_ref - G_DOB * M11 * ( dtheta1_res - dtheta1_res_pre ) );
 80011ec:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 80011f0:	eddf 7a8e 	vldr	s15, [pc, #568]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 80011f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80011fc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001200:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001204:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001208:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800120c:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8001210:	eddf 7a86 	vldr	s15, [pc, #536]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001214:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001218:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8001430 <HAL_TIM_PeriodElapsedCallback+0xe18>
 800121c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001220:	ed9f 7a84 	vldr	s14, [pc, #528]	; 8001434 <HAL_TIM_PeriodElapsedCallback+0xe1c>
 8001224:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001228:	4b71      	ldr	r3, [pc, #452]	; (80013f0 <HAL_TIM_PeriodElapsedCallback+0xdd8>)
 800122a:	edd3 7a00 	vldr	s15, [r3]
 800122e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001232:	4b70      	ldr	r3, [pc, #448]	; (80013f4 <HAL_TIM_PeriodElapsedCallback+0xddc>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	ee37 7a27 	vadd.f32	s14, s14, s15
 800123c:	eddf 5a67 	vldr	s11, [pc, #412]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 8001240:	eddf 7a7a 	vldr	s15, [pc, #488]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001244:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001248:	4b6b      	ldr	r3, [pc, #428]	; (80013f8 <HAL_TIM_PeriodElapsedCallback+0xde0>)
 800124a:	ed93 5a00 	vldr	s10, [r3]
 800124e:	4b6b      	ldr	r3, [pc, #428]	; (80013fc <HAL_TIM_PeriodElapsedCallback+0xde4>)
 8001250:	edd3 7a00 	vldr	s15, [r3]
 8001254:	ee75 7a67 	vsub.f32	s15, s10, s15
 8001258:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800125c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001260:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001264:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001268:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800126c:	4b64      	ldr	r3, [pc, #400]	; (8001400 <HAL_TIM_PeriodElapsedCallback+0xde8>)
 800126e:	edc3 7a00 	vstr	s15, [r3]
        tau_dob2 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob2_pre + G_DOB * dt * Gear * Ktn * ia2_ref - G_DOB * M22 * ( dtheta2_res - dtheta2_res_pre ) );
 8001272:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8001276:	eddf 7a6d 	vldr	s15, [pc, #436]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 800127a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800127e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001282:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001286:	ee37 7b06 	vadd.f64	d7, d7, d6
 800128a:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800128e:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001292:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8001296:	eddf 7a65 	vldr	s15, [pc, #404]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 800129a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001430 <HAL_TIM_PeriodElapsedCallback+0xe18>
 80012a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a6:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8001434 <HAL_TIM_PeriodElapsedCallback+0xe1c>
 80012aa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ae:	4b55      	ldr	r3, [pc, #340]	; (8001404 <HAL_TIM_PeriodElapsedCallback+0xdec>)
 80012b0:	edd3 7a00 	vldr	s15, [r3]
 80012b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012b8:	4b53      	ldr	r3, [pc, #332]	; (8001408 <HAL_TIM_PeriodElapsedCallback+0xdf0>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012c2:	eddf 5a46 	vldr	s11, [pc, #280]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 80012c6:	eddf 7a59 	vldr	s15, [pc, #356]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 80012ca:	ee65 5aa7 	vmul.f32	s11, s11, s15
 80012ce:	4b4f      	ldr	r3, [pc, #316]	; (800140c <HAL_TIM_PeriodElapsedCallback+0xdf4>)
 80012d0:	ed93 5a00 	vldr	s10, [r3]
 80012d4:	4b4e      	ldr	r3, [pc, #312]	; (8001410 <HAL_TIM_PeriodElapsedCallback+0xdf8>)
 80012d6:	edd3 7a00 	vldr	s15, [r3]
 80012da:	ee75 7a67 	vsub.f32	s15, s10, s15
 80012de:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80012e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80012ea:	ee26 7b07 	vmul.f64	d7, d6, d7
 80012ee:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80012f2:	4b48      	ldr	r3, [pc, #288]	; (8001414 <HAL_TIM_PeriodElapsedCallback+0xdfc>)
 80012f4:	edc3 7a00 	vstr	s15, [r3]
        tau_dob3 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob3_pre + G_DOB * dt * Gear * Ktn * ia3_ref - G_DOB * M33 * ( dtheta3_res - dtheta3_res_pre ) );
 80012f8:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 80012fc:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001300:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001304:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001308:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800130c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001310:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8001314:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8001318:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 800131c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001324:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001430 <HAL_TIM_PeriodElapsedCallback+0xe18>
 8001328:	ee67 7a87 	vmul.f32	s15, s15, s14
 800132c:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8001434 <HAL_TIM_PeriodElapsedCallback+0xe1c>
 8001330:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001334:	4b38      	ldr	r3, [pc, #224]	; (8001418 <HAL_TIM_PeriodElapsedCallback+0xe00>)
 8001336:	edd3 7a00 	vldr	s15, [r3]
 800133a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800133e:	4b37      	ldr	r3, [pc, #220]	; (800141c <HAL_TIM_PeriodElapsedCallback+0xe04>)
 8001340:	edd3 7a00 	vldr	s15, [r3]
 8001344:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001348:	eddf 5a24 	vldr	s11, [pc, #144]	; 80013dc <HAL_TIM_PeriodElapsedCallback+0xdc4>
 800134c:	eddf 7a37 	vldr	s15, [pc, #220]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001350:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001354:	4b32      	ldr	r3, [pc, #200]	; (8001420 <HAL_TIM_PeriodElapsedCallback+0xe08>)
 8001356:	ed93 5a00 	vldr	s10, [r3]
 800135a:	4b32      	ldr	r3, [pc, #200]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0xe0c>)
 800135c:	edd3 7a00 	vldr	s15, [r3]
 8001360:	ee75 7a67 	vsub.f32	s15, s10, s15
 8001364:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800136c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001370:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001374:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001378:	4b2b      	ldr	r3, [pc, #172]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0xe10>)
 800137a:	edc3 7a00 	vstr	s15, [r3]
        tau_dob4 = 1.0 / (1.0 + G_DOB * dt) * ( tau_dob4_pre + G_DOB * dt * Gear * Ktn * ia4_ref - G_DOB * M44 * ( dtheta4_res - dtheta4_res_pre ) );
 800137e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 8001382:	eddf 7a2a 	vldr	s15, [pc, #168]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 8001386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800138a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800138e:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8001392:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001396:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 800139a:	ee85 6b07 	vdiv.f64	d6, d5, d7
 800139e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80013ec <HAL_TIM_PeriodElapsedCallback+0xdd4>
 80013a2:	e049      	b.n	8001438 <HAL_TIM_PeriodElapsedCallback+0xe20>
 80013a4:	f3af 8000 	nop.w
 80013a8:	41733ce4 	.word	0x41733ce4
 80013ac:	3f632043 	.word	0x3f632043
 80013b0:	80000000 	.word	0x80000000
 80013b4:	3feb7175 	.word	0x3feb7175
 80013b8:	20000280 	.word	0x20000280
 80013bc:	39220502 	.word	0x39220502
 80013c0:	20000284 	.word	0x20000284
 80013c4:	3aceaa7d 	.word	0x3aceaa7d
 80013c8:	20000288 	.word	0x20000288
 80013cc:	b9220502 	.word	0xb9220502
 80013d0:	2000028c 	.word	0x2000028c
 80013d4:	3f5b8bac 	.word	0x3f5b8bac
 80013d8:	20000290 	.word	0x20000290
 80013dc:	3b8a4bfc 	.word	0x3b8a4bfc
 80013e0:	20000294 	.word	0x20000294
 80013e4:	20000298 	.word	0x20000298
 80013e8:	2000029c 	.word	0x2000029c
 80013ec:	3a83126f 	.word	0x3a83126f
 80013f0:	200002a0 	.word	0x200002a0
 80013f4:	20000324 	.word	0x20000324
 80013f8:	20000250 	.word	0x20000250
 80013fc:	20000260 	.word	0x20000260
 8001400:	20000314 	.word	0x20000314
 8001404:	200002a4 	.word	0x200002a4
 8001408:	20000328 	.word	0x20000328
 800140c:	20000254 	.word	0x20000254
 8001410:	20000264 	.word	0x20000264
 8001414:	20000318 	.word	0x20000318
 8001418:	200002a8 	.word	0x200002a8
 800141c:	2000032c 	.word	0x2000032c
 8001420:	20000258 	.word	0x20000258
 8001424:	20000268 	.word	0x20000268
 8001428:	2000031c 	.word	0x2000031c
 800142c:	42480000 	.word	0x42480000
 8001430:	42800000 	.word	0x42800000
 8001434:	3c5b8bac 	.word	0x3c5b8bac
 8001438:	ed5f 7a04 	vldr	s15, [pc, #-16]	; 800142c <HAL_TIM_PeriodElapsedCallback+0xe14>
 800143c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001440:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8001430 <HAL_TIM_PeriodElapsedCallback+0xe18>
 8001444:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001448:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001434 <HAL_TIM_PeriodElapsedCallback+0xe1c>
 800144c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001450:	4bb7      	ldr	r3, [pc, #732]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x1118>)
 8001452:	edd3 7a00 	vldr	s15, [r3]
 8001456:	ee27 7a27 	vmul.f32	s14, s14, s15
 800145a:	4bb6      	ldr	r3, [pc, #728]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x111c>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001464:	eddf 5ab4 	vldr	s11, [pc, #720]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 8001468:	eddf 7ab4 	vldr	s15, [pc, #720]	; 800173c <HAL_TIM_PeriodElapsedCallback+0x1124>
 800146c:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8001470:	4bb3      	ldr	r3, [pc, #716]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 8001472:	ed93 5a00 	vldr	s10, [r3]
 8001476:	4bb3      	ldr	r3, [pc, #716]	; (8001744 <HAL_TIM_PeriodElapsedCallback+0x112c>)
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	ee75 7a67 	vsub.f32	s15, s10, s15
 8001480:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001484:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001488:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800148c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001490:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001494:	4bac      	ldr	r3, [pc, #688]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x1130>)
 8001496:	edc3 7a00 	vstr	s15, [r3]
          tau_dob1_pre = tau_dob1;
 800149a:	4bac      	ldr	r3, [pc, #688]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4aac      	ldr	r2, [pc, #688]	; (8001750 <HAL_TIM_PeriodElapsedCallback+0x1138>)
 80014a0:	6013      	str	r3, [r2, #0]
          tau_dob2_pre = tau_dob2;
 80014a2:	4bac      	ldr	r3, [pc, #688]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x113c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4aac      	ldr	r2, [pc, #688]	; (8001758 <HAL_TIM_PeriodElapsedCallback+0x1140>)
 80014a8:	6013      	str	r3, [r2, #0]
          tau_dob3_pre = tau_dob3;
 80014aa:	4bac      	ldr	r3, [pc, #688]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x1144>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4aac      	ldr	r2, [pc, #688]	; (8001760 <HAL_TIM_PeriodElapsedCallback+0x1148>)
 80014b0:	6013      	str	r3, [r2, #0]
          tau_dob4_pre = tau_dob4;
 80014b2:	4ba5      	ldr	r3, [pc, #660]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x1130>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a9f      	ldr	r2, [pc, #636]	; (8001734 <HAL_TIM_PeriodElapsedCallback+0x111c>)
 80014b8:	6013      	str	r3, [r2, #0]
          ia1_ref_pre = ia1_ref;
 80014ba:	4baa      	ldr	r3, [pc, #680]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4aaa      	ldr	r2, [pc, #680]	; (8001768 <HAL_TIM_PeriodElapsedCallback+0x1150>)
 80014c0:	6013      	str	r3, [r2, #0]
          ia2_ref_pre = ia2_ref;
 80014c2:	4baa      	ldr	r3, [pc, #680]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x1154>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4aaa      	ldr	r2, [pc, #680]	; (8001770 <HAL_TIM_PeriodElapsedCallback+0x1158>)
 80014c8:	6013      	str	r3, [r2, #0]
          ia3_ref_pre = ia3_ref;
 80014ca:	4baa      	ldr	r3, [pc, #680]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x115c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4aaa      	ldr	r2, [pc, #680]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x1160>)
 80014d0:	6013      	str	r3, [r2, #0]
          ia4_ref_pre = ia4_ref;
 80014d2:	4b97      	ldr	r3, [pc, #604]	; (8001730 <HAL_TIM_PeriodElapsedCallback+0x1118>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4aa9      	ldr	r2, [pc, #676]	; (800177c <HAL_TIM_PeriodElapsedCallback+0x1164>)
 80014d8:	6013      	str	r3, [r2, #0]
        i1_comp = tau_dob1 / ( Gear*Ktn );
 80014da:	4b9c      	ldr	r3, [pc, #624]	; (800174c <HAL_TIM_PeriodElapsedCallback+0x1134>)
 80014dc:	ed93 7a00 	vldr	s14, [r3]
 80014e0:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 80014e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e8:	4ba6      	ldr	r3, [pc, #664]	; (8001784 <HAL_TIM_PeriodElapsedCallback+0x116c>)
 80014ea:	edc3 7a00 	vstr	s15, [r3]
        i2_comp = tau_dob2 / ( Gear*Ktn );
 80014ee:	4b99      	ldr	r3, [pc, #612]	; (8001754 <HAL_TIM_PeriodElapsedCallback+0x113c>)
 80014f0:	ed93 7a00 	vldr	s14, [r3]
 80014f4:	eddf 6aa2 	vldr	s13, [pc, #648]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 80014f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014fc:	4ba2      	ldr	r3, [pc, #648]	; (8001788 <HAL_TIM_PeriodElapsedCallback+0x1170>)
 80014fe:	edc3 7a00 	vstr	s15, [r3]
        i3_comp = tau_dob3 / ( Gear*Ktn );
 8001502:	4b96      	ldr	r3, [pc, #600]	; (800175c <HAL_TIM_PeriodElapsedCallback+0x1144>)
 8001504:	ed93 7a00 	vldr	s14, [r3]
 8001508:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 800150c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001510:	4b9e      	ldr	r3, [pc, #632]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x1174>)
 8001512:	edc3 7a00 	vstr	s15, [r3]
        i4_comp = tau_dob4 / ( Gear*Ktn );
 8001516:	4b8c      	ldr	r3, [pc, #560]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x1130>)
 8001518:	ed93 7a00 	vldr	s14, [r3]
 800151c:	eddf 6a98 	vldr	s13, [pc, #608]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 8001520:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001524:	4b9a      	ldr	r3, [pc, #616]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x1178>)
 8001526:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob1 = integral_tau_dfob1 - M11 * G_DFOB * dtheta1_res;// * Continuous
 800152a:	4b9a      	ldr	r3, [pc, #616]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 800152c:	ed93 7a00 	vldr	s14, [r3]
 8001530:	eddf 6a81 	vldr	s13, [pc, #516]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 8001534:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001538:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800153c:	4b96      	ldr	r3, [pc, #600]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 800153e:	edd3 7a00 	vldr	s15, [r3]
 8001542:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001546:	ee77 7a67 	vsub.f32	s15, s14, s15
 800154a:	4b94      	ldr	r3, [pc, #592]	; (800179c <HAL_TIM_PeriodElapsedCallback+0x1184>)
 800154c:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob2 = integral_tau_dfob2 - M22 * G_DFOB * dtheta2_res;// * Continuous
 8001550:	4b93      	ldr	r3, [pc, #588]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 8001552:	ed93 7a00 	vldr	s14, [r3]
 8001556:	eddf 6a78 	vldr	s13, [pc, #480]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 800155a:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800155e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001562:	4b90      	ldr	r3, [pc, #576]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x118c>)
 8001564:	edd3 7a00 	vldr	s15, [r3]
 8001568:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800156c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001570:	4b8d      	ldr	r3, [pc, #564]	; (80017a8 <HAL_TIM_PeriodElapsedCallback+0x1190>)
 8001572:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob3 = integral_tau_dfob3 - M33 * G_DFOB * dtheta3_res;// * Continuous
 8001576:	4b8d      	ldr	r3, [pc, #564]	; (80017ac <HAL_TIM_PeriodElapsedCallback+0x1194>)
 8001578:	ed93 7a00 	vldr	s14, [r3]
 800157c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 8001580:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001584:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001588:	4b89      	ldr	r3, [pc, #548]	; (80017b0 <HAL_TIM_PeriodElapsedCallback+0x1198>)
 800158a:	edd3 7a00 	vldr	s15, [r3]
 800158e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001596:	4b87      	ldr	r3, [pc, #540]	; (80017b4 <HAL_TIM_PeriodElapsedCallback+0x119c>)
 8001598:	edc3 7a00 	vstr	s15, [r3]
        tau_dfob4 = integral_tau_dfob4 - M44 * G_DFOB * dtheta4_res;// * Continuous
 800159c:	4b86      	ldr	r3, [pc, #536]	; (80017b8 <HAL_TIM_PeriodElapsedCallback+0x11a0>)
 800159e:	ed93 7a00 	vldr	s14, [r3]
 80015a2:	eddf 6a65 	vldr	s13, [pc, #404]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 80015a6:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80015aa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015ae:	4b64      	ldr	r3, [pc, #400]	; (8001740 <HAL_TIM_PeriodElapsedCallback+0x1128>)
 80015b0:	edd3 7a00 	vldr	s15, [r3]
 80015b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015bc:	4b7f      	ldr	r3, [pc, #508]	; (80017bc <HAL_TIM_PeriodElapsedCallback+0x11a4>)
 80015be:	edc3 7a00 	vstr	s15, [r3]
        switch(direc1){
 80015c2:	4b7f      	ldr	r3, [pc, #508]	; (80017c0 <HAL_TIM_PeriodElapsedCallback+0x11a8>)
 80015c4:	f993 3000 	ldrsb.w	r3, [r3]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d002      	beq.n	80015d2 <HAL_TIM_PeriodElapsedCallback+0xfba>
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d037      	beq.n	8001640 <HAL_TIM_PeriodElapsedCallback+0x1028>
 80015d0:	e06d      	b.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x1096>
            integral_tau_dfob1 = integral_tau_dfob1 + ( Gear * Ktn * ia1_ref + M11 * G_DFOB * dtheta1_res - F1_plus  - D1_plus  * dtheta1_res - integral_tau_dfob1) * G_DFOB * dt;// * Continuous
 80015d2:	4b64      	ldr	r3, [pc, #400]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 80015dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015e0:	eddf 6a55 	vldr	s13, [pc, #340]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 80015e4:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80015e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015ec:	4b6a      	ldr	r3, [pc, #424]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 80015ee:	edd3 7a00 	vldr	s15, [r3]
 80015f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fa:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80017c4 <HAL_TIM_PeriodElapsedCallback+0x11ac>
 80015fe:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001602:	eddf 6a71 	vldr	s13, [pc, #452]	; 80017c8 <HAL_TIM_PeriodElapsedCallback+0x11b0>
 8001606:	4b64      	ldr	r3, [pc, #400]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 8001608:	edd3 7a00 	vldr	s15, [r3]
 800160c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001610:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001614:	4b5f      	ldr	r3, [pc, #380]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 8001616:	edd3 7a00 	vldr	s15, [r3]
 800161a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800161e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001622:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001626:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80017cc <HAL_TIM_PeriodElapsedCallback+0x11b4>
 800162a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800162e:	4b59      	ldr	r3, [pc, #356]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 8001630:	edd3 7a00 	vldr	s15, [r3]
 8001634:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001638:	4b56      	ldr	r3, [pc, #344]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 800163a:	edc3 7a00 	vstr	s15, [r3]
            break;
 800163e:	e036      	b.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x1096>
            integral_tau_dfob1 = integral_tau_dfob1 + ( Gear * Ktn * ia1_ref + M11 * G_DFOB * dtheta1_res - F1_minus  - D1_minus  * dtheta1_res - integral_tau_dfob1) * G_DFOB * dt;// * Continuous
 8001640:	4b48      	ldr	r3, [pc, #288]	; (8001764 <HAL_TIM_PeriodElapsedCallback+0x114c>)
 8001642:	edd3 7a00 	vldr	s15, [r3]
 8001646:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 800164a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800164e:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 8001652:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001656:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800165a:	4b4f      	ldr	r3, [pc, #316]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 800165c:	edd3 7a00 	vldr	s15, [r3]
 8001660:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001664:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001668:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80017c4 <HAL_TIM_PeriodElapsedCallback+0x11ac>
 800166c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001670:	eddf 6a57 	vldr	s13, [pc, #348]	; 80017d0 <HAL_TIM_PeriodElapsedCallback+0x11b8>
 8001674:	4b48      	ldr	r3, [pc, #288]	; (8001798 <HAL_TIM_PeriodElapsedCallback+0x1180>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800167e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001682:	4b44      	ldr	r3, [pc, #272]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 8001684:	edd3 7a00 	vldr	s15, [r3]
 8001688:	ee77 7a67 	vsub.f32	s15, s14, s15
 800168c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001694:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 80017cc <HAL_TIM_PeriodElapsedCallback+0x11b4>
 8001698:	ee27 7a87 	vmul.f32	s14, s15, s14
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 800169e:	edd3 7a00 	vldr	s15, [r3]
 80016a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a6:	4b3b      	ldr	r3, [pc, #236]	; (8001794 <HAL_TIM_PeriodElapsedCallback+0x117c>)
 80016a8:	edc3 7a00 	vstr	s15, [r3]
            break;
 80016ac:	bf00      	nop
        switch(direc2){
 80016ae:	4b49      	ldr	r3, [pc, #292]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x11bc>)
 80016b0:	f993 3000 	ldrsb.w	r3, [r3]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_TIM_PeriodElapsedCallback+0x10a8>
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	f000 808f 	beq.w	80017dc <HAL_TIM_PeriodElapsedCallback+0x11c4>
 80016be:	e0c4      	b.n	800184a <HAL_TIM_PeriodElapsedCallback+0x1232>
            integral_tau_dfob2 = integral_tau_dfob2 + ( Gear * Ktn * ia2_ref + M22 * G_DFOB * dtheta2_res - F2_plus  - D2_plus  * dtheta2_res - integral_tau_dfob2) * G_DFOB * dt;// * Continuous
 80016c0:	4b2a      	ldr	r3, [pc, #168]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x1154>)
 80016c2:	edd3 7a00 	vldr	s15, [r3]
 80016c6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001780 <HAL_TIM_PeriodElapsedCallback+0x1168>
 80016ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ce:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8001738 <HAL_TIM_PeriodElapsedCallback+0x1120>
 80016d2:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80016d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80016da:	4b32      	ldr	r3, [pc, #200]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x118c>)
 80016dc:	edd3 7a00 	vldr	s15, [r3]
 80016e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016e8:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80017c4 <HAL_TIM_PeriodElapsedCallback+0x11ac>
 80016ec:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80016f0:	eddf 6a39 	vldr	s13, [pc, #228]	; 80017d8 <HAL_TIM_PeriodElapsedCallback+0x11c0>
 80016f4:	4b2b      	ldr	r3, [pc, #172]	; (80017a4 <HAL_TIM_PeriodElapsedCallback+0x118c>)
 80016f6:	edd3 7a00 	vldr	s15, [r3]
 80016fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001702:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 8001704:	edd3 7a00 	vldr	s15, [r3]
 8001708:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001714:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80017cc <HAL_TIM_PeriodElapsedCallback+0x11b4>
 8001718:	ee27 7a87 	vmul.f32	s14, s15, s14
 800171c:	4b20      	ldr	r3, [pc, #128]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 800171e:	edd3 7a00 	vldr	s15, [r3]
 8001722:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001726:	4b1e      	ldr	r3, [pc, #120]	; (80017a0 <HAL_TIM_PeriodElapsedCallback+0x1188>)
 8001728:	edc3 7a00 	vstr	s15, [r3]
            break;
 800172c:	e08d      	b.n	800184a <HAL_TIM_PeriodElapsedCallback+0x1232>
 800172e:	bf00      	nop
 8001730:	200002ac 	.word	0x200002ac
 8001734:	20000330 	.word	0x20000330
 8001738:	3b8a4bfc 	.word	0x3b8a4bfc
 800173c:	42480000 	.word	0x42480000
 8001740:	2000025c 	.word	0x2000025c
 8001744:	2000026c 	.word	0x2000026c
 8001748:	20000320 	.word	0x20000320
 800174c:	20000314 	.word	0x20000314
 8001750:	20000324 	.word	0x20000324
 8001754:	20000318 	.word	0x20000318
 8001758:	20000328 	.word	0x20000328
 800175c:	2000031c 	.word	0x2000031c
 8001760:	2000032c 	.word	0x2000032c
 8001764:	200002a0 	.word	0x200002a0
 8001768:	200002b0 	.word	0x200002b0
 800176c:	200002a4 	.word	0x200002a4
 8001770:	200002b4 	.word	0x200002b4
 8001774:	200002a8 	.word	0x200002a8
 8001778:	200002b8 	.word	0x200002b8
 800177c:	200002bc 	.word	0x200002bc
 8001780:	3f5b8bac 	.word	0x3f5b8bac
 8001784:	20000334 	.word	0x20000334
 8001788:	20000338 	.word	0x20000338
 800178c:	2000033c 	.word	0x2000033c
 8001790:	20000340 	.word	0x20000340
 8001794:	20000364 	.word	0x20000364
 8001798:	20000250 	.word	0x20000250
 800179c:	20000344 	.word	0x20000344
 80017a0:	20000368 	.word	0x20000368
 80017a4:	20000254 	.word	0x20000254
 80017a8:	20000348 	.word	0x20000348
 80017ac:	2000036c 	.word	0x2000036c
 80017b0:	20000258 	.word	0x20000258
 80017b4:	2000034c 	.word	0x2000034c
 80017b8:	20000370 	.word	0x20000370
 80017bc:	20000350 	.word	0x20000350
 80017c0:	2000022c 	.word	0x2000022c
 80017c4:	00000000 	.word	0x00000000
 80017c8:	39d1b717 	.word	0x39d1b717
 80017cc:	3a83126f 	.word	0x3a83126f
 80017d0:	399d4952 	.word	0x399d4952
 80017d4:	2000022d 	.word	0x2000022d
 80017d8:	ba1d4952 	.word	0xba1d4952
            integral_tau_dfob2 = integral_tau_dfob2 + ( Gear * Ktn * ia2_ref + M22 * G_DFOB * dtheta2_res - F2_minus  - D2_minus  * dtheta2_res - integral_tau_dfob2) * G_DFOB * dt;// * Continuous
 80017dc:	4b75      	ldr	r3, [pc, #468]	; (80019b4 <HAL_TIM_PeriodElapsedCallback+0x139c>)
 80017de:	edd3 7a00 	vldr	s15, [r3]
 80017e2:	ed9f 7a75 	vldr	s14, [pc, #468]	; 80019b8 <HAL_TIM_PeriodElapsedCallback+0x13a0>
 80017e6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80017ea:	eddf 6a74 	vldr	s13, [pc, #464]	; 80019bc <HAL_TIM_PeriodElapsedCallback+0x13a4>
 80017ee:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80017f2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017f6:	4b72      	ldr	r3, [pc, #456]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 80017f8:	edd3 7a00 	vldr	s15, [r3]
 80017fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001800:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001804:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 80019c4 <HAL_TIM_PeriodElapsedCallback+0x13ac>
 8001808:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800180c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80019c8 <HAL_TIM_PeriodElapsedCallback+0x13b0>
 8001810:	4b6b      	ldr	r3, [pc, #428]	; (80019c0 <HAL_TIM_PeriodElapsedCallback+0x13a8>)
 8001812:	edd3 7a00 	vldr	s15, [r3]
 8001816:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800181a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800181e:	4b6b      	ldr	r3, [pc, #428]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x13b4>)
 8001820:	edd3 7a00 	vldr	s15, [r3]
 8001824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001828:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800182c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001830:	ed9f 7a67 	vldr	s14, [pc, #412]	; 80019d0 <HAL_TIM_PeriodElapsedCallback+0x13b8>
 8001834:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001838:	4b64      	ldr	r3, [pc, #400]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x13b4>)
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001842:	4b62      	ldr	r3, [pc, #392]	; (80019cc <HAL_TIM_PeriodElapsedCallback+0x13b4>)
 8001844:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001848:	bf00      	nop
        switch(direc3){
 800184a:	4b62      	ldr	r3, [pc, #392]	; (80019d4 <HAL_TIM_PeriodElapsedCallback+0x13bc>)
 800184c:	f993 3000 	ldrsb.w	r3, [r3]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <HAL_TIM_PeriodElapsedCallback+0x1242>
 8001854:	2b01      	cmp	r3, #1
 8001856:	d037      	beq.n	80018c8 <HAL_TIM_PeriodElapsedCallback+0x12b0>
 8001858:	e06d      	b.n	8001936 <HAL_TIM_PeriodElapsedCallback+0x131e>
            integral_tau_dfob3 = integral_tau_dfob3 + ( Gear * Ktn * ia3_ref + M33 * G_DFOB * dtheta3_res - F3_plus  - D3_plus  * dtheta3_res - integral_tau_dfob3) * G_DFOB * dt;// * Continuous
 800185a:	4b5f      	ldr	r3, [pc, #380]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x13c0>)
 800185c:	edd3 7a00 	vldr	s15, [r3]
 8001860:	ed9f 7a55 	vldr	s14, [pc, #340]	; 80019b8 <HAL_TIM_PeriodElapsedCallback+0x13a0>
 8001864:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001868:	eddf 6a54 	vldr	s13, [pc, #336]	; 80019bc <HAL_TIM_PeriodElapsedCallback+0x13a4>
 800186c:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001870:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001874:	4b59      	ldr	r3, [pc, #356]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 8001876:	edd3 7a00 	vldr	s15, [r3]
 800187a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001882:	ed9f 7a50 	vldr	s14, [pc, #320]	; 80019c4 <HAL_TIM_PeriodElapsedCallback+0x13ac>
 8001886:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800188a:	eddf 6a55 	vldr	s13, [pc, #340]	; 80019e0 <HAL_TIM_PeriodElapsedCallback+0x13c8>
 800188e:	4b53      	ldr	r3, [pc, #332]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 8001890:	edd3 7a00 	vldr	s15, [r3]
 8001894:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001898:	ee37 7a67 	vsub.f32	s14, s14, s15
 800189c:	4b51      	ldr	r3, [pc, #324]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 800189e:	edd3 7a00 	vldr	s15, [r3]
 80018a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018a6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80018aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ae:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80019d0 <HAL_TIM_PeriodElapsedCallback+0x13b8>
 80018b2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018b6:	4b4b      	ldr	r3, [pc, #300]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 80018b8:	edd3 7a00 	vldr	s15, [r3]
 80018bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c0:	4b48      	ldr	r3, [pc, #288]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 80018c2:	edc3 7a00 	vstr	s15, [r3]
            break;
 80018c6:	e036      	b.n	8001936 <HAL_TIM_PeriodElapsedCallback+0x131e>
            integral_tau_dfob3 = integral_tau_dfob3 + ( Gear * Ktn * ia3_ref + M33 * G_DFOB * dtheta3_res - F3_minus  - D3_minus  * dtheta3_res - integral_tau_dfob3) * G_DFOB * dt;// * Continuous
 80018c8:	4b43      	ldr	r3, [pc, #268]	; (80019d8 <HAL_TIM_PeriodElapsedCallback+0x13c0>)
 80018ca:	edd3 7a00 	vldr	s15, [r3]
 80018ce:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80019b8 <HAL_TIM_PeriodElapsedCallback+0x13a0>
 80018d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018d6:	eddf 6a39 	vldr	s13, [pc, #228]	; 80019bc <HAL_TIM_PeriodElapsedCallback+0x13a4>
 80018da:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 80018de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018e2:	4b3e      	ldr	r3, [pc, #248]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 80018e4:	edd3 7a00 	vldr	s15, [r3]
 80018e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018f0:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80019c4 <HAL_TIM_PeriodElapsedCallback+0x13ac>
 80018f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80018f8:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80019e8 <HAL_TIM_PeriodElapsedCallback+0x13d0>
 80018fc:	4b37      	ldr	r3, [pc, #220]	; (80019dc <HAL_TIM_PeriodElapsedCallback+0x13c4>)
 80018fe:	edd3 7a00 	vldr	s15, [r3]
 8001902:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001906:	ee37 7a67 	vsub.f32	s14, s14, s15
 800190a:	4b36      	ldr	r3, [pc, #216]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 800190c:	edd3 7a00 	vldr	s15, [r3]
 8001910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001914:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001918:	ee67 7a87 	vmul.f32	s15, s15, s14
 800191c:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80019d0 <HAL_TIM_PeriodElapsedCallback+0x13b8>
 8001920:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001924:	4b2f      	ldr	r3, [pc, #188]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 8001926:	edd3 7a00 	vldr	s15, [r3]
 800192a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192e:	4b2d      	ldr	r3, [pc, #180]	; (80019e4 <HAL_TIM_PeriodElapsedCallback+0x13cc>)
 8001930:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001934:	bf00      	nop
        switch(direc4){
 8001936:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <HAL_TIM_PeriodElapsedCallback+0x13d4>)
 8001938:	f993 3000 	ldrsb.w	r3, [r3]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d002      	beq.n	8001946 <HAL_TIM_PeriodElapsedCallback+0x132e>
 8001940:	2b01      	cmp	r3, #1
 8001942:	d05d      	beq.n	8001a00 <HAL_TIM_PeriodElapsedCallback+0x13e8>
 8001944:	e093      	b.n	8001a6e <HAL_TIM_PeriodElapsedCallback+0x1456>
            integral_tau_dfob4 = integral_tau_dfob4 + ( Gear * Ktn * ia4_ref + M44 * G_DFOB * dtheta4_res - F4_plus  - D4_plus  * dtheta4_res - integral_tau_dfob4) * G_DFOB * dt;// * Continuous
 8001946:	4b2a      	ldr	r3, [pc, #168]	; (80019f0 <HAL_TIM_PeriodElapsedCallback+0x13d8>)
 8001948:	edd3 7a00 	vldr	s15, [r3]
 800194c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80019b8 <HAL_TIM_PeriodElapsedCallback+0x13a0>
 8001950:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001954:	eddf 6a19 	vldr	s13, [pc, #100]	; 80019bc <HAL_TIM_PeriodElapsedCallback+0x13a4>
 8001958:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 800195c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001960:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x13dc>)
 8001962:	edd3 7a00 	vldr	s15, [r3]
 8001966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800196e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80019c4 <HAL_TIM_PeriodElapsedCallback+0x13ac>
 8001972:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001976:	eddf 6a20 	vldr	s13, [pc, #128]	; 80019f8 <HAL_TIM_PeriodElapsedCallback+0x13e0>
 800197a:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <HAL_TIM_PeriodElapsedCallback+0x13dc>)
 800197c:	edd3 7a00 	vldr	s15, [r3]
 8001980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001984:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001988:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x13e4>)
 800198a:	edd3 7a00 	vldr	s15, [r3]
 800198e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001992:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800199a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80019d0 <HAL_TIM_PeriodElapsedCallback+0x13b8>
 800199e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80019a2:	4b16      	ldr	r3, [pc, #88]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x13e4>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019ac:	4b13      	ldr	r3, [pc, #76]	; (80019fc <HAL_TIM_PeriodElapsedCallback+0x13e4>)
 80019ae:	edc3 7a00 	vstr	s15, [r3]
            break;
 80019b2:	e05c      	b.n	8001a6e <HAL_TIM_PeriodElapsedCallback+0x1456>
 80019b4:	200002a4 	.word	0x200002a4
 80019b8:	3f5b8bac 	.word	0x3f5b8bac
 80019bc:	3b8a4bfc 	.word	0x3b8a4bfc
 80019c0:	20000254 	.word	0x20000254
 80019c4:	00000000 	.word	0x00000000
 80019c8:	b99d4952 	.word	0xb99d4952
 80019cc:	20000368 	.word	0x20000368
 80019d0:	3a83126f 	.word	0x3a83126f
 80019d4:	2000022e 	.word	0x2000022e
 80019d8:	200002a8 	.word	0x200002a8
 80019dc:	20000258 	.word	0x20000258
 80019e0:	3b89a027 	.word	0x3b89a027
 80019e4:	2000036c 	.word	0x2000036c
 80019e8:	3b30f27c 	.word	0x3b30f27c
 80019ec:	2000022f 	.word	0x2000022f
 80019f0:	200002ac 	.word	0x200002ac
 80019f4:	2000025c 	.word	0x2000025c
 80019f8:	ba03126f 	.word	0xba03126f
 80019fc:	20000370 	.word	0x20000370
            integral_tau_dfob4 = integral_tau_dfob4 + ( Gear * Ktn * ia4_ref + M44 * G_DFOB * dtheta4_res - F4_minus  - D4_minus  * dtheta4_res - integral_tau_dfob4) * G_DFOB * dt;// * Continuous
 8001a00:	4bad      	ldr	r3, [pc, #692]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x16a0>)
 8001a02:	edd3 7a00 	vldr	s15, [r3]
 8001a06:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8001cbc <HAL_TIM_PeriodElapsedCallback+0x16a4>
 8001a0a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a0e:	eddf 6aac 	vldr	s13, [pc, #688]	; 8001cc0 <HAL_TIM_PeriodElapsedCallback+0x16a8>
 8001a12:	eef3 7a04 	vmov.f32	s15, #52	; 0x41a00000  20.0
 8001a16:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a1a:	4baa      	ldr	r3, [pc, #680]	; (8001cc4 <HAL_TIM_PeriodElapsedCallback+0x16ac>)
 8001a1c:	edd3 7a00 	vldr	s15, [r3]
 8001a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a28:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001cc8 <HAL_TIM_PeriodElapsedCallback+0x16b0>
 8001a2c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001a30:	eddf 6aa6 	vldr	s13, [pc, #664]	; 8001ccc <HAL_TIM_PeriodElapsedCallback+0x16b4>
 8001a34:	4ba3      	ldr	r3, [pc, #652]	; (8001cc4 <HAL_TIM_PeriodElapsedCallback+0x16ac>)
 8001a36:	edd3 7a00 	vldr	s15, [r3]
 8001a3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a42:	4ba3      	ldr	r3, [pc, #652]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x16b8>)
 8001a44:	edd3 7a00 	vldr	s15, [r3]
 8001a48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a4c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001a50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a54:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8001cd4 <HAL_TIM_PeriodElapsedCallback+0x16bc>
 8001a58:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a5c:	4b9c      	ldr	r3, [pc, #624]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x16b8>)
 8001a5e:	edd3 7a00 	vldr	s15, [r3]
 8001a62:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a66:	4b9a      	ldr	r3, [pc, #616]	; (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x16b8>)
 8001a68:	edc3 7a00 	vstr	s15, [r3]
            break;
 8001a6c:	bf00      	nop
          tau_dfob1_pre = tau_dfob1;
 8001a6e:	4b9a      	ldr	r3, [pc, #616]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x16c0>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a9a      	ldr	r2, [pc, #616]	; (8001cdc <HAL_TIM_PeriodElapsedCallback+0x16c4>)
 8001a74:	6013      	str	r3, [r2, #0]
          tau_dfob2_pre = tau_dfob2;
 8001a76:	4b9a      	ldr	r3, [pc, #616]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x16c8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a9a      	ldr	r2, [pc, #616]	; (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x16cc>)
 8001a7c:	6013      	str	r3, [r2, #0]
          tau_dfob3_pre = tau_dfob3;
 8001a7e:	4b9a      	ldr	r3, [pc, #616]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x16d0>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a9a      	ldr	r2, [pc, #616]	; (8001cec <HAL_TIM_PeriodElapsedCallback+0x16d4>)
 8001a84:	6013      	str	r3, [r2, #0]
          tau_dfob4_pre = tau_dfob4;
 8001a86:	4b9a      	ldr	r3, [pc, #616]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x16d8>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a9a      	ldr	r2, [pc, #616]	; (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x16dc>)
 8001a8c:	6013      	str	r3, [r2, #0]
        fd_hat1 = tau_dfob1 / Rw;// [N] Element of fd's wheel rotation direction
 8001a8e:	4b92      	ldr	r3, [pc, #584]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x16c0>)
 8001a90:	ed93 7a00 	vldr	s14, [r3]
 8001a94:	eddf 6a98 	vldr	s13, [pc, #608]	; 8001cf8 <HAL_TIM_PeriodElapsedCallback+0x16e0>
 8001a98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a9c:	4b97      	ldr	r3, [pc, #604]	; (8001cfc <HAL_TIM_PeriodElapsedCallback+0x16e4>)
 8001a9e:	edc3 7a00 	vstr	s15, [r3]
        fd_hat2 = tau_dfob2 / Rw;
 8001aa2:	4b8f      	ldr	r3, [pc, #572]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x16c8>)
 8001aa4:	ed93 7a00 	vldr	s14, [r3]
 8001aa8:	eddf 6a93 	vldr	s13, [pc, #588]	; 8001cf8 <HAL_TIM_PeriodElapsedCallback+0x16e0>
 8001aac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ab0:	4b93      	ldr	r3, [pc, #588]	; (8001d00 <HAL_TIM_PeriodElapsedCallback+0x16e8>)
 8001ab2:	edc3 7a00 	vstr	s15, [r3]
        fd_hat3 = tau_dfob3 / Rw;
 8001ab6:	4b8c      	ldr	r3, [pc, #560]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x16d0>)
 8001ab8:	ed93 7a00 	vldr	s14, [r3]
 8001abc:	eddf 6a8e 	vldr	s13, [pc, #568]	; 8001cf8 <HAL_TIM_PeriodElapsedCallback+0x16e0>
 8001ac0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ac4:	4b8f      	ldr	r3, [pc, #572]	; (8001d04 <HAL_TIM_PeriodElapsedCallback+0x16ec>)
 8001ac6:	edc3 7a00 	vstr	s15, [r3]
        fd_hat4 = tau_dfob4 / Rw;
 8001aca:	4b89      	ldr	r3, [pc, #548]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x16d8>)
 8001acc:	ed93 7a00 	vldr	s14, [r3]
 8001ad0:	eddf 6a89 	vldr	s13, [pc, #548]	; 8001cf8 <HAL_TIM_PeriodElapsedCallback+0x16e0>
 8001ad4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ad8:	4b8b      	ldr	r3, [pc, #556]	; (8001d08 <HAL_TIM_PeriodElapsedCallback+0x16f0>)
 8001ada:	edc3 7a00 	vstr	s15, [r3]
        fx_hat = 1.0 / Rw             * (   tau_dfob1 - tau_dfob2 + tau_dfob3 - tau_dfob4 );
 8001ade:	4b7e      	ldr	r3, [pc, #504]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x16c0>)
 8001ae0:	ed93 7a00 	vldr	s14, [r3]
 8001ae4:	4b7e      	ldr	r3, [pc, #504]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x16c8>)
 8001ae6:	edd3 7a00 	vldr	s15, [r3]
 8001aea:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001aee:	4b7e      	ldr	r3, [pc, #504]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x16d0>)
 8001af0:	edd3 7a00 	vldr	s15, [r3]
 8001af4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001af8:	4b7d      	ldr	r3, [pc, #500]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x16d8>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b06:	ed9f 6b68 	vldr	d6, [pc, #416]	; 8001ca8 <HAL_TIM_PeriodElapsedCallback+0x1690>
 8001b0a:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b0e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b12:	4b7e      	ldr	r3, [pc, #504]	; (8001d0c <HAL_TIM_PeriodElapsedCallback+0x16f4>)
 8001b14:	edc3 7a00 	vstr	s15, [r3]
        fy_hat = 1.0 / Rw             * (   tau_dfob1 + tau_dfob2 + tau_dfob3 + tau_dfob4 );
 8001b18:	4b6f      	ldr	r3, [pc, #444]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x16c0>)
 8001b1a:	ed93 7a00 	vldr	s14, [r3]
 8001b1e:	4b70      	ldr	r3, [pc, #448]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x16c8>)
 8001b20:	edd3 7a00 	vldr	s15, [r3]
 8001b24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b28:	4b6f      	ldr	r3, [pc, #444]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x16d0>)
 8001b2a:	edd3 7a00 	vldr	s15, [r3]
 8001b2e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b32:	4b6f      	ldr	r3, [pc, #444]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x16d8>)
 8001b34:	edd3 7a00 	vldr	s15, [r3]
 8001b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b3c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b40:	ed9f 6b59 	vldr	d6, [pc, #356]	; 8001ca8 <HAL_TIM_PeriodElapsedCallback+0x1690>
 8001b44:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b48:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b4c:	4b70      	ldr	r3, [pc, #448]	; (8001d10 <HAL_TIM_PeriodElapsedCallback+0x16f8>)
 8001b4e:	edc3 7a00 	vstr	s15, [r3]
        Mz_hat = 1.0 / Rw * ( L + W ) * ( - tau_dfob1 - tau_dfob2 + tau_dfob3 + tau_dfob4 );
 8001b52:	4b61      	ldr	r3, [pc, #388]	; (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x16c0>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	eeb1 7a67 	vneg.f32	s14, s15
 8001b5c:	4b60      	ldr	r3, [pc, #384]	; (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x16c8>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b66:	4b60      	ldr	r3, [pc, #384]	; (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x16d0>)
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b70:	4b5f      	ldr	r3, [pc, #380]	; (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x16d8>)
 8001b72:	edd3 7a00 	vldr	s15, [r3]
 8001b76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001b7e:	ed9f 6b4c 	vldr	d6, [pc, #304]	; 8001cb0 <HAL_TIM_PeriodElapsedCallback+0x1698>
 8001b82:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001b86:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001b8a:	4b62      	ldr	r3, [pc, #392]	; (8001d14 <HAL_TIM_PeriodElapsedCallback+0x16fc>)
 8001b8c:	edc3 7a00 	vstr	s15, [r3]
        ia1_ref = i1_ref + i1_comp;
 8001b90:	4b61      	ldr	r3, [pc, #388]	; (8001d18 <HAL_TIM_PeriodElapsedCallback+0x1700>)
 8001b92:	ed93 7a00 	vldr	s14, [r3]
 8001b96:	4b61      	ldr	r3, [pc, #388]	; (8001d1c <HAL_TIM_PeriodElapsedCallback+0x1704>)
 8001b98:	edd3 7a00 	vldr	s15, [r3]
 8001b9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba0:	4b5f      	ldr	r3, [pc, #380]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1708>)
 8001ba2:	edc3 7a00 	vstr	s15, [r3]
        ia2_ref = i2_ref + i2_comp;
 8001ba6:	4b5f      	ldr	r3, [pc, #380]	; (8001d24 <HAL_TIM_PeriodElapsedCallback+0x170c>)
 8001ba8:	ed93 7a00 	vldr	s14, [r3]
 8001bac:	4b5e      	ldr	r3, [pc, #376]	; (8001d28 <HAL_TIM_PeriodElapsedCallback+0x1710>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb6:	4b5d      	ldr	r3, [pc, #372]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1714>)
 8001bb8:	edc3 7a00 	vstr	s15, [r3]
        ia3_ref = i3_ref + i3_comp;
 8001bbc:	4b5c      	ldr	r3, [pc, #368]	; (8001d30 <HAL_TIM_PeriodElapsedCallback+0x1718>)
 8001bbe:	ed93 7a00 	vldr	s14, [r3]
 8001bc2:	4b5c      	ldr	r3, [pc, #368]	; (8001d34 <HAL_TIM_PeriodElapsedCallback+0x171c>)
 8001bc4:	edd3 7a00 	vldr	s15, [r3]
 8001bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bcc:	4b5a      	ldr	r3, [pc, #360]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1720>)
 8001bce:	edc3 7a00 	vstr	s15, [r3]
        ia4_ref = i4_ref + i4_comp;
 8001bd2:	4b5a      	ldr	r3, [pc, #360]	; (8001d3c <HAL_TIM_PeriodElapsedCallback+0x1724>)
 8001bd4:	ed93 7a00 	vldr	s14, [r3]
 8001bd8:	4b59      	ldr	r3, [pc, #356]	; (8001d40 <HAL_TIM_PeriodElapsedCallback+0x1728>)
 8001bda:	edd3 7a00 	vldr	s15, [r3]
 8001bde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be2:	4b35      	ldr	r3, [pc, #212]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x16a0>)
 8001be4:	edc3 7a00 	vstr	s15, [r3]
        if      (ia1_ref > i_max) ia1_ref =  i_max;
 8001be8:	4b4d      	ldr	r3, [pc, #308]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1708>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8001d44 <HAL_TIM_PeriodElapsedCallback+0x172c>
 8001bf2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfa:	dd03      	ble.n	8001c04 <HAL_TIM_PeriodElapsedCallback+0x15ec>
 8001bfc:	4b48      	ldr	r3, [pc, #288]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1708>)
 8001bfe:	4a52      	ldr	r2, [pc, #328]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x1730>)
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	e00c      	b.n	8001c1e <HAL_TIM_PeriodElapsedCallback+0x1606>
        else if(ia1_ref < -i_max) ia1_ref = -i_max;
 8001c04:	4b46      	ldr	r3, [pc, #280]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1708>)
 8001c06:	edd3 7a00 	vldr	s15, [r3]
 8001c0a:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8001d4c <HAL_TIM_PeriodElapsedCallback+0x1734>
 8001c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c16:	d502      	bpl.n	8001c1e <HAL_TIM_PeriodElapsedCallback+0x1606>
 8001c18:	4b41      	ldr	r3, [pc, #260]	; (8001d20 <HAL_TIM_PeriodElapsedCallback+0x1708>)
 8001c1a:	4a4d      	ldr	r2, [pc, #308]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x1738>)
 8001c1c:	601a      	str	r2, [r3, #0]
        if      (ia2_ref > i_max) ia2_ref =  i_max;
 8001c1e:	4b43      	ldr	r3, [pc, #268]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1714>)
 8001c20:	edd3 7a00 	vldr	s15, [r3]
 8001c24:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8001d44 <HAL_TIM_PeriodElapsedCallback+0x172c>
 8001c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c30:	dd03      	ble.n	8001c3a <HAL_TIM_PeriodElapsedCallback+0x1622>
 8001c32:	4b3e      	ldr	r3, [pc, #248]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1714>)
 8001c34:	4a44      	ldr	r2, [pc, #272]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x1730>)
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	e00c      	b.n	8001c54 <HAL_TIM_PeriodElapsedCallback+0x163c>
        else if(ia2_ref < -i_max) ia2_ref = -i_max;
 8001c3a:	4b3c      	ldr	r3, [pc, #240]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1714>)
 8001c3c:	edd3 7a00 	vldr	s15, [r3]
 8001c40:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8001d4c <HAL_TIM_PeriodElapsedCallback+0x1734>
 8001c44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c4c:	d502      	bpl.n	8001c54 <HAL_TIM_PeriodElapsedCallback+0x163c>
 8001c4e:	4b37      	ldr	r3, [pc, #220]	; (8001d2c <HAL_TIM_PeriodElapsedCallback+0x1714>)
 8001c50:	4a3f      	ldr	r2, [pc, #252]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x1738>)
 8001c52:	601a      	str	r2, [r3, #0]
        if      (ia3_ref > i_max) ia3_ref =  i_max;
 8001c54:	4b38      	ldr	r3, [pc, #224]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1720>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001d44 <HAL_TIM_PeriodElapsedCallback+0x172c>
 8001c5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c66:	dd03      	ble.n	8001c70 <HAL_TIM_PeriodElapsedCallback+0x1658>
 8001c68:	4b33      	ldr	r3, [pc, #204]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1720>)
 8001c6a:	4a37      	ldr	r2, [pc, #220]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x1730>)
 8001c6c:	601a      	str	r2, [r3, #0]
 8001c6e:	e00c      	b.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x1672>
        else if(ia3_ref < -i_max) ia3_ref = -i_max;
 8001c70:	4b31      	ldr	r3, [pc, #196]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1720>)
 8001c72:	edd3 7a00 	vldr	s15, [r3]
 8001c76:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001d4c <HAL_TIM_PeriodElapsedCallback+0x1734>
 8001c7a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c82:	d502      	bpl.n	8001c8a <HAL_TIM_PeriodElapsedCallback+0x1672>
 8001c84:	4b2c      	ldr	r3, [pc, #176]	; (8001d38 <HAL_TIM_PeriodElapsedCallback+0x1720>)
 8001c86:	4a32      	ldr	r2, [pc, #200]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x1738>)
 8001c88:	601a      	str	r2, [r3, #0]
        if      (ia4_ref > i_max) ia4_ref =  i_max;
 8001c8a:	4b0b      	ldr	r3, [pc, #44]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x16a0>)
 8001c8c:	edd3 7a00 	vldr	s15, [r3]
 8001c90:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001d44 <HAL_TIM_PeriodElapsedCallback+0x172c>
 8001c94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9c:	dd5a      	ble.n	8001d54 <HAL_TIM_PeriodElapsedCallback+0x173c>
 8001c9e:	4b06      	ldr	r3, [pc, #24]	; (8001cb8 <HAL_TIM_PeriodElapsedCallback+0x16a0>)
 8001ca0:	4a29      	ldr	r2, [pc, #164]	; (8001d48 <HAL_TIM_PeriodElapsedCallback+0x1730>)
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	e063      	b.n	8001d6e <HAL_TIM_PeriodElapsedCallback+0x1756>
 8001ca6:	bf00      	nop
 8001ca8:	fb000001 	.word	0xfb000001
 8001cac:	4033ffff 	.word	0x4033ffff
 8001cb0:	09fffffd 	.word	0x09fffffd
 8001cb4:	40180000 	.word	0x40180000
 8001cb8:	200002ac 	.word	0x200002ac
 8001cbc:	3f5b8bac 	.word	0x3f5b8bac
 8001cc0:	3b8a4bfc 	.word	0x3b8a4bfc
 8001cc4:	2000025c 	.word	0x2000025c
 8001cc8:	00000000 	.word	0x00000000
 8001ccc:	b68637bd 	.word	0xb68637bd
 8001cd0:	20000370 	.word	0x20000370
 8001cd4:	3a83126f 	.word	0x3a83126f
 8001cd8:	20000344 	.word	0x20000344
 8001cdc:	20000354 	.word	0x20000354
 8001ce0:	20000348 	.word	0x20000348
 8001ce4:	20000358 	.word	0x20000358
 8001ce8:	2000034c 	.word	0x2000034c
 8001cec:	2000035c 	.word	0x2000035c
 8001cf0:	20000350 	.word	0x20000350
 8001cf4:	20000360 	.word	0x20000360
 8001cf8:	3d4ccccd 	.word	0x3d4ccccd
 8001cfc:	20000374 	.word	0x20000374
 8001d00:	20000378 	.word	0x20000378
 8001d04:	2000037c 	.word	0x2000037c
 8001d08:	20000380 	.word	0x20000380
 8001d0c:	20000384 	.word	0x20000384
 8001d10:	20000388 	.word	0x20000388
 8001d14:	2000038c 	.word	0x2000038c
 8001d18:	20000290 	.word	0x20000290
 8001d1c:	20000334 	.word	0x20000334
 8001d20:	200002a0 	.word	0x200002a0
 8001d24:	20000294 	.word	0x20000294
 8001d28:	20000338 	.word	0x20000338
 8001d2c:	200002a4 	.word	0x200002a4
 8001d30:	20000298 	.word	0x20000298
 8001d34:	2000033c 	.word	0x2000033c
 8001d38:	200002a8 	.word	0x200002a8
 8001d3c:	2000029c 	.word	0x2000029c
 8001d40:	20000340 	.word	0x20000340
 8001d44:	3fb33333 	.word	0x3fb33333
 8001d48:	3fb33333 	.word	0x3fb33333
 8001d4c:	bfb33333 	.word	0xbfb33333
 8001d50:	bfb33333 	.word	0xbfb33333
        else if(ia4_ref < -i_max) ia4_ref = -i_max;
 8001d54:	4b9e      	ldr	r3, [pc, #632]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x19b8>)
 8001d56:	edd3 7a00 	vldr	s15, [r3]
 8001d5a:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8001fd4 <HAL_TIM_PeriodElapsedCallback+0x19bc>
 8001d5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d66:	d502      	bpl.n	8001d6e <HAL_TIM_PeriodElapsedCallback+0x1756>
 8001d68:	4b99      	ldr	r3, [pc, #612]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x19b8>)
 8001d6a:	4a9b      	ldr	r2, [pc, #620]	; (8001fd8 <HAL_TIM_PeriodElapsedCallback+0x19c0>)
 8001d6c:	601a      	str	r2, [r3, #0]
        PWM1 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia1_ref + PWM_rsl * 0.5;
 8001d6e:	4b9b      	ldr	r3, [pc, #620]	; (8001fdc <HAL_TIM_PeriodElapsedCallback+0x19c4>)
 8001d70:	edd3 7a00 	vldr	s15, [r3]
 8001d74:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001d78:	ed9f 6b91 	vldr	d6, [pc, #580]	; 8001fc0 <HAL_TIM_PeriodElapsedCallback+0x19a8>
 8001d7c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001d80:	ed9f 6b91 	vldr	d6, [pc, #580]	; 8001fc8 <HAL_TIM_PeriodElapsedCallback+0x19b0>
 8001d84:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001d88:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001d8c:	ee17 3a90 	vmov	r3, s15
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	4b93      	ldr	r3, [pc, #588]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x19c8>)
 8001d94:	801a      	strh	r2, [r3, #0]
        PWM2 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia2_ref + PWM_rsl * 0.5;
 8001d96:	4b93      	ldr	r3, [pc, #588]	; (8001fe4 <HAL_TIM_PeriodElapsedCallback+0x19cc>)
 8001d98:	edd3 7a00 	vldr	s15, [r3]
 8001d9c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001da0:	ed9f 6b87 	vldr	d6, [pc, #540]	; 8001fc0 <HAL_TIM_PeriodElapsedCallback+0x19a8>
 8001da4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001da8:	ed9f 6b87 	vldr	d6, [pc, #540]	; 8001fc8 <HAL_TIM_PeriodElapsedCallback+0x19b0>
 8001dac:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001db0:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001db4:	ee17 3a90 	vmov	r3, s15
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	4b8b      	ldr	r3, [pc, #556]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x19d0>)
 8001dbc:	801a      	strh	r2, [r3, #0]
        PWM3 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia3_ref + PWM_rsl * 0.5;
 8001dbe:	4b8b      	ldr	r3, [pc, #556]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0x19d4>)
 8001dc0:	edd3 7a00 	vldr	s15, [r3]
 8001dc4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001dc8:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 8001fc0 <HAL_TIM_PeriodElapsedCallback+0x19a8>
 8001dcc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001dd0:	ed9f 6b7d 	vldr	d6, [pc, #500]	; 8001fc8 <HAL_TIM_PeriodElapsedCallback+0x19b0>
 8001dd4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001dd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001ddc:	ee17 3a90 	vmov	r3, s15
 8001de0:	b29a      	uxth	r2, r3
 8001de2:	4b83      	ldr	r3, [pc, #524]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x19d8>)
 8001de4:	801a      	strh	r2, [r3, #0]
        PWM4 = (90.0 - 50.0)/100.0*PWM_rsl / i_max * ia4_ref + PWM_rsl * 0.5;
 8001de6:	4b7a      	ldr	r3, [pc, #488]	; (8001fd0 <HAL_TIM_PeriodElapsedCallback+0x19b8>)
 8001de8:	edd3 7a00 	vldr	s15, [r3]
 8001dec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001df0:	ed9f 6b73 	vldr	d6, [pc, #460]	; 8001fc0 <HAL_TIM_PeriodElapsedCallback+0x19a8>
 8001df4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001df8:	ed9f 6b73 	vldr	d6, [pc, #460]	; 8001fc8 <HAL_TIM_PeriodElapsedCallback+0x19b0>
 8001dfc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001e00:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001e04:	ee17 3a90 	vmov	r3, s15
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	4b7a      	ldr	r3, [pc, #488]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x19dc>)
 8001e0c:	801a      	strh	r2, [r3, #0]
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 8001e0e:	4b74      	ldr	r3, [pc, #464]	; (8001fe0 <HAL_TIM_PeriodElapsedCallback+0x19c8>)
 8001e10:	881a      	ldrh	r2, [r3, #0]
 8001e12:	4b79      	ldr	r3, [pc, #484]	; (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x19e0>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8001e18:	4b73      	ldr	r3, [pc, #460]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0x19d0>)
 8001e1a:	881a      	ldrh	r2, [r3, #0]
 8001e1c:	4b76      	ldr	r3, [pc, #472]	; (8001ff8 <HAL_TIM_PeriodElapsedCallback+0x19e0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 8001e22:	4b73      	ldr	r3, [pc, #460]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0x19d8>)
 8001e24:	881a      	ldrh	r2, [r3, #0]
 8001e26:	4b75      	ldr	r3, [pc, #468]	; (8001ffc <HAL_TIM_PeriodElapsedCallback+0x19e4>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 8001e2c:	4b71      	ldr	r3, [pc, #452]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0x19dc>)
 8001e2e:	881a      	ldrh	r2, [r3, #0]
 8001e30:	4b72      	ldr	r3, [pc, #456]	; (8001ffc <HAL_TIM_PeriodElapsedCallback+0x19e4>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	639a      	str	r2, [r3, #56]	; 0x38
        theta1_res_pre = theta1_res;
 8001e36:	4b72      	ldr	r3, [pc, #456]	; (8002000 <HAL_TIM_PeriodElapsedCallback+0x19e8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a72      	ldr	r2, [pc, #456]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0x19ec>)
 8001e3c:	6013      	str	r3, [r2, #0]
        theta2_res_pre = theta2_res;
 8001e3e:	4b72      	ldr	r3, [pc, #456]	; (8002008 <HAL_TIM_PeriodElapsedCallback+0x19f0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a72      	ldr	r2, [pc, #456]	; (800200c <HAL_TIM_PeriodElapsedCallback+0x19f4>)
 8001e44:	6013      	str	r3, [r2, #0]
        theta3_res_pre = theta3_res;
 8001e46:	4b72      	ldr	r3, [pc, #456]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0x19f8>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4a72      	ldr	r2, [pc, #456]	; (8002014 <HAL_TIM_PeriodElapsedCallback+0x19fc>)
 8001e4c:	6013      	str	r3, [r2, #0]
        theta4_res_pre = theta4_res;
 8001e4e:	4b72      	ldr	r3, [pc, #456]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x1a00>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a72      	ldr	r2, [pc, #456]	; (800201c <HAL_TIM_PeriodElapsedCallback+0x1a04>)
 8001e54:	6013      	str	r3, [r2, #0]
        dtheta1_res_pre = dtheta1_res;
 8001e56:	4b72      	ldr	r3, [pc, #456]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x1a08>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a72      	ldr	r2, [pc, #456]	; (8002024 <HAL_TIM_PeriodElapsedCallback+0x1a0c>)
 8001e5c:	6013      	str	r3, [r2, #0]
        dtheta2_res_pre = dtheta2_res;
 8001e5e:	4b72      	ldr	r3, [pc, #456]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0x1a10>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a72      	ldr	r2, [pc, #456]	; (800202c <HAL_TIM_PeriodElapsedCallback+0x1a14>)
 8001e64:	6013      	str	r3, [r2, #0]
        dtheta3_res_pre = dtheta3_res;
 8001e66:	4b72      	ldr	r3, [pc, #456]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x1a18>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a72      	ldr	r2, [pc, #456]	; (8002034 <HAL_TIM_PeriodElapsedCallback+0x1a1c>)
 8001e6c:	6013      	str	r3, [r2, #0]
        dtheta4_res_pre = dtheta4_res;
 8001e6e:	4b72      	ldr	r3, [pc, #456]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0x1a20>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a72      	ldr	r2, [pc, #456]	; (800203c <HAL_TIM_PeriodElapsedCallback+0x1a24>)
 8001e74:	6013      	str	r3, [r2, #0]
        cnt1_pre = cnt1;
 8001e76:	4b72      	ldr	r3, [pc, #456]	; (8002040 <HAL_TIM_PeriodElapsedCallback+0x1a28>)
 8001e78:	881a      	ldrh	r2, [r3, #0]
 8001e7a:	4b72      	ldr	r3, [pc, #456]	; (8002044 <HAL_TIM_PeriodElapsedCallback+0x1a2c>)
 8001e7c:	801a      	strh	r2, [r3, #0]
        cnt2_pre = cnt2;
 8001e7e:	4b72      	ldr	r3, [pc, #456]	; (8002048 <HAL_TIM_PeriodElapsedCallback+0x1a30>)
 8001e80:	881a      	ldrh	r2, [r3, #0]
 8001e82:	4b72      	ldr	r3, [pc, #456]	; (800204c <HAL_TIM_PeriodElapsedCallback+0x1a34>)
 8001e84:	801a      	strh	r2, [r3, #0]
        cnt3_pre = cnt3;
 8001e86:	4b72      	ldr	r3, [pc, #456]	; (8002050 <HAL_TIM_PeriodElapsedCallback+0x1a38>)
 8001e88:	881a      	ldrh	r2, [r3, #0]
 8001e8a:	4b72      	ldr	r3, [pc, #456]	; (8002054 <HAL_TIM_PeriodElapsedCallback+0x1a3c>)
 8001e8c:	801a      	strh	r2, [r3, #0]
        cnt4_pre = cnt4;
 8001e8e:	4b72      	ldr	r3, [pc, #456]	; (8002058 <HAL_TIM_PeriodElapsedCallback+0x1a40>)
 8001e90:	881a      	ldrh	r2, [r3, #0]
 8001e92:	4b72      	ldr	r3, [pc, #456]	; (800205c <HAL_TIM_PeriodElapsedCallback+0x1a44>)
 8001e94:	801a      	strh	r2, [r3, #0]
        if(loop % 10 == 0 && i_save < N_SRAM){
 8001e96:	4b72      	ldr	r3, [pc, #456]	; (8002060 <HAL_TIM_PeriodElapsedCallback+0x1a48>)
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	4b72      	ldr	r3, [pc, #456]	; (8002064 <HAL_TIM_PeriodElapsedCallback+0x1a4c>)
 8001e9c:	fba3 1302 	umull	r1, r3, r3, r2
 8001ea0:	08d9      	lsrs	r1, r3, #3
 8001ea2:	460b      	mov	r3, r1
 8001ea4:	009b      	lsls	r3, r3, #2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	005b      	lsls	r3, r3, #1
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f040 81d7 	bne.w	8002262 <HAL_TIM_PeriodElapsedCallback+0x1c4a>
 8001eb4:	4b6c      	ldr	r3, [pc, #432]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f240 52db 	movw	r2, #1499	; 0x5db
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	f300 81d0 	bgt.w	8002262 <HAL_TIM_PeriodElapsedCallback+0x1c4a>
          t_SRAM[i_save] = t;
 8001ec2:	4b69      	ldr	r3, [pc, #420]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a69      	ldr	r2, [pc, #420]	; (800206c <HAL_TIM_PeriodElapsedCallback+0x1a54>)
 8001ec8:	6812      	ldr	r2, [r2, #0]
 8001eca:	4969      	ldr	r1, [pc, #420]	; (8002070 <HAL_TIM_PeriodElapsedCallback+0x1a58>)
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	440b      	add	r3, r1
 8001ed0:	601a      	str	r2, [r3, #0]
          dtheta1_res_SRAM[i_save] = dtheta1_res;
 8001ed2:	4b65      	ldr	r3, [pc, #404]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a52      	ldr	r2, [pc, #328]	; (8002020 <HAL_TIM_PeriodElapsedCallback+0x1a08>)
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	4966      	ldr	r1, [pc, #408]	; (8002074 <HAL_TIM_PeriodElapsedCallback+0x1a5c>)
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	440b      	add	r3, r1
 8001ee0:	601a      	str	r2, [r3, #0]
          dtheta2_res_SRAM[i_save] = dtheta2_res;
 8001ee2:	4b61      	ldr	r3, [pc, #388]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a50      	ldr	r2, [pc, #320]	; (8002028 <HAL_TIM_PeriodElapsedCallback+0x1a10>)
 8001ee8:	6812      	ldr	r2, [r2, #0]
 8001eea:	4963      	ldr	r1, [pc, #396]	; (8002078 <HAL_TIM_PeriodElapsedCallback+0x1a60>)
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	440b      	add	r3, r1
 8001ef0:	601a      	str	r2, [r3, #0]
          dtheta3_res_SRAM[i_save] = dtheta3_res;
 8001ef2:	4b5d      	ldr	r3, [pc, #372]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a4e      	ldr	r2, [pc, #312]	; (8002030 <HAL_TIM_PeriodElapsedCallback+0x1a18>)
 8001ef8:	6812      	ldr	r2, [r2, #0]
 8001efa:	4960      	ldr	r1, [pc, #384]	; (800207c <HAL_TIM_PeriodElapsedCallback+0x1a64>)
 8001efc:	009b      	lsls	r3, r3, #2
 8001efe:	440b      	add	r3, r1
 8001f00:	601a      	str	r2, [r3, #0]
          dtheta4_res_SRAM[i_save] = dtheta4_res;
 8001f02:	4b59      	ldr	r3, [pc, #356]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a4c      	ldr	r2, [pc, #304]	; (8002038 <HAL_TIM_PeriodElapsedCallback+0x1a20>)
 8001f08:	6812      	ldr	r2, [r2, #0]
 8001f0a:	495d      	ldr	r1, [pc, #372]	; (8002080 <HAL_TIM_PeriodElapsedCallback+0x1a68>)
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	440b      	add	r3, r1
 8001f10:	601a      	str	r2, [r3, #0]
          theta1_res_SRAM[i_save] = theta1_res;
 8001f12:	4b55      	ldr	r3, [pc, #340]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a3a      	ldr	r2, [pc, #232]	; (8002000 <HAL_TIM_PeriodElapsedCallback+0x19e8>)
 8001f18:	6812      	ldr	r2, [r2, #0]
 8001f1a:	495a      	ldr	r1, [pc, #360]	; (8002084 <HAL_TIM_PeriodElapsedCallback+0x1a6c>)
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	601a      	str	r2, [r3, #0]
          theta2_res_SRAM[i_save] = theta2_res;
 8001f22:	4b51      	ldr	r3, [pc, #324]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a38      	ldr	r2, [pc, #224]	; (8002008 <HAL_TIM_PeriodElapsedCallback+0x19f0>)
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	4957      	ldr	r1, [pc, #348]	; (8002088 <HAL_TIM_PeriodElapsedCallback+0x1a70>)
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	601a      	str	r2, [r3, #0]
          theta3_res_SRAM[i_save] = theta3_res;
 8001f32:	4b4d      	ldr	r3, [pc, #308]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a36      	ldr	r2, [pc, #216]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0x19f8>)
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	4954      	ldr	r1, [pc, #336]	; (800208c <HAL_TIM_PeriodElapsedCallback+0x1a74>)
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	601a      	str	r2, [r3, #0]
          theta4_res_SRAM[i_save] = theta4_res;
 8001f42:	4b49      	ldr	r3, [pc, #292]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a34      	ldr	r2, [pc, #208]	; (8002018 <HAL_TIM_PeriodElapsedCallback+0x1a00>)
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	4951      	ldr	r1, [pc, #324]	; (8002090 <HAL_TIM_PeriodElapsedCallback+0x1a78>)
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	440b      	add	r3, r1
 8001f50:	601a      	str	r2, [r3, #0]
          ddtheta1_ref_SRAM[i_save] = ddtheta1_ref;
 8001f52:	4b45      	ldr	r3, [pc, #276]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a4f      	ldr	r2, [pc, #316]	; (8002094 <HAL_TIM_PeriodElapsedCallback+0x1a7c>)
 8001f58:	6812      	ldr	r2, [r2, #0]
 8001f5a:	494f      	ldr	r1, [pc, #316]	; (8002098 <HAL_TIM_PeriodElapsedCallback+0x1a80>)
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	601a      	str	r2, [r3, #0]
          ddtheta2_ref_SRAM[i_save] = ddtheta2_ref;
 8001f62:	4b41      	ldr	r3, [pc, #260]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a4d      	ldr	r2, [pc, #308]	; (800209c <HAL_TIM_PeriodElapsedCallback+0x1a84>)
 8001f68:	6812      	ldr	r2, [r2, #0]
 8001f6a:	494d      	ldr	r1, [pc, #308]	; (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1a88>)
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	440b      	add	r3, r1
 8001f70:	601a      	str	r2, [r3, #0]
          ddtheta3_ref_SRAM[i_save] = ddtheta3_ref;
 8001f72:	4b3d      	ldr	r3, [pc, #244]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a4b      	ldr	r2, [pc, #300]	; (80020a4 <HAL_TIM_PeriodElapsedCallback+0x1a8c>)
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	494b      	ldr	r1, [pc, #300]	; (80020a8 <HAL_TIM_PeriodElapsedCallback+0x1a90>)
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	601a      	str	r2, [r3, #0]
          ddtheta4_ref_SRAM[i_save] = ddtheta4_ref;
 8001f82:	4b39      	ldr	r3, [pc, #228]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a49      	ldr	r2, [pc, #292]	; (80020ac <HAL_TIM_PeriodElapsedCallback+0x1a94>)
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	4949      	ldr	r1, [pc, #292]	; (80020b0 <HAL_TIM_PeriodElapsedCallback+0x1a98>)
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	440b      	add	r3, r1
 8001f90:	601a      	str	r2, [r3, #0]
          i1_ref_SRAM[i_save] = i1_ref;
 8001f92:	4b35      	ldr	r3, [pc, #212]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a47      	ldr	r2, [pc, #284]	; (80020b4 <HAL_TIM_PeriodElapsedCallback+0x1a9c>)
 8001f98:	6812      	ldr	r2, [r2, #0]
 8001f9a:	4947      	ldr	r1, [pc, #284]	; (80020b8 <HAL_TIM_PeriodElapsedCallback+0x1aa0>)
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	440b      	add	r3, r1
 8001fa0:	601a      	str	r2, [r3, #0]
          i2_ref_SRAM[i_save] = i2_ref;
 8001fa2:	4b31      	ldr	r3, [pc, #196]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a45      	ldr	r2, [pc, #276]	; (80020bc <HAL_TIM_PeriodElapsedCallback+0x1aa4>)
 8001fa8:	6812      	ldr	r2, [r2, #0]
 8001faa:	4945      	ldr	r1, [pc, #276]	; (80020c0 <HAL_TIM_PeriodElapsedCallback+0x1aa8>)
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	440b      	add	r3, r1
 8001fb0:	601a      	str	r2, [r3, #0]
          i3_ref_SRAM[i_save] = i3_ref;
 8001fb2:	4b2d      	ldr	r3, [pc, #180]	; (8002068 <HAL_TIM_PeriodElapsedCallback+0x1a50>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a43      	ldr	r2, [pc, #268]	; (80020c4 <HAL_TIM_PeriodElapsedCallback+0x1aac>)
 8001fb8:	6812      	ldr	r2, [r2, #0]
 8001fba:	e085      	b.n	80020c8 <HAL_TIM_PeriodElapsedCallback+0x1ab0>
 8001fbc:	f3af 8000 	nop.w
 8001fc0:	bbf58d11 	.word	0xbbf58d11
 8001fc4:	4091db6d 	.word	0x4091db6d
 8001fc8:	00000000 	.word	0x00000000
 8001fcc:	409f4000 	.word	0x409f4000
 8001fd0:	200002ac 	.word	0x200002ac
 8001fd4:	bfb33333 	.word	0xbfb33333
 8001fd8:	bfb33333 	.word	0xbfb33333
 8001fdc:	200002a0 	.word	0x200002a0
 8001fe0:	200002c0 	.word	0x200002c0
 8001fe4:	200002a4 	.word	0x200002a4
 8001fe8:	200002c2 	.word	0x200002c2
 8001fec:	200002a8 	.word	0x200002a8
 8001ff0:	200002c4 	.word	0x200002c4
 8001ff4:	200002c6 	.word	0x200002c6
 8001ff8:	20039ab8 	.word	0x20039ab8
 8001ffc:	20039b78 	.word	0x20039b78
 8002000:	20000230 	.word	0x20000230
 8002004:	20000240 	.word	0x20000240
 8002008:	20000234 	.word	0x20000234
 800200c:	20000244 	.word	0x20000244
 8002010:	20000238 	.word	0x20000238
 8002014:	20000248 	.word	0x20000248
 8002018:	2000023c 	.word	0x2000023c
 800201c:	2000024c 	.word	0x2000024c
 8002020:	20000250 	.word	0x20000250
 8002024:	20000260 	.word	0x20000260
 8002028:	20000254 	.word	0x20000254
 800202c:	20000264 	.word	0x20000264
 8002030:	20000258 	.word	0x20000258
 8002034:	20000268 	.word	0x20000268
 8002038:	2000025c 	.word	0x2000025c
 800203c:	2000026c 	.word	0x2000026c
 8002040:	20000218 	.word	0x20000218
 8002044:	20000220 	.word	0x20000220
 8002048:	2000021a 	.word	0x2000021a
 800204c:	20000222 	.word	0x20000222
 8002050:	2000021c 	.word	0x2000021c
 8002054:	20000224 	.word	0x20000224
 8002058:	2000021e 	.word	0x2000021e
 800205c:	20000226 	.word	0x20000226
 8002060:	20000214 	.word	0x20000214
 8002064:	cccccccd 	.word	0xcccccccd
 8002068:	20000390 	.word	0x20000390
 800206c:	20000210 	.word	0x20000210
 8002070:	20000398 	.word	0x20000398
 8002074:	20001b08 	.word	0x20001b08
 8002078:	20003278 	.word	0x20003278
 800207c:	200049e8 	.word	0x200049e8
 8002080:	20006158 	.word	0x20006158
 8002084:	200078c8 	.word	0x200078c8
 8002088:	20009038 	.word	0x20009038
 800208c:	2000a7a8 	.word	0x2000a7a8
 8002090:	2000bf18 	.word	0x2000bf18
 8002094:	20000280 	.word	0x20000280
 8002098:	2000d688 	.word	0x2000d688
 800209c:	20000284 	.word	0x20000284
 80020a0:	2000edf8 	.word	0x2000edf8
 80020a4:	20000288 	.word	0x20000288
 80020a8:	20010568 	.word	0x20010568
 80020ac:	2000028c 	.word	0x2000028c
 80020b0:	20011cd8 	.word	0x20011cd8
 80020b4:	20000290 	.word	0x20000290
 80020b8:	20013448 	.word	0x20013448
 80020bc:	20000294 	.word	0x20000294
 80020c0:	20014bb8 	.word	0x20014bb8
 80020c4:	20000298 	.word	0x20000298
 80020c8:	4971      	ldr	r1, [pc, #452]	; (8002290 <HAL_TIM_PeriodElapsedCallback+0x1c78>)
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	440b      	add	r3, r1
 80020ce:	601a      	str	r2, [r3, #0]
          i4_ref_SRAM[i_save] = i4_ref;
 80020d0:	4b70      	ldr	r3, [pc, #448]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a70      	ldr	r2, [pc, #448]	; (8002298 <HAL_TIM_PeriodElapsedCallback+0x1c80>)
 80020d6:	6812      	ldr	r2, [r2, #0]
 80020d8:	4970      	ldr	r1, [pc, #448]	; (800229c <HAL_TIM_PeriodElapsedCallback+0x1c84>)
 80020da:	009b      	lsls	r3, r3, #2
 80020dc:	440b      	add	r3, r1
 80020de:	601a      	str	r2, [r3, #0]
          ia1_ref_SRAM[i_save] = ia1_ref;
 80020e0:	4b6c      	ldr	r3, [pc, #432]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a6e      	ldr	r2, [pc, #440]	; (80022a0 <HAL_TIM_PeriodElapsedCallback+0x1c88>)
 80020e6:	6812      	ldr	r2, [r2, #0]
 80020e8:	496e      	ldr	r1, [pc, #440]	; (80022a4 <HAL_TIM_PeriodElapsedCallback+0x1c8c>)
 80020ea:	009b      	lsls	r3, r3, #2
 80020ec:	440b      	add	r3, r1
 80020ee:	601a      	str	r2, [r3, #0]
          ia2_ref_SRAM[i_save] = ia2_ref;
 80020f0:	4b68      	ldr	r3, [pc, #416]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a6c      	ldr	r2, [pc, #432]	; (80022a8 <HAL_TIM_PeriodElapsedCallback+0x1c90>)
 80020f6:	6812      	ldr	r2, [r2, #0]
 80020f8:	496c      	ldr	r1, [pc, #432]	; (80022ac <HAL_TIM_PeriodElapsedCallback+0x1c94>)
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	440b      	add	r3, r1
 80020fe:	601a      	str	r2, [r3, #0]
          ia3_ref_SRAM[i_save] = ia3_ref;
 8002100:	4b64      	ldr	r3, [pc, #400]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a6a      	ldr	r2, [pc, #424]	; (80022b0 <HAL_TIM_PeriodElapsedCallback+0x1c98>)
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	496a      	ldr	r1, [pc, #424]	; (80022b4 <HAL_TIM_PeriodElapsedCallback+0x1c9c>)
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	440b      	add	r3, r1
 800210e:	601a      	str	r2, [r3, #0]
          ia4_ref_SRAM[i_save] = ia4_ref;
 8002110:	4b60      	ldr	r3, [pc, #384]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a68      	ldr	r2, [pc, #416]	; (80022b8 <HAL_TIM_PeriodElapsedCallback+0x1ca0>)
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	4968      	ldr	r1, [pc, #416]	; (80022bc <HAL_TIM_PeriodElapsedCallback+0x1ca4>)
 800211a:	009b      	lsls	r3, r3, #2
 800211c:	440b      	add	r3, r1
 800211e:	601a      	str	r2, [r3, #0]
          PWM1_SRAM[i_save] = PWM1;
 8002120:	4b5c      	ldr	r3, [pc, #368]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a66      	ldr	r2, [pc, #408]	; (80022c0 <HAL_TIM_PeriodElapsedCallback+0x1ca8>)
 8002126:	8811      	ldrh	r1, [r2, #0]
 8002128:	4a66      	ldr	r2, [pc, #408]	; (80022c4 <HAL_TIM_PeriodElapsedCallback+0x1cac>)
 800212a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM2_SRAM[i_save] = PWM2;
 800212e:	4b59      	ldr	r3, [pc, #356]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a65      	ldr	r2, [pc, #404]	; (80022c8 <HAL_TIM_PeriodElapsedCallback+0x1cb0>)
 8002134:	8811      	ldrh	r1, [r2, #0]
 8002136:	4a65      	ldr	r2, [pc, #404]	; (80022cc <HAL_TIM_PeriodElapsedCallback+0x1cb4>)
 8002138:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM3_SRAM[i_save] = PWM3;
 800213c:	4b55      	ldr	r3, [pc, #340]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a63      	ldr	r2, [pc, #396]	; (80022d0 <HAL_TIM_PeriodElapsedCallback+0x1cb8>)
 8002142:	8811      	ldrh	r1, [r2, #0]
 8002144:	4a63      	ldr	r2, [pc, #396]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1cbc>)
 8002146:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          PWM4_SRAM[i_save] = PWM4;
 800214a:	4b52      	ldr	r3, [pc, #328]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a62      	ldr	r2, [pc, #392]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x1cc0>)
 8002150:	8811      	ldrh	r1, [r2, #0]
 8002152:	4a62      	ldr	r2, [pc, #392]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x1cc4>)
 8002154:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
          fd1_ref_SRAM[i_save] = fd1_ref;
 8002158:	4b4e      	ldr	r3, [pc, #312]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a60      	ldr	r2, [pc, #384]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x1cc8>)
 800215e:	6812      	ldr	r2, [r2, #0]
 8002160:	4960      	ldr	r1, [pc, #384]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1ccc>)
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	601a      	str	r2, [r3, #0]
          fd2_ref_SRAM[i_save] = fd2_ref;
 8002168:	4b4a      	ldr	r3, [pc, #296]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a5e      	ldr	r2, [pc, #376]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x1cd0>)
 800216e:	6812      	ldr	r2, [r2, #0]
 8002170:	495e      	ldr	r1, [pc, #376]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x1cd4>)
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	601a      	str	r2, [r3, #0]
          fd3_ref_SRAM[i_save] = fd3_ref;
 8002178:	4b46      	ldr	r3, [pc, #280]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a5c      	ldr	r2, [pc, #368]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1cd8>)
 800217e:	6812      	ldr	r2, [r2, #0]
 8002180:	495c      	ldr	r1, [pc, #368]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1cdc>)
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	601a      	str	r2, [r3, #0]
          fd4_ref_SRAM[i_save] = fd4_ref;
 8002188:	4b42      	ldr	r3, [pc, #264]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a5a      	ldr	r2, [pc, #360]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1ce0>)
 800218e:	6812      	ldr	r2, [r2, #0]
 8002190:	495a      	ldr	r1, [pc, #360]	; (80022fc <HAL_TIM_PeriodElapsedCallback+0x1ce4>)
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	440b      	add	r3, r1
 8002196:	601a      	str	r2, [r3, #0]
          Ki_df_integral1_SRAM[i_save] = Ki_df_integral1;
 8002198:	4b3e      	ldr	r3, [pc, #248]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a58      	ldr	r2, [pc, #352]	; (8002300 <HAL_TIM_PeriodElapsedCallback+0x1ce8>)
 800219e:	6812      	ldr	r2, [r2, #0]
 80021a0:	4958      	ldr	r1, [pc, #352]	; (8002304 <HAL_TIM_PeriodElapsedCallback+0x1cec>)
 80021a2:	009b      	lsls	r3, r3, #2
 80021a4:	440b      	add	r3, r1
 80021a6:	601a      	str	r2, [r3, #0]
          Ki_df_integral2_SRAM[i_save] = Ki_df_integral2;
 80021a8:	4b3a      	ldr	r3, [pc, #232]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a56      	ldr	r2, [pc, #344]	; (8002308 <HAL_TIM_PeriodElapsedCallback+0x1cf0>)
 80021ae:	6812      	ldr	r2, [r2, #0]
 80021b0:	4956      	ldr	r1, [pc, #344]	; (800230c <HAL_TIM_PeriodElapsedCallback+0x1cf4>)
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	601a      	str	r2, [r3, #0]
          Ki_df_integral3_SRAM[i_save] = Ki_df_integral3;
 80021b8:	4b36      	ldr	r3, [pc, #216]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a54      	ldr	r2, [pc, #336]	; (8002310 <HAL_TIM_PeriodElapsedCallback+0x1cf8>)
 80021be:	6812      	ldr	r2, [r2, #0]
 80021c0:	4954      	ldr	r1, [pc, #336]	; (8002314 <HAL_TIM_PeriodElapsedCallback+0x1cfc>)
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	601a      	str	r2, [r3, #0]
          Ki_df_integral4_SRAM[i_save] = Ki_df_integral4;
 80021c8:	4b32      	ldr	r3, [pc, #200]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	4a52      	ldr	r2, [pc, #328]	; (8002318 <HAL_TIM_PeriodElapsedCallback+0x1d00>)
 80021ce:	6812      	ldr	r2, [r2, #0]
 80021d0:	4952      	ldr	r1, [pc, #328]	; (800231c <HAL_TIM_PeriodElapsedCallback+0x1d04>)
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	601a      	str	r2, [r3, #0]
          tau_dob1_SRAM[i_save] = tau_dob1;
 80021d8:	4b2e      	ldr	r3, [pc, #184]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a50      	ldr	r2, [pc, #320]	; (8002320 <HAL_TIM_PeriodElapsedCallback+0x1d08>)
 80021de:	6812      	ldr	r2, [r2, #0]
 80021e0:	4950      	ldr	r1, [pc, #320]	; (8002324 <HAL_TIM_PeriodElapsedCallback+0x1d0c>)
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	440b      	add	r3, r1
 80021e6:	601a      	str	r2, [r3, #0]
          tau_dob2_SRAM[i_save] = tau_dob2;
 80021e8:	4b2a      	ldr	r3, [pc, #168]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a4e      	ldr	r2, [pc, #312]	; (8002328 <HAL_TIM_PeriodElapsedCallback+0x1d10>)
 80021ee:	6812      	ldr	r2, [r2, #0]
 80021f0:	494e      	ldr	r1, [pc, #312]	; (800232c <HAL_TIM_PeriodElapsedCallback+0x1d14>)
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	440b      	add	r3, r1
 80021f6:	601a      	str	r2, [r3, #0]
          tau_dob3_SRAM[i_save] = tau_dob3;
 80021f8:	4b26      	ldr	r3, [pc, #152]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a4c      	ldr	r2, [pc, #304]	; (8002330 <HAL_TIM_PeriodElapsedCallback+0x1d18>)
 80021fe:	6812      	ldr	r2, [r2, #0]
 8002200:	494c      	ldr	r1, [pc, #304]	; (8002334 <HAL_TIM_PeriodElapsedCallback+0x1d1c>)
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	601a      	str	r2, [r3, #0]
          tau_dob4_SRAM[i_save] = tau_dob4;
 8002208:	4b22      	ldr	r3, [pc, #136]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a4a      	ldr	r2, [pc, #296]	; (8002338 <HAL_TIM_PeriodElapsedCallback+0x1d20>)
 800220e:	6812      	ldr	r2, [r2, #0]
 8002210:	494a      	ldr	r1, [pc, #296]	; (800233c <HAL_TIM_PeriodElapsedCallback+0x1d24>)
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	440b      	add	r3, r1
 8002216:	601a      	str	r2, [r3, #0]
          tau_dfob1_SRAM[i_save] = tau_dfob1;
 8002218:	4b1e      	ldr	r3, [pc, #120]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a48      	ldr	r2, [pc, #288]	; (8002340 <HAL_TIM_PeriodElapsedCallback+0x1d28>)
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	4948      	ldr	r1, [pc, #288]	; (8002344 <HAL_TIM_PeriodElapsedCallback+0x1d2c>)
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	601a      	str	r2, [r3, #0]
          tau_dfob2_SRAM[i_save] = tau_dfob2;
 8002228:	4b1a      	ldr	r3, [pc, #104]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a46      	ldr	r2, [pc, #280]	; (8002348 <HAL_TIM_PeriodElapsedCallback+0x1d30>)
 800222e:	6812      	ldr	r2, [r2, #0]
 8002230:	4946      	ldr	r1, [pc, #280]	; (800234c <HAL_TIM_PeriodElapsedCallback+0x1d34>)
 8002232:	009b      	lsls	r3, r3, #2
 8002234:	440b      	add	r3, r1
 8002236:	601a      	str	r2, [r3, #0]
          tau_dfob3_SRAM[i_save] = tau_dfob3;
 8002238:	4b16      	ldr	r3, [pc, #88]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a44      	ldr	r2, [pc, #272]	; (8002350 <HAL_TIM_PeriodElapsedCallback+0x1d38>)
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	4944      	ldr	r1, [pc, #272]	; (8002354 <HAL_TIM_PeriodElapsedCallback+0x1d3c>)
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	440b      	add	r3, r1
 8002246:	601a      	str	r2, [r3, #0]
          tau_dfob4_SRAM[i_save] = tau_dfob4;
 8002248:	4b12      	ldr	r3, [pc, #72]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4a42      	ldr	r2, [pc, #264]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x1d40>)
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	4942      	ldr	r1, [pc, #264]	; (800235c <HAL_TIM_PeriodElapsedCallback+0x1d44>)
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	601a      	str	r2, [r3, #0]
          i_save++;
 8002258:	4b0e      	ldr	r3, [pc, #56]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	3301      	adds	r3, #1
 800225e:	4a0d      	ldr	r2, [pc, #52]	; (8002294 <HAL_TIM_PeriodElapsedCallback+0x1c7c>)
 8002260:	6013      	str	r3, [r2, #0]
        loop = loop + 1;
 8002262:	4b3f      	ldr	r3, [pc, #252]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x1d48>)
 8002264:	881b      	ldrh	r3, [r3, #0]
 8002266:	3301      	adds	r3, #1
 8002268:	b29a      	uxth	r2, r3
 800226a:	4b3d      	ldr	r3, [pc, #244]	; (8002360 <HAL_TIM_PeriodElapsedCallback+0x1d48>)
 800226c:	801a      	strh	r2, [r3, #0]
        t = t + dt;
 800226e:	4b3d      	ldr	r3, [pc, #244]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x1d4c>)
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002368 <HAL_TIM_PeriodElapsedCallback+0x1d50>
 8002278:	ee77 7a87 	vadd.f32	s15, s15, s14
 800227c:	4b39      	ldr	r3, [pc, #228]	; (8002364 <HAL_TIM_PeriodElapsedCallback+0x1d4c>)
 800227e:	edc3 7a00 	vstr	s15, [r3]
        break;
 8002282:	e000      	b.n	8002286 <HAL_TIM_PeriodElapsedCallback+0x1c6e>
        break;
 8002284:	bf00      	nop
}
 8002286:	bf00      	nop
 8002288:	3708      	adds	r7, #8
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20016328 	.word	0x20016328
 8002294:	20000390 	.word	0x20000390
 8002298:	2000029c 	.word	0x2000029c
 800229c:	20017a98 	.word	0x20017a98
 80022a0:	200002a0 	.word	0x200002a0
 80022a4:	20019208 	.word	0x20019208
 80022a8:	200002a4 	.word	0x200002a4
 80022ac:	2001a978 	.word	0x2001a978
 80022b0:	200002a8 	.word	0x200002a8
 80022b4:	2001c0e8 	.word	0x2001c0e8
 80022b8:	200002ac 	.word	0x200002ac
 80022bc:	2001d858 	.word	0x2001d858
 80022c0:	200002c0 	.word	0x200002c0
 80022c4:	2001efc8 	.word	0x2001efc8
 80022c8:	200002c2 	.word	0x200002c2
 80022cc:	2001fb80 	.word	0x2001fb80
 80022d0:	200002c4 	.word	0x200002c4
 80022d4:	20020738 	.word	0x20020738
 80022d8:	200002c6 	.word	0x200002c6
 80022dc:	200212f0 	.word	0x200212f0
 80022e0:	200002f4 	.word	0x200002f4
 80022e4:	20021ea8 	.word	0x20021ea8
 80022e8:	200002f8 	.word	0x200002f8
 80022ec:	20023618 	.word	0x20023618
 80022f0:	200002fc 	.word	0x200002fc
 80022f4:	20024d88 	.word	0x20024d88
 80022f8:	20000300 	.word	0x20000300
 80022fc:	200264f8 	.word	0x200264f8
 8002300:	20000304 	.word	0x20000304
 8002304:	20027c68 	.word	0x20027c68
 8002308:	20000308 	.word	0x20000308
 800230c:	200293d8 	.word	0x200293d8
 8002310:	2000030c 	.word	0x2000030c
 8002314:	2002ab48 	.word	0x2002ab48
 8002318:	20000310 	.word	0x20000310
 800231c:	2002c2b8 	.word	0x2002c2b8
 8002320:	20000314 	.word	0x20000314
 8002324:	2002da28 	.word	0x2002da28
 8002328:	20000318 	.word	0x20000318
 800232c:	2002f198 	.word	0x2002f198
 8002330:	2000031c 	.word	0x2000031c
 8002334:	20030908 	.word	0x20030908
 8002338:	20000320 	.word	0x20000320
 800233c:	20032078 	.word	0x20032078
 8002340:	20000344 	.word	0x20000344
 8002344:	200337e8 	.word	0x200337e8
 8002348:	20000348 	.word	0x20000348
 800234c:	20034f58 	.word	0x20034f58
 8002350:	2000034c 	.word	0x2000034c
 8002354:	200366c8 	.word	0x200366c8
 8002358:	20000350 	.word	0x20000350
 800235c:	20037e38 	.word	0x20037e38
 8002360:	20000214 	.word	0x20000214
 8002364:	20000210 	.word	0x20000210
 8002368:	3a83126f 	.word	0x3a83126f

0800236c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_8){
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800237c:	f040 8343 	bne.w	8002a06 <HAL_GPIO_EXTI_Callback+0x69a>
		// 	printf("EXTI Interrupt");
		// 	printf("%d, ", mode);
		// 	printf("\r\n");
		// }

		mode++;
 8002380:	4b4e      	ldr	r3, [pc, #312]	; (80024bc <HAL_GPIO_EXTI_Callback+0x150>)
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	3301      	adds	r3, #1
 8002386:	b2da      	uxtb	r2, r3
 8002388:	4b4c      	ldr	r3, [pc, #304]	; (80024bc <HAL_GPIO_EXTI_Callback+0x150>)
 800238a:	701a      	strb	r2, [r3, #0]
		printf("%d, ", mode);
 800238c:	4b4b      	ldr	r3, [pc, #300]	; (80024bc <HAL_GPIO_EXTI_Callback+0x150>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	4619      	mov	r1, r3
 8002392:	484b      	ldr	r0, [pc, #300]	; (80024c0 <HAL_GPIO_EXTI_Callback+0x154>)
 8002394:	f005 ff00 	bl	8008198 <iprintf>
		printf("\r\n");
 8002398:	484a      	ldr	r0, [pc, #296]	; (80024c4 <HAL_GPIO_EXTI_Callback+0x158>)
 800239a:	f005 ff71 	bl	8008280 <puts>

    divide = mode % 3;
 800239e:	4b47      	ldr	r3, [pc, #284]	; (80024bc <HAL_GPIO_EXTI_Callback+0x150>)
 80023a0:	781a      	ldrb	r2, [r3, #0]
 80023a2:	4b49      	ldr	r3, [pc, #292]	; (80024c8 <HAL_GPIO_EXTI_Callback+0x15c>)
 80023a4:	fba3 1302 	umull	r1, r3, r3, r2
 80023a8:	0859      	lsrs	r1, r3, #1
 80023aa:	460b      	mov	r3, r1
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	440b      	add	r3, r1
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	b2da      	uxtb	r2, r3
 80023b4:	4b45      	ldr	r3, [pc, #276]	; (80024cc <HAL_GPIO_EXTI_Callback+0x160>)
 80023b6:	701a      	strb	r2, [r3, #0]

    switch(divide){
 80023b8:	4b44      	ldr	r3, [pc, #272]	; (80024cc <HAL_GPIO_EXTI_Callback+0x160>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d00f      	beq.n	80023e0 <HAL_GPIO_EXTI_Callback+0x74>
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d018      	beq.n	80023f6 <HAL_GPIO_EXTI_Callback+0x8a>
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d127      	bne.n	8002418 <HAL_GPIO_EXTI_Callback+0xac>
      case 0:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80023c8:	2200      	movs	r2, #0
 80023ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023ce:	4840      	ldr	r0, [pc, #256]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 80023d0:	f001 ff18 	bl	8004204 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 80023d4:	2201      	movs	r2, #1
 80023d6:	2101      	movs	r1, #1
 80023d8:	483d      	ldr	r0, [pc, #244]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 80023da:	f001 ff13 	bl	8004204 <HAL_GPIO_WritePin>
        break;
 80023de:	e01b      	b.n	8002418 <HAL_GPIO_EXTI_Callback+0xac>
      case 1:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 80023e0:	2200      	movs	r2, #0
 80023e2:	2101      	movs	r1, #1
 80023e4:	483a      	ldr	r0, [pc, #232]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 80023e6:	f001 ff0d 	bl	8004204 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_SET); // Blue
 80023ea:	2201      	movs	r2, #1
 80023ec:	2180      	movs	r1, #128	; 0x80
 80023ee:	4838      	ldr	r0, [pc, #224]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 80023f0:	f001 ff08 	bl	8004204 <HAL_GPIO_WritePin>
        break;
 80023f4:	e010      	b.n	8002418 <HAL_GPIO_EXTI_Callback+0xac>
      case 2:
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_RESET);
 80023f6:	2200      	movs	r2, #0
 80023f8:	2101      	movs	r1, #1
 80023fa:	4835      	ldr	r0, [pc, #212]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 80023fc:	f001 ff02 	bl	8004204 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,  GPIO_PIN_RESET);
 8002400:	2200      	movs	r2, #0
 8002402:	2180      	movs	r1, #128	; 0x80
 8002404:	4832      	ldr	r0, [pc, #200]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 8002406:	f001 fefd 	bl	8004204 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);// Red
 800240a:	2201      	movs	r2, #1
 800240c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002410:	482f      	ldr	r0, [pc, #188]	; (80024d0 <HAL_GPIO_EXTI_Callback+0x164>)
 8002412:	f001 fef7 	bl	8004204 <HAL_GPIO_WritePin>
        break;
 8002416:	bf00      	nop
    }

    switch(mode){
 8002418:	4b28      	ldr	r3, [pc, #160]	; (80024bc <HAL_GPIO_EXTI_Callback+0x150>)
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	2b01      	cmp	r3, #1
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_EXTI_Callback+0xbc>
 8002420:	2b02      	cmp	r3, #2
 8002422:	d022      	beq.n	800246a <HAL_GPIO_EXTI_Callback+0xfe>
 8002424:	2b00      	cmp	r3, #0
      case 0:
        // printf("0, %d, ", mode);
        // printf("\r\n");
        break;
 8002426:	e2ee      	b.n	8002a06 <HAL_GPIO_EXTI_Callback+0x69a>
      case 1:
        // printf("1, %d, ", mode);
        // printf("\r\n");

        tau_dfob1 = 0.0;
 8002428:	4b2a      	ldr	r3, [pc, #168]	; (80024d4 <HAL_GPIO_EXTI_Callback+0x168>)
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
        tau_dfob2 = 0.0;
 8002430:	4b29      	ldr	r3, [pc, #164]	; (80024d8 <HAL_GPIO_EXTI_Callback+0x16c>)
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
        tau_dfob3 = 0.0;
 8002438:	4b28      	ldr	r3, [pc, #160]	; (80024dc <HAL_GPIO_EXTI_Callback+0x170>)
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
        tau_dfob4 = 0.0;
 8002440:	4b27      	ldr	r3, [pc, #156]	; (80024e0 <HAL_GPIO_EXTI_Callback+0x174>)
 8002442:	f04f 0200 	mov.w	r2, #0
 8002446:	601a      	str	r2, [r3, #0]

        tau_dfob1_pre = 0.0;
 8002448:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x178>)
 800244a:	f04f 0200 	mov.w	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002450:	4b24      	ldr	r3, [pc, #144]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x178>)
 8002452:	f04f 0200 	mov.w	r2, #0
 8002456:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002458:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x178>)
 800245a:	f04f 0200 	mov.w	r2, #0
 800245e:	601a      	str	r2, [r3, #0]
        tau_dfob1_pre = 0.0;
 8002460:	4b20      	ldr	r3, [pc, #128]	; (80024e4 <HAL_GPIO_EXTI_Callback+0x178>)
 8002462:	f04f 0200 	mov.w	r2, #0
 8002466:	601a      	str	r2, [r3, #0]

        break;
 8002468:	e2cd      	b.n	8002a06 <HAL_GPIO_EXTI_Callback+0x69a>
        // }
        // outputfile = fopen("C:\\Users\\TATSUMI\\STM32CubeIDE\\workspace_1.4.0\\1109_4.txt", "w");
        // fprintf(outputfile, "abc");
        // fclose(outputfile);

        PWM1 = 0.5*PWM_rsl;// Stop motor
 800246a:	4b1f      	ldr	r3, [pc, #124]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x17c>)
 800246c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002470:	801a      	strh	r2, [r3, #0]
        PWM2 = 0.5*PWM_rsl;
 8002472:	4b1e      	ldr	r3, [pc, #120]	; (80024ec <HAL_GPIO_EXTI_Callback+0x180>)
 8002474:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002478:	801a      	strh	r2, [r3, #0]
        PWM3 = 0.5*PWM_rsl;
 800247a:	4b1d      	ldr	r3, [pc, #116]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x184>)
 800247c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002480:	801a      	strh	r2, [r3, #0]
        PWM4 = 0.5*PWM_rsl;
 8002482:	4b1c      	ldr	r3, [pc, #112]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x188>)
 8002484:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002488:	801a      	strh	r2, [r3, #0]

        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_1, PWM1);
 800248a:	4b17      	ldr	r3, [pc, #92]	; (80024e8 <HAL_GPIO_EXTI_Callback+0x17c>)
 800248c:	881a      	ldrh	r2, [r3, #0]
 800248e:	4b1a      	ldr	r3, [pc, #104]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x18c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim5, TIM_CHANNEL_4, PWM2);
 8002494:	4b15      	ldr	r3, [pc, #84]	; (80024ec <HAL_GPIO_EXTI_Callback+0x180>)
 8002496:	881a      	ldrh	r2, [r3, #0]
 8002498:	4b17      	ldr	r3, [pc, #92]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x18c>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, PWM3);
 800249e:	4b14      	ldr	r3, [pc, #80]	; (80024f0 <HAL_GPIO_EXTI_Callback+0x184>)
 80024a0:	881a      	ldrh	r2, [r3, #0]
 80024a2:	4b16      	ldr	r3, [pc, #88]	; (80024fc <HAL_GPIO_EXTI_Callback+0x190>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, PWM4);
 80024a8:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x188>)
 80024aa:	881a      	ldrh	r2, [r3, #0]
 80024ac:	4b13      	ldr	r3, [pc, #76]	; (80024fc <HAL_GPIO_EXTI_Callback+0x190>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	639a      	str	r2, [r3, #56]	; 0x38

        for( i_output=0; i_output<N_SRAM; i_output++ ){
 80024b2:	4b13      	ldr	r3, [pc, #76]	; (8002500 <HAL_GPIO_EXTI_Callback+0x194>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	e29d      	b.n	80029f6 <HAL_GPIO_EXTI_Callback+0x68a>
 80024ba:	bf00      	nop
 80024bc:	20000216 	.word	0x20000216
 80024c0:	08009f38 	.word	0x08009f38
 80024c4:	08009f40 	.word	0x08009f40
 80024c8:	aaaaaaab 	.word	0xaaaaaaab
 80024cc:	20000217 	.word	0x20000217
 80024d0:	40020400 	.word	0x40020400
 80024d4:	20000344 	.word	0x20000344
 80024d8:	20000348 	.word	0x20000348
 80024dc:	2000034c 	.word	0x2000034c
 80024e0:	20000350 	.word	0x20000350
 80024e4:	20000354 	.word	0x20000354
 80024e8:	200002c0 	.word	0x200002c0
 80024ec:	200002c2 	.word	0x200002c2
 80024f0:	200002c4 	.word	0x200002c4
 80024f4:	200002c6 	.word	0x200002c6
 80024f8:	20039ab8 	.word	0x20039ab8
 80024fc:	20039b78 	.word	0x20039b78
 8002500:	20000394 	.word	0x20000394
          printf("%d, ", i_output);
 8002504:	4bc2      	ldr	r3, [pc, #776]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4619      	mov	r1, r3
 800250a:	48c2      	ldr	r0, [pc, #776]	; (8002814 <HAL_GPIO_EXTI_Callback+0x4a8>)
 800250c:	f005 fe44 	bl	8008198 <iprintf>

          printf("%f, ", t_SRAM[i_output]);
 8002510:	4bbf      	ldr	r3, [pc, #764]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4ac0      	ldr	r2, [pc, #768]	; (8002818 <HAL_GPIO_EXTI_Callback+0x4ac>)
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	edd3 7a00 	vldr	s15, [r3]
 800251e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002522:	ec53 2b17 	vmov	r2, r3, d7
 8002526:	48bd      	ldr	r0, [pc, #756]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002528:	f005 fe36 	bl	8008198 <iprintf>

          printf("%f, ", dtheta1_res_SRAM[i_output]);
 800252c:	4bb8      	ldr	r3, [pc, #736]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4abb      	ldr	r2, [pc, #748]	; (8002820 <HAL_GPIO_EXTI_Callback+0x4b4>)
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	4413      	add	r3, r2
 8002536:	edd3 7a00 	vldr	s15, [r3]
 800253a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800253e:	ec53 2b17 	vmov	r2, r3, d7
 8002542:	48b6      	ldr	r0, [pc, #728]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002544:	f005 fe28 	bl	8008198 <iprintf>
          printf("%f, ", dtheta2_res_SRAM[i_output]);
 8002548:	4bb1      	ldr	r3, [pc, #708]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4ab5      	ldr	r2, [pc, #724]	; (8002824 <HAL_GPIO_EXTI_Callback+0x4b8>)
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	edd3 7a00 	vldr	s15, [r3]
 8002556:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800255a:	ec53 2b17 	vmov	r2, r3, d7
 800255e:	48af      	ldr	r0, [pc, #700]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002560:	f005 fe1a 	bl	8008198 <iprintf>
          printf("%f, ", dtheta3_res_SRAM[i_output]);
 8002564:	4baa      	ldr	r3, [pc, #680]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4aaf      	ldr	r2, [pc, #700]	; (8002828 <HAL_GPIO_EXTI_Callback+0x4bc>)
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	4413      	add	r3, r2
 800256e:	edd3 7a00 	vldr	s15, [r3]
 8002572:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002576:	ec53 2b17 	vmov	r2, r3, d7
 800257a:	48a8      	ldr	r0, [pc, #672]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 800257c:	f005 fe0c 	bl	8008198 <iprintf>
          printf("%f, ", dtheta4_res_SRAM[i_output]);
 8002580:	4ba3      	ldr	r3, [pc, #652]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4aa9      	ldr	r2, [pc, #676]	; (800282c <HAL_GPIO_EXTI_Callback+0x4c0>)
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	4413      	add	r3, r2
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002592:	ec53 2b17 	vmov	r2, r3, d7
 8002596:	48a1      	ldr	r0, [pc, #644]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002598:	f005 fdfe 	bl	8008198 <iprintf>

          printf("%f, ", theta1_res_SRAM[i_output]);
 800259c:	4b9c      	ldr	r3, [pc, #624]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4aa3      	ldr	r2, [pc, #652]	; (8002830 <HAL_GPIO_EXTI_Callback+0x4c4>)
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	4413      	add	r3, r2
 80025a6:	edd3 7a00 	vldr	s15, [r3]
 80025aa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025ae:	ec53 2b17 	vmov	r2, r3, d7
 80025b2:	489a      	ldr	r0, [pc, #616]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80025b4:	f005 fdf0 	bl	8008198 <iprintf>
          printf("%f, ", theta2_res_SRAM[i_output]);
 80025b8:	4b95      	ldr	r3, [pc, #596]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a9d      	ldr	r2, [pc, #628]	; (8002834 <HAL_GPIO_EXTI_Callback+0x4c8>)
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	4413      	add	r3, r2
 80025c2:	edd3 7a00 	vldr	s15, [r3]
 80025c6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025ca:	ec53 2b17 	vmov	r2, r3, d7
 80025ce:	4893      	ldr	r0, [pc, #588]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80025d0:	f005 fde2 	bl	8008198 <iprintf>
          printf("%f, ", theta3_res_SRAM[i_output]);
 80025d4:	4b8e      	ldr	r3, [pc, #568]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a97      	ldr	r2, [pc, #604]	; (8002838 <HAL_GPIO_EXTI_Callback+0x4cc>)
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	4413      	add	r3, r2
 80025de:	edd3 7a00 	vldr	s15, [r3]
 80025e2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80025e6:	ec53 2b17 	vmov	r2, r3, d7
 80025ea:	488c      	ldr	r0, [pc, #560]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80025ec:	f005 fdd4 	bl	8008198 <iprintf>
          printf("%f, ", theta4_res_SRAM[i_output]);
 80025f0:	4b87      	ldr	r3, [pc, #540]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4a91      	ldr	r2, [pc, #580]	; (800283c <HAL_GPIO_EXTI_Callback+0x4d0>)
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4413      	add	r3, r2
 80025fa:	edd3 7a00 	vldr	s15, [r3]
 80025fe:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002602:	ec53 2b17 	vmov	r2, r3, d7
 8002606:	4885      	ldr	r0, [pc, #532]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002608:	f005 fdc6 	bl	8008198 <iprintf>

          printf("%f, ", ddtheta1_ref_SRAM[i_output]);
 800260c:	4b80      	ldr	r3, [pc, #512]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a8b      	ldr	r2, [pc, #556]	; (8002840 <HAL_GPIO_EXTI_Callback+0x4d4>)
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	4413      	add	r3, r2
 8002616:	edd3 7a00 	vldr	s15, [r3]
 800261a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800261e:	ec53 2b17 	vmov	r2, r3, d7
 8002622:	487e      	ldr	r0, [pc, #504]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002624:	f005 fdb8 	bl	8008198 <iprintf>
          printf("%f, ", ddtheta2_ref_SRAM[i_output]);
 8002628:	4b79      	ldr	r3, [pc, #484]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a85      	ldr	r2, [pc, #532]	; (8002844 <HAL_GPIO_EXTI_Callback+0x4d8>)
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	4413      	add	r3, r2
 8002632:	edd3 7a00 	vldr	s15, [r3]
 8002636:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800263a:	ec53 2b17 	vmov	r2, r3, d7
 800263e:	4877      	ldr	r0, [pc, #476]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002640:	f005 fdaa 	bl	8008198 <iprintf>
          printf("%f, ", ddtheta3_ref_SRAM[i_output]);
 8002644:	4b72      	ldr	r3, [pc, #456]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a7f      	ldr	r2, [pc, #508]	; (8002848 <HAL_GPIO_EXTI_Callback+0x4dc>)
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	edd3 7a00 	vldr	s15, [r3]
 8002652:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002656:	ec53 2b17 	vmov	r2, r3, d7
 800265a:	4870      	ldr	r0, [pc, #448]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 800265c:	f005 fd9c 	bl	8008198 <iprintf>
          printf("%f, ", ddtheta4_ref_SRAM[i_output]);
 8002660:	4b6b      	ldr	r3, [pc, #428]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a79      	ldr	r2, [pc, #484]	; (800284c <HAL_GPIO_EXTI_Callback+0x4e0>)
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4413      	add	r3, r2
 800266a:	edd3 7a00 	vldr	s15, [r3]
 800266e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002672:	ec53 2b17 	vmov	r2, r3, d7
 8002676:	4869      	ldr	r0, [pc, #420]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002678:	f005 fd8e 	bl	8008198 <iprintf>

          printf("%f, ", i1_ref_SRAM[i_output]);
 800267c:	4b64      	ldr	r3, [pc, #400]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a73      	ldr	r2, [pc, #460]	; (8002850 <HAL_GPIO_EXTI_Callback+0x4e4>)
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	4413      	add	r3, r2
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800268e:	ec53 2b17 	vmov	r2, r3, d7
 8002692:	4862      	ldr	r0, [pc, #392]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002694:	f005 fd80 	bl	8008198 <iprintf>
          printf("%f, ", i2_ref_SRAM[i_output]);
 8002698:	4b5d      	ldr	r3, [pc, #372]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a6d      	ldr	r2, [pc, #436]	; (8002854 <HAL_GPIO_EXTI_Callback+0x4e8>)
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	edd3 7a00 	vldr	s15, [r3]
 80026a6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026aa:	ec53 2b17 	vmov	r2, r3, d7
 80026ae:	485b      	ldr	r0, [pc, #364]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80026b0:	f005 fd72 	bl	8008198 <iprintf>
          printf("%f, ", i3_ref_SRAM[i_output]);
 80026b4:	4b56      	ldr	r3, [pc, #344]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a67      	ldr	r2, [pc, #412]	; (8002858 <HAL_GPIO_EXTI_Callback+0x4ec>)
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	edd3 7a00 	vldr	s15, [r3]
 80026c2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026c6:	ec53 2b17 	vmov	r2, r3, d7
 80026ca:	4854      	ldr	r0, [pc, #336]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80026cc:	f005 fd64 	bl	8008198 <iprintf>
          printf("%f, ", i4_ref_SRAM[i_output]);
 80026d0:	4b4f      	ldr	r3, [pc, #316]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a61      	ldr	r2, [pc, #388]	; (800285c <HAL_GPIO_EXTI_Callback+0x4f0>)
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	4413      	add	r3, r2
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026e2:	ec53 2b17 	vmov	r2, r3, d7
 80026e6:	484d      	ldr	r0, [pc, #308]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80026e8:	f005 fd56 	bl	8008198 <iprintf>

          printf("%f, ", ia1_ref_SRAM[i_output]);
 80026ec:	4b48      	ldr	r3, [pc, #288]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a5b      	ldr	r2, [pc, #364]	; (8002860 <HAL_GPIO_EXTI_Callback+0x4f4>)
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	4413      	add	r3, r2
 80026f6:	edd3 7a00 	vldr	s15, [r3]
 80026fa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80026fe:	ec53 2b17 	vmov	r2, r3, d7
 8002702:	4846      	ldr	r0, [pc, #280]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002704:	f005 fd48 	bl	8008198 <iprintf>
          printf("%f, ", ia2_ref_SRAM[i_output]);
 8002708:	4b41      	ldr	r3, [pc, #260]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a55      	ldr	r2, [pc, #340]	; (8002864 <HAL_GPIO_EXTI_Callback+0x4f8>)
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	4413      	add	r3, r2
 8002712:	edd3 7a00 	vldr	s15, [r3]
 8002716:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800271a:	ec53 2b17 	vmov	r2, r3, d7
 800271e:	483f      	ldr	r0, [pc, #252]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002720:	f005 fd3a 	bl	8008198 <iprintf>
          printf("%f, ", ia3_ref_SRAM[i_output]);
 8002724:	4b3a      	ldr	r3, [pc, #232]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a4f      	ldr	r2, [pc, #316]	; (8002868 <HAL_GPIO_EXTI_Callback+0x4fc>)
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	edd3 7a00 	vldr	s15, [r3]
 8002732:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002736:	ec53 2b17 	vmov	r2, r3, d7
 800273a:	4838      	ldr	r0, [pc, #224]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 800273c:	f005 fd2c 	bl	8008198 <iprintf>
          printf("%f, ", ia4_ref_SRAM[i_output]);
 8002740:	4b33      	ldr	r3, [pc, #204]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a49      	ldr	r2, [pc, #292]	; (800286c <HAL_GPIO_EXTI_Callback+0x500>)
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	edd3 7a00 	vldr	s15, [r3]
 800274e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002752:	ec53 2b17 	vmov	r2, r3, d7
 8002756:	4831      	ldr	r0, [pc, #196]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 8002758:	f005 fd1e 	bl	8008198 <iprintf>

          printf("%d, ", PWM1_SRAM[i_output]);
 800275c:	4b2c      	ldr	r3, [pc, #176]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a43      	ldr	r2, [pc, #268]	; (8002870 <HAL_GPIO_EXTI_Callback+0x504>)
 8002762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002766:	4619      	mov	r1, r3
 8002768:	482a      	ldr	r0, [pc, #168]	; (8002814 <HAL_GPIO_EXTI_Callback+0x4a8>)
 800276a:	f005 fd15 	bl	8008198 <iprintf>
          printf("%d, ", PWM2_SRAM[i_output]);
 800276e:	4b28      	ldr	r3, [pc, #160]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a40      	ldr	r2, [pc, #256]	; (8002874 <HAL_GPIO_EXTI_Callback+0x508>)
 8002774:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002778:	4619      	mov	r1, r3
 800277a:	4826      	ldr	r0, [pc, #152]	; (8002814 <HAL_GPIO_EXTI_Callback+0x4a8>)
 800277c:	f005 fd0c 	bl	8008198 <iprintf>
          printf("%d, ", PWM3_SRAM[i_output]);
 8002780:	4b23      	ldr	r3, [pc, #140]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a3c      	ldr	r2, [pc, #240]	; (8002878 <HAL_GPIO_EXTI_Callback+0x50c>)
 8002786:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800278a:	4619      	mov	r1, r3
 800278c:	4821      	ldr	r0, [pc, #132]	; (8002814 <HAL_GPIO_EXTI_Callback+0x4a8>)
 800278e:	f005 fd03 	bl	8008198 <iprintf>
          printf("%d, ", PWM4_SRAM[i_output]);
 8002792:	4b1f      	ldr	r3, [pc, #124]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a39      	ldr	r2, [pc, #228]	; (800287c <HAL_GPIO_EXTI_Callback+0x510>)
 8002798:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800279c:	4619      	mov	r1, r3
 800279e:	481d      	ldr	r0, [pc, #116]	; (8002814 <HAL_GPIO_EXTI_Callback+0x4a8>)
 80027a0:	f005 fcfa 	bl	8008198 <iprintf>
          // printf("%f, ", tau_dis1_raw_SRAM[i_output]);
          // printf("%f, ", tau_dis2_raw_SRAM[i_output]);
          // printf("%f, ", tau_dis3_raw_SRAM[i_output]);
          // printf("%f, ", tau_dis4_raw_SRAM[i_output]);

          printf("%f, ", fd1_ref_SRAM[i_output]);
 80027a4:	4b1a      	ldr	r3, [pc, #104]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a35      	ldr	r2, [pc, #212]	; (8002880 <HAL_GPIO_EXTI_Callback+0x514>)
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4413      	add	r3, r2
 80027ae:	edd3 7a00 	vldr	s15, [r3]
 80027b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027b6:	ec53 2b17 	vmov	r2, r3, d7
 80027ba:	4818      	ldr	r0, [pc, #96]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80027bc:	f005 fcec 	bl	8008198 <iprintf>
          printf("%f, ", fd2_ref_SRAM[i_output]);
 80027c0:	4b13      	ldr	r3, [pc, #76]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <HAL_GPIO_EXTI_Callback+0x518>)
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	4413      	add	r3, r2
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027d2:	ec53 2b17 	vmov	r2, r3, d7
 80027d6:	4811      	ldr	r0, [pc, #68]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80027d8:	f005 fcde 	bl	8008198 <iprintf>
          printf("%f, ", fd3_ref_SRAM[i_output]);
 80027dc:	4b0c      	ldr	r3, [pc, #48]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a29      	ldr	r2, [pc, #164]	; (8002888 <HAL_GPIO_EXTI_Callback+0x51c>)
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4413      	add	r3, r2
 80027e6:	edd3 7a00 	vldr	s15, [r3]
 80027ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80027ee:	ec53 2b17 	vmov	r2, r3, d7
 80027f2:	480a      	ldr	r0, [pc, #40]	; (800281c <HAL_GPIO_EXTI_Callback+0x4b0>)
 80027f4:	f005 fcd0 	bl	8008198 <iprintf>
          printf("%f, ", fd4_ref_SRAM[i_output]);
 80027f8:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_GPIO_EXTI_Callback+0x4a4>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a23      	ldr	r2, [pc, #140]	; (800288c <HAL_GPIO_EXTI_Callback+0x520>)
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	edd3 7a00 	vldr	s15, [r3]
 8002806:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800280a:	ec53 2b17 	vmov	r2, r3, d7
 800280e:	e03f      	b.n	8002890 <HAL_GPIO_EXTI_Callback+0x524>
 8002810:	20000394 	.word	0x20000394
 8002814:	08009f38 	.word	0x08009f38
 8002818:	20000398 	.word	0x20000398
 800281c:	08009f44 	.word	0x08009f44
 8002820:	20001b08 	.word	0x20001b08
 8002824:	20003278 	.word	0x20003278
 8002828:	200049e8 	.word	0x200049e8
 800282c:	20006158 	.word	0x20006158
 8002830:	200078c8 	.word	0x200078c8
 8002834:	20009038 	.word	0x20009038
 8002838:	2000a7a8 	.word	0x2000a7a8
 800283c:	2000bf18 	.word	0x2000bf18
 8002840:	2000d688 	.word	0x2000d688
 8002844:	2000edf8 	.word	0x2000edf8
 8002848:	20010568 	.word	0x20010568
 800284c:	20011cd8 	.word	0x20011cd8
 8002850:	20013448 	.word	0x20013448
 8002854:	20014bb8 	.word	0x20014bb8
 8002858:	20016328 	.word	0x20016328
 800285c:	20017a98 	.word	0x20017a98
 8002860:	20019208 	.word	0x20019208
 8002864:	2001a978 	.word	0x2001a978
 8002868:	2001c0e8 	.word	0x2001c0e8
 800286c:	2001d858 	.word	0x2001d858
 8002870:	2001efc8 	.word	0x2001efc8
 8002874:	2001fb80 	.word	0x2001fb80
 8002878:	20020738 	.word	0x20020738
 800287c:	200212f0 	.word	0x200212f0
 8002880:	20021ea8 	.word	0x20021ea8
 8002884:	20023618 	.word	0x20023618
 8002888:	20024d88 	.word	0x20024d88
 800288c:	200264f8 	.word	0x200264f8
 8002890:	485f      	ldr	r0, [pc, #380]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 8002892:	f005 fc81 	bl	8008198 <iprintf>
          
          printf("%f, ", Ki_df_integral1_SRAM[i_output]);
 8002896:	4b5f      	ldr	r3, [pc, #380]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a5f      	ldr	r2, [pc, #380]	; (8002a18 <HAL_GPIO_EXTI_Callback+0x6ac>)
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	4413      	add	r3, r2
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028a8:	ec53 2b17 	vmov	r2, r3, d7
 80028ac:	4858      	ldr	r0, [pc, #352]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80028ae:	f005 fc73 	bl	8008198 <iprintf>
          printf("%f, ", Ki_df_integral2_SRAM[i_output]);
 80028b2:	4b58      	ldr	r3, [pc, #352]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a59      	ldr	r2, [pc, #356]	; (8002a1c <HAL_GPIO_EXTI_Callback+0x6b0>)
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	edd3 7a00 	vldr	s15, [r3]
 80028c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028c4:	ec53 2b17 	vmov	r2, r3, d7
 80028c8:	4851      	ldr	r0, [pc, #324]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80028ca:	f005 fc65 	bl	8008198 <iprintf>
          printf("%f, ", Ki_df_integral3_SRAM[i_output]);
 80028ce:	4b51      	ldr	r3, [pc, #324]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a53      	ldr	r2, [pc, #332]	; (8002a20 <HAL_GPIO_EXTI_Callback+0x6b4>)
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	4413      	add	r3, r2
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028e0:	ec53 2b17 	vmov	r2, r3, d7
 80028e4:	484a      	ldr	r0, [pc, #296]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80028e6:	f005 fc57 	bl	8008198 <iprintf>
          printf("%f, ", Ki_df_integral4_SRAM[i_output]);
 80028ea:	4b4a      	ldr	r3, [pc, #296]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a4d      	ldr	r2, [pc, #308]	; (8002a24 <HAL_GPIO_EXTI_Callback+0x6b8>)
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4413      	add	r3, r2
 80028f4:	edd3 7a00 	vldr	s15, [r3]
 80028f8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80028fc:	ec53 2b17 	vmov	r2, r3, d7
 8002900:	4843      	ldr	r0, [pc, #268]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 8002902:	f005 fc49 	bl	8008198 <iprintf>
          
          printf("%f, ", tau_dob1_SRAM[i_output]);
 8002906:	4b43      	ldr	r3, [pc, #268]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a47      	ldr	r2, [pc, #284]	; (8002a28 <HAL_GPIO_EXTI_Callback+0x6bc>)
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002918:	ec53 2b17 	vmov	r2, r3, d7
 800291c:	483c      	ldr	r0, [pc, #240]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 800291e:	f005 fc3b 	bl	8008198 <iprintf>
          printf("%f, ", tau_dob2_SRAM[i_output]);
 8002922:	4b3c      	ldr	r3, [pc, #240]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a41      	ldr	r2, [pc, #260]	; (8002a2c <HAL_GPIO_EXTI_Callback+0x6c0>)
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002934:	ec53 2b17 	vmov	r2, r3, d7
 8002938:	4835      	ldr	r0, [pc, #212]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 800293a:	f005 fc2d 	bl	8008198 <iprintf>
          printf("%f, ", tau_dob3_SRAM[i_output]);
 800293e:	4b35      	ldr	r3, [pc, #212]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a3b      	ldr	r2, [pc, #236]	; (8002a30 <HAL_GPIO_EXTI_Callback+0x6c4>)
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	4413      	add	r3, r2
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002950:	ec53 2b17 	vmov	r2, r3, d7
 8002954:	482e      	ldr	r0, [pc, #184]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 8002956:	f005 fc1f 	bl	8008198 <iprintf>
          printf("%f, ", tau_dob4_SRAM[i_output]);
 800295a:	4b2e      	ldr	r3, [pc, #184]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	4a35      	ldr	r2, [pc, #212]	; (8002a34 <HAL_GPIO_EXTI_Callback+0x6c8>)
 8002960:	009b      	lsls	r3, r3, #2
 8002962:	4413      	add	r3, r2
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800296c:	ec53 2b17 	vmov	r2, r3, d7
 8002970:	4827      	ldr	r0, [pc, #156]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 8002972:	f005 fc11 	bl	8008198 <iprintf>

          printf("%f, ", tau_dfob1_SRAM[i_output]);
 8002976:	4b27      	ldr	r3, [pc, #156]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a2f      	ldr	r2, [pc, #188]	; (8002a38 <HAL_GPIO_EXTI_Callback+0x6cc>)
 800297c:	009b      	lsls	r3, r3, #2
 800297e:	4413      	add	r3, r2
 8002980:	edd3 7a00 	vldr	s15, [r3]
 8002984:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002988:	ec53 2b17 	vmov	r2, r3, d7
 800298c:	4820      	ldr	r0, [pc, #128]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 800298e:	f005 fc03 	bl	8008198 <iprintf>
          printf("%f, ", tau_dfob2_SRAM[i_output]);
 8002992:	4b20      	ldr	r3, [pc, #128]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a29      	ldr	r2, [pc, #164]	; (8002a3c <HAL_GPIO_EXTI_Callback+0x6d0>)
 8002998:	009b      	lsls	r3, r3, #2
 800299a:	4413      	add	r3, r2
 800299c:	edd3 7a00 	vldr	s15, [r3]
 80029a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029a4:	ec53 2b17 	vmov	r2, r3, d7
 80029a8:	4819      	ldr	r0, [pc, #100]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80029aa:	f005 fbf5 	bl	8008198 <iprintf>
          printf("%f, ", tau_dfob3_SRAM[i_output]);
 80029ae:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a23      	ldr	r2, [pc, #140]	; (8002a40 <HAL_GPIO_EXTI_Callback+0x6d4>)
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	4413      	add	r3, r2
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029c0:	ec53 2b17 	vmov	r2, r3, d7
 80029c4:	4812      	ldr	r0, [pc, #72]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80029c6:	f005 fbe7 	bl	8008198 <iprintf>
          printf("%f, ", tau_dfob4_SRAM[i_output]);
 80029ca:	4b12      	ldr	r3, [pc, #72]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1d      	ldr	r2, [pc, #116]	; (8002a44 <HAL_GPIO_EXTI_Callback+0x6d8>)
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029dc:	ec53 2b17 	vmov	r2, r3, d7
 80029e0:	480b      	ldr	r0, [pc, #44]	; (8002a10 <HAL_GPIO_EXTI_Callback+0x6a4>)
 80029e2:	f005 fbd9 	bl	8008198 <iprintf>

          printf("\r\n");
 80029e6:	4818      	ldr	r0, [pc, #96]	; (8002a48 <HAL_GPIO_EXTI_Callback+0x6dc>)
 80029e8:	f005 fc4a 	bl	8008280 <puts>
        for( i_output=0; i_output<N_SRAM; i_output++ ){
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	3301      	adds	r3, #1
 80029f2:	4a08      	ldr	r2, [pc, #32]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <HAL_GPIO_EXTI_Callback+0x6a8>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f240 52db 	movw	r2, #1499	; 0x5db
 80029fe:	4293      	cmp	r3, r2
 8002a00:	f77f ad80 	ble.w	8002504 <HAL_GPIO_EXTI_Callback+0x198>
        }
        break;
 8002a04:	bf00      	nop
    }


	}
}
 8002a06:	bf00      	nop
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	08009f44 	.word	0x08009f44
 8002a14:	20000394 	.word	0x20000394
 8002a18:	20027c68 	.word	0x20027c68
 8002a1c:	200293d8 	.word	0x200293d8
 8002a20:	2002ab48 	.word	0x2002ab48
 8002a24:	2002c2b8 	.word	0x2002c2b8
 8002a28:	2002da28 	.word	0x2002da28
 8002a2c:	2002f198 	.word	0x2002f198
 8002a30:	20030908 	.word	0x20030908
 8002a34:	20032078 	.word	0x20032078
 8002a38:	200337e8 	.word	0x200337e8
 8002a3c:	20034f58 	.word	0x20034f58
 8002a40:	200366c8 	.word	0x200366c8
 8002a44:	20037e38 	.word	0x20037e38
 8002a48:	08009f40 	.word	0x08009f40

08002a4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a50:	f001 f89d 	bl	8003b8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a54:	f000 f86c 	bl	8002b30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a58:	f000 fbfc 	bl	8003254 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002a5c:	f000 fb9c 	bl	8003198 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002a60:	f000 fbca 	bl	80031f8 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM2_Init();
 8002a64:	f000 f954 	bl	8002d10 <MX_TIM2_Init>
  MX_TIM1_Init();
 8002a68:	f000 f8f8 	bl	8002c5c <MX_TIM1_Init>
  MX_TIM3_Init();
 8002a6c:	f000 f99e 	bl	8002dac <MX_TIM3_Init>
  MX_TIM4_Init();
 8002a70:	f000 f9f2 	bl	8002e58 <MX_TIM4_Init>
  MX_TIM8_Init();
 8002a74:	f000 fac8 	bl	8003008 <MX_TIM8_Init>
  MX_TIM5_Init();
 8002a78:	f000 fa44 	bl	8002f04 <MX_TIM5_Init>
  MX_TIM9_Init();
 8002a7c:	f000 fb1e 	bl	80030bc <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8002a80:	481e      	ldr	r0, [pc, #120]	; (8002afc <main+0xb0>)
 8002a82:	f002 fe91 	bl	80057a8 <HAL_TIM_Base_Start_IT>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8002a86:	213c      	movs	r1, #60	; 0x3c
 8002a88:	481d      	ldr	r0, [pc, #116]	; (8002b00 <main+0xb4>)
 8002a8a:	f002 ffc3 	bl	8005a14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8002a8e:	213c      	movs	r1, #60	; 0x3c
 8002a90:	481c      	ldr	r0, [pc, #112]	; (8002b04 <main+0xb8>)
 8002a92:	f002 ffbf 	bl	8005a14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002a96:	213c      	movs	r1, #60	; 0x3c
 8002a98:	481b      	ldr	r0, [pc, #108]	; (8002b08 <main+0xbc>)
 8002a9a:	f002 ffbb 	bl	8005a14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8002a9e:	213c      	movs	r1, #60	; 0x3c
 8002aa0:	481a      	ldr	r0, [pc, #104]	; (8002b0c <main+0xc0>)
 8002aa2:	f002 ffb7 	bl	8005a14 <HAL_TIM_Encoder_Start>

  TIM1->CNT = cnt_offset;
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	; (8002b10 <main+0xc4>)
 8002aa8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002aac:	4b19      	ldr	r3, [pc, #100]	; (8002b14 <main+0xc8>)
 8002aae:	625a      	str	r2, [r3, #36]	; 0x24
  TIM3->CNT = cnt_offset;
 8002ab0:	4b17      	ldr	r3, [pc, #92]	; (8002b10 <main+0xc4>)
 8002ab2:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ab6:	4b18      	ldr	r3, [pc, #96]	; (8002b18 <main+0xcc>)
 8002ab8:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->CNT = cnt_offset;
 8002aba:	4b15      	ldr	r3, [pc, #84]	; (8002b10 <main+0xc4>)
 8002abc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002ac0:	4b16      	ldr	r3, [pc, #88]	; (8002b1c <main+0xd0>)
 8002ac2:	625a      	str	r2, [r3, #36]	; 0x24
  TIM8->CNT = cnt_offset;
 8002ac4:	4b12      	ldr	r3, [pc, #72]	; (8002b10 <main+0xc4>)
 8002ac6:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002aca:	4b15      	ldr	r3, [pc, #84]	; (8002b20 <main+0xd4>)
 8002acc:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8002ace:	2100      	movs	r1, #0
 8002ad0:	4814      	ldr	r0, [pc, #80]	; (8002b24 <main+0xd8>)
 8002ad2:	f002 fec9 	bl	8005868 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8002ad6:	210c      	movs	r1, #12
 8002ad8:	4812      	ldr	r0, [pc, #72]	; (8002b24 <main+0xd8>)
 8002ada:	f002 fec5 	bl	8005868 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 8002ade:	2100      	movs	r1, #0
 8002ae0:	4811      	ldr	r0, [pc, #68]	; (8002b28 <main+0xdc>)
 8002ae2:	f002 fec1 	bl	8005868 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8002ae6:	2104      	movs	r1, #4
 8002ae8:	480f      	ldr	r0, [pc, #60]	; (8002b28 <main+0xdc>)
 8002aea:	f002 febd 	bl	8005868 <HAL_TIM_PWM_Start>

  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0,  GPIO_PIN_SET); // Green
 8002aee:	2201      	movs	r2, #1
 8002af0:	2101      	movs	r1, #1
 8002af2:	480e      	ldr	r0, [pc, #56]	; (8002b2c <main+0xe0>)
 8002af4:	f001 fb86 	bl	8004204 <HAL_GPIO_WritePin>
//  printf("\r\n initialized Success!!\r\n");
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <main+0xac>
 8002afa:	bf00      	nop
 8002afc:	20039bb8 	.word	0x20039bb8
 8002b00:	20039b38 	.word	0x20039b38
 8002b04:	20039af8 	.word	0x20039af8
 8002b08:	200395f4 	.word	0x200395f4
 8002b0c:	200395b4 	.word	0x200395b4
 8002b10:	20000000 	.word	0x20000000
 8002b14:	40010000 	.word	0x40010000
 8002b18:	40000400 	.word	0x40000400
 8002b1c:	40000800 	.word	0x40000800
 8002b20:	40010400 	.word	0x40010400
 8002b24:	20039ab8 	.word	0x20039ab8
 8002b28:	20039b78 	.word	0x20039b78
 8002b2c:	40020400 	.word	0x40020400

08002b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b0b8      	sub	sp, #224	; 0xe0
 8002b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b36:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002b3a:	2234      	movs	r2, #52	; 0x34
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f004 fee8 	bl	8007914 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b44:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b54:	f107 0308 	add.w	r3, r7, #8
 8002b58:	2290      	movs	r2, #144	; 0x90
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f004 fed9 	bl	8007914 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b62:	f001 fcc9 	bl	80044f8 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b66:	4b3a      	ldr	r3, [pc, #232]	; (8002c50 <SystemClock_Config+0x120>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b6a:	4a39      	ldr	r2, [pc, #228]	; (8002c50 <SystemClock_Config+0x120>)
 8002b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b70:	6413      	str	r3, [r2, #64]	; 0x40
 8002b72:	4b37      	ldr	r3, [pc, #220]	; (8002c50 <SystemClock_Config+0x120>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002b7e:	4b35      	ldr	r3, [pc, #212]	; (8002c54 <SystemClock_Config+0x124>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002b86:	4a33      	ldr	r2, [pc, #204]	; (8002c54 <SystemClock_Config+0x124>)
 8002b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b31      	ldr	r3, [pc, #196]	; (8002c54 <SystemClock_Config+0x124>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002ba0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002ba4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002bb2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002bbc:	2360      	movs	r3, #96	; 0x60
 8002bbe:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002bc8:	2304      	movs	r3, #4
 8002bca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bce:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f001 fcf0 	bl	80045b8 <HAL_RCC_OscConfig>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002bde:	f000 fc43 	bl	8003468 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002be2:	f001 fc99 	bl	8004518 <HAL_PWREx_EnableOverDrive>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002bec:	f000 fc3c 	bl	8003468 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bf0:	230f      	movs	r3, #15
 8002bf2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c06:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002c14:	2103      	movs	r1, #3
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 ff7c 	bl	8004b14 <HAL_RCC_ClockConfig>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8002c22:	f000 fc21 	bl	8003468 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8002c26:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <SystemClock_Config+0x128>)
 8002c28:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c34:	f107 0308 	add.w	r3, r7, #8
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f002 f963 	bl	8004f04 <HAL_RCCEx_PeriphCLKConfig>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <SystemClock_Config+0x118>
  {
    Error_Handler();
 8002c44:	f000 fc10 	bl	8003468 <Error_Handler>
  }
}
 8002c48:	bf00      	nop
 8002c4a:	37e0      	adds	r7, #224	; 0xe0
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40023800 	.word	0x40023800
 8002c54:	40007000 	.word	0x40007000
 8002c58:	00200100 	.word	0x00200100

08002c5c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b08c      	sub	sp, #48	; 0x30
 8002c60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002c62:	f107 030c 	add.w	r3, r7, #12
 8002c66:	2224      	movs	r2, #36	; 0x24
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f004 fe52 	bl	8007914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c70:	463b      	mov	r3, r7
 8002c72:	2200      	movs	r2, #0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	605a      	str	r2, [r3, #4]
 8002c78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002c7a:	4b23      	ldr	r3, [pc, #140]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c7c:	4a23      	ldr	r2, [pc, #140]	; (8002d0c <MX_TIM1_Init+0xb0>)
 8002c7e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002c80:	4b21      	ldr	r3, [pc, #132]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c86:	4b20      	ldr	r3, [pc, #128]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002c8c:	4b1e      	ldr	r3, [pc, #120]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c8e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c92:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c94:	4b1c      	ldr	r3, [pc, #112]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca0:	4b19      	ldr	r3, [pc, #100]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002caa:	2300      	movs	r3, #0
 8002cac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002cca:	f107 030c 	add.w	r3, r7, #12
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480d      	ldr	r0, [pc, #52]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002cd2:	f002 fe0d 	bl	80058f0 <HAL_TIM_Encoder_Init>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002cdc:	f000 fbc4 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002cec:	463b      	mov	r3, r7
 8002cee:	4619      	mov	r1, r3
 8002cf0:	4805      	ldr	r0, [pc, #20]	; (8002d08 <MX_TIM1_Init+0xac>)
 8002cf2:	f003 fd9d 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d001      	beq.n	8002d00 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002cfc:	f000 fbb4 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002d00:	bf00      	nop
 8002d02:	3730      	adds	r7, #48	; 0x30
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	20039b38 	.word	0x20039b38
 8002d0c:	40010000 	.word	0x40010000

08002d10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b088      	sub	sp, #32
 8002d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d16:	f107 0310 	add.w	r3, r7, #16
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d24:	1d3b      	adds	r3, r7, #4
 8002d26:	2200      	movs	r2, #0
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	605a      	str	r2, [r3, #4]
 8002d2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002d2e:	4b1e      	ldr	r3, [pc, #120]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d34:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8002d36:	4b1c      	ldr	r3, [pc, #112]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d38:	225f      	movs	r2, #95	; 0x5f
 8002d3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d3c:	4b1a      	ldr	r3, [pc, #104]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002d42:	4b19      	ldr	r3, [pc, #100]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d44:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d4a:	4b17      	ldr	r3, [pc, #92]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d50:	4b15      	ldr	r3, [pc, #84]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002d56:	4814      	ldr	r0, [pc, #80]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d58:	f002 fcfa 	bl	8005750 <HAL_TIM_Base_Init>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d001      	beq.n	8002d66 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002d62:	f000 fb81 	bl	8003468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002d6c:	f107 0310 	add.w	r3, r7, #16
 8002d70:	4619      	mov	r1, r3
 8002d72:	480d      	ldr	r0, [pc, #52]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d74:	f003 f8bc 	bl	8005ef0 <HAL_TIM_ConfigClockSource>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002d7e:	f000 fb73 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d82:	2300      	movs	r3, #0
 8002d84:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d8a:	1d3b      	adds	r3, r7, #4
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4806      	ldr	r0, [pc, #24]	; (8002da8 <MX_TIM2_Init+0x98>)
 8002d90:	f003 fd4e 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002d9a:	f000 fb65 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002d9e:	bf00      	nop
 8002da0:	3720      	adds	r7, #32
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	bf00      	nop
 8002da8:	20039bb8 	.word	0x20039bb8

08002dac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b08c      	sub	sp, #48	; 0x30
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002db2:	f107 030c 	add.w	r3, r7, #12
 8002db6:	2224      	movs	r2, #36	; 0x24
 8002db8:	2100      	movs	r1, #0
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f004 fdaa 	bl	8007914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc0:	463b      	mov	r3, r7
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	601a      	str	r2, [r3, #0]
 8002dc6:	605a      	str	r2, [r3, #4]
 8002dc8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002dca:	4b21      	ldr	r3, [pc, #132]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002dcc:	4a21      	ldr	r2, [pc, #132]	; (8002e54 <MX_TIM3_Init+0xa8>)
 8002dce:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002dd0:	4b1f      	ldr	r3, [pc, #124]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd6:	4b1e      	ldr	r3, [pc, #120]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002ddc:	4b1c      	ldr	r3, [pc, #112]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002dde:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002de2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de4:	4b1a      	ldr	r3, [pc, #104]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002dea:	4b19      	ldr	r3, [pc, #100]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002df0:	2303      	movs	r3, #3
 8002df2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002df4:	2300      	movs	r3, #0
 8002df6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002e04:	2300      	movs	r3, #0
 8002e06:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8002e14:	f107 030c 	add.w	r3, r7, #12
 8002e18:	4619      	mov	r1, r3
 8002e1a:	480d      	ldr	r0, [pc, #52]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002e1c:	f002 fd68 	bl	80058f0 <HAL_TIM_Encoder_Init>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8002e26:	f000 fb1f 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e32:	463b      	mov	r3, r7
 8002e34:	4619      	mov	r1, r3
 8002e36:	4806      	ldr	r0, [pc, #24]	; (8002e50 <MX_TIM3_Init+0xa4>)
 8002e38:	f003 fcfa 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002e42:	f000 fb11 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002e46:	bf00      	nop
 8002e48:	3730      	adds	r7, #48	; 0x30
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	20039af8 	.word	0x20039af8
 8002e54:	40000400 	.word	0x40000400

08002e58 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08c      	sub	sp, #48	; 0x30
 8002e5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002e5e:	f107 030c 	add.w	r3, r7, #12
 8002e62:	2224      	movs	r2, #36	; 0x24
 8002e64:	2100      	movs	r1, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	f004 fd54 	bl	8007914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e6c:	463b      	mov	r3, r7
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]
 8002e72:	605a      	str	r2, [r3, #4]
 8002e74:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e76:	4b21      	ldr	r3, [pc, #132]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e78:	4a21      	ldr	r2, [pc, #132]	; (8002f00 <MX_TIM4_Init+0xa8>)
 8002e7a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002e7c:	4b1f      	ldr	r3, [pc, #124]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e82:	4b1e      	ldr	r3, [pc, #120]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002e88:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e8e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e90:	4b1a      	ldr	r3, [pc, #104]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e96:	4b19      	ldr	r3, [pc, #100]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002e9c:	2303      	movs	r3, #3
 8002e9e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002ec0:	f107 030c 	add.w	r3, r7, #12
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	480d      	ldr	r0, [pc, #52]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002ec8:	f002 fd12 	bl	80058f0 <HAL_TIM_Encoder_Init>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8002ed2:	f000 fac9 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eda:	2300      	movs	r3, #0
 8002edc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ede:	463b      	mov	r3, r7
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4806      	ldr	r0, [pc, #24]	; (8002efc <MX_TIM4_Init+0xa4>)
 8002ee4:	f003 fca4 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8002eee:	f000 fabb 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ef2:	bf00      	nop
 8002ef4:	3730      	adds	r7, #48	; 0x30
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	200395f4 	.word	0x200395f4
 8002f00:	40000800 	.word	0x40000800

08002f04 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08e      	sub	sp, #56	; 0x38
 8002f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f18:	f107 031c 	add.w	r3, r7, #28
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	605a      	str	r2, [r3, #4]
 8002f22:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f24:	463b      	mov	r3, r7
 8002f26:	2200      	movs	r2, #0
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	605a      	str	r2, [r3, #4]
 8002f2c:	609a      	str	r2, [r3, #8]
 8002f2e:	60da      	str	r2, [r3, #12]
 8002f30:	611a      	str	r2, [r3, #16]
 8002f32:	615a      	str	r2, [r3, #20]
 8002f34:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002f36:	4b32      	ldr	r3, [pc, #200]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f38:	4a32      	ldr	r2, [pc, #200]	; (8003004 <MX_TIM5_Init+0x100>)
 8002f3a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1-1;
 8002f3c:	4b30      	ldr	r3, [pc, #192]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f42:	4b2f      	ldr	r3, [pc, #188]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4000-1;
 8002f48:	4b2d      	ldr	r3, [pc, #180]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f4a:	f640 729f 	movw	r2, #3999	; 0xf9f
 8002f4e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f50:	4b2b      	ldr	r3, [pc, #172]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f56:	4b2a      	ldr	r3, [pc, #168]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002f5c:	4828      	ldr	r0, [pc, #160]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f5e:	f002 fbf7 	bl	8005750 <HAL_TIM_Base_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8002f68:	f000 fa7e 	bl	8003468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f70:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002f72:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f76:	4619      	mov	r1, r3
 8002f78:	4821      	ldr	r0, [pc, #132]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f7a:	f002 ffb9 	bl	8005ef0 <HAL_TIM_ConfigClockSource>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8002f84:	f000 fa70 	bl	8003468 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002f88:	481d      	ldr	r0, [pc, #116]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002f8a:	f002 fc37 	bl	80057fc <HAL_TIM_PWM_Init>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d001      	beq.n	8002f98 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8002f94:	f000 fa68 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002fa0:	f107 031c 	add.w	r3, r7, #28
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	4816      	ldr	r0, [pc, #88]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002fa8:	f003 fc42 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 8002fb2:	f000 fa59 	bl	8003468 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fb6:	2360      	movs	r3, #96	; 0x60
 8002fb8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4619      	mov	r1, r3
 8002fcc:	480c      	ldr	r0, [pc, #48]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002fce:	f002 fe77 	bl	8005cc0 <HAL_TIM_PWM_ConfigChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8002fd8:	f000 fa46 	bl	8003468 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002fdc:	463b      	mov	r3, r7
 8002fde:	220c      	movs	r2, #12
 8002fe0:	4619      	mov	r1, r3
 8002fe2:	4807      	ldr	r0, [pc, #28]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002fe4:	f002 fe6c 	bl	8005cc0 <HAL_TIM_PWM_ConfigChannel>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d001      	beq.n	8002ff2 <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 8002fee:	f000 fa3b 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002ff2:	4803      	ldr	r0, [pc, #12]	; (8003000 <MX_TIM5_Init+0xfc>)
 8002ff4:	f000 fbaa 	bl	800374c <HAL_TIM_MspPostInit>

}
 8002ff8:	bf00      	nop
 8002ffa:	3738      	adds	r7, #56	; 0x38
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20039ab8 	.word	0x20039ab8
 8003004:	40000c00 	.word	0x40000c00

08003008 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	; 0x30
 800300c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800300e:	f107 030c 	add.w	r3, r7, #12
 8003012:	2224      	movs	r2, #36	; 0x24
 8003014:	2100      	movs	r1, #0
 8003016:	4618      	mov	r0, r3
 8003018:	f004 fc7c 	bl	8007914 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800301c:	463b      	mov	r3, r7
 800301e:	2200      	movs	r2, #0
 8003020:	601a      	str	r2, [r3, #0]
 8003022:	605a      	str	r2, [r3, #4]
 8003024:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003026:	4b23      	ldr	r3, [pc, #140]	; (80030b4 <MX_TIM8_Init+0xac>)
 8003028:	4a23      	ldr	r2, [pc, #140]	; (80030b8 <MX_TIM8_Init+0xb0>)
 800302a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800302c:	4b21      	ldr	r3, [pc, #132]	; (80030b4 <MX_TIM8_Init+0xac>)
 800302e:	2200      	movs	r2, #0
 8003030:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003032:	4b20      	ldr	r3, [pc, #128]	; (80030b4 <MX_TIM8_Init+0xac>)
 8003034:	2200      	movs	r2, #0
 8003036:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003038:	4b1e      	ldr	r3, [pc, #120]	; (80030b4 <MX_TIM8_Init+0xac>)
 800303a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800303e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003040:	4b1c      	ldr	r3, [pc, #112]	; (80030b4 <MX_TIM8_Init+0xac>)
 8003042:	2200      	movs	r2, #0
 8003044:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003046:	4b1b      	ldr	r3, [pc, #108]	; (80030b4 <MX_TIM8_Init+0xac>)
 8003048:	2200      	movs	r2, #0
 800304a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800304c:	4b19      	ldr	r3, [pc, #100]	; (80030b4 <MX_TIM8_Init+0xac>)
 800304e:	2200      	movs	r2, #0
 8003050:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003052:	2303      	movs	r3, #3
 8003054:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800305a:	2301      	movs	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003066:	2300      	movs	r3, #0
 8003068:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800306a:	2301      	movs	r3, #1
 800306c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800306e:	2300      	movs	r3, #0
 8003070:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003072:	2300      	movs	r3, #0
 8003074:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003076:	f107 030c 	add.w	r3, r7, #12
 800307a:	4619      	mov	r1, r3
 800307c:	480d      	ldr	r0, [pc, #52]	; (80030b4 <MX_TIM8_Init+0xac>)
 800307e:	f002 fc37 	bl	80058f0 <HAL_TIM_Encoder_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003088:	f000 f9ee 	bl	8003468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800308c:	2300      	movs	r3, #0
 800308e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003090:	2300      	movs	r3, #0
 8003092:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003094:	2300      	movs	r3, #0
 8003096:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003098:	463b      	mov	r3, r7
 800309a:	4619      	mov	r1, r3
 800309c:	4805      	ldr	r0, [pc, #20]	; (80030b4 <MX_TIM8_Init+0xac>)
 800309e:	f003 fbc7 	bl	8006830 <HAL_TIMEx_MasterConfigSynchronization>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80030a8:	f000 f9de 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80030ac:	bf00      	nop
 80030ae:	3730      	adds	r7, #48	; 0x30
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	200395b4 	.word	0x200395b4
 80030b8:	40010400 	.word	0x40010400

080030bc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08c      	sub	sp, #48	; 0x30
 80030c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030c2:	f107 0320 	add.w	r3, r7, #32
 80030c6:	2200      	movs	r2, #0
 80030c8:	601a      	str	r2, [r3, #0]
 80030ca:	605a      	str	r2, [r3, #4]
 80030cc:	609a      	str	r2, [r3, #8]
 80030ce:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80030d0:	1d3b      	adds	r3, r7, #4
 80030d2:	2200      	movs	r2, #0
 80030d4:	601a      	str	r2, [r3, #0]
 80030d6:	605a      	str	r2, [r3, #4]
 80030d8:	609a      	str	r2, [r3, #8]
 80030da:	60da      	str	r2, [r3, #12]
 80030dc:	611a      	str	r2, [r3, #16]
 80030de:	615a      	str	r2, [r3, #20]
 80030e0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80030e2:	4b2b      	ldr	r3, [pc, #172]	; (8003190 <MX_TIM9_Init+0xd4>)
 80030e4:	4a2b      	ldr	r2, [pc, #172]	; (8003194 <MX_TIM9_Init+0xd8>)
 80030e6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1-1;
 80030e8:	4b29      	ldr	r3, [pc, #164]	; (8003190 <MX_TIM9_Init+0xd4>)
 80030ea:	2200      	movs	r2, #0
 80030ec:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ee:	4b28      	ldr	r3, [pc, #160]	; (8003190 <MX_TIM9_Init+0xd4>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 4000-1;
 80030f4:	4b26      	ldr	r3, [pc, #152]	; (8003190 <MX_TIM9_Init+0xd4>)
 80030f6:	f640 729f 	movw	r2, #3999	; 0xf9f
 80030fa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030fc:	4b24      	ldr	r3, [pc, #144]	; (8003190 <MX_TIM9_Init+0xd4>)
 80030fe:	2200      	movs	r2, #0
 8003100:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003102:	4b23      	ldr	r3, [pc, #140]	; (8003190 <MX_TIM9_Init+0xd4>)
 8003104:	2200      	movs	r2, #0
 8003106:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8003108:	4821      	ldr	r0, [pc, #132]	; (8003190 <MX_TIM9_Init+0xd4>)
 800310a:	f002 fb21 	bl	8005750 <HAL_TIM_Base_Init>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d001      	beq.n	8003118 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8003114:	f000 f9a8 	bl	8003468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003118:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800311c:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800311e:	f107 0320 	add.w	r3, r7, #32
 8003122:	4619      	mov	r1, r3
 8003124:	481a      	ldr	r0, [pc, #104]	; (8003190 <MX_TIM9_Init+0xd4>)
 8003126:	f002 fee3 	bl	8005ef0 <HAL_TIM_ConfigClockSource>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003130:	f000 f99a 	bl	8003468 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8003134:	4816      	ldr	r0, [pc, #88]	; (8003190 <MX_TIM9_Init+0xd4>)
 8003136:	f002 fb61 	bl	80057fc <HAL_TIM_PWM_Init>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003140:	f000 f992 	bl	8003468 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003144:	2360      	movs	r3, #96	; 0x60
 8003146:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003148:	2300      	movs	r3, #0
 800314a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800314c:	2300      	movs	r3, #0
 800314e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003154:	1d3b      	adds	r3, r7, #4
 8003156:	2200      	movs	r2, #0
 8003158:	4619      	mov	r1, r3
 800315a:	480d      	ldr	r0, [pc, #52]	; (8003190 <MX_TIM9_Init+0xd4>)
 800315c:	f002 fdb0 	bl	8005cc0 <HAL_TIM_PWM_ConfigChannel>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8003166:	f000 f97f 	bl	8003468 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800316a:	1d3b      	adds	r3, r7, #4
 800316c:	2204      	movs	r2, #4
 800316e:	4619      	mov	r1, r3
 8003170:	4807      	ldr	r0, [pc, #28]	; (8003190 <MX_TIM9_Init+0xd4>)
 8003172:	f002 fda5 	bl	8005cc0 <HAL_TIM_PWM_ConfigChannel>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d001      	beq.n	8003180 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 800317c:	f000 f974 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003180:	4803      	ldr	r0, [pc, #12]	; (8003190 <MX_TIM9_Init+0xd4>)
 8003182:	f000 fae3 	bl	800374c <HAL_TIM_MspPostInit>

}
 8003186:	bf00      	nop
 8003188:	3730      	adds	r7, #48	; 0x30
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	20039b78 	.word	0x20039b78
 8003194:	40014000 	.word	0x40014000

08003198 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800319c:	4b14      	ldr	r3, [pc, #80]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 800319e:	4a15      	ldr	r2, [pc, #84]	; (80031f4 <MX_USART3_UART_Init+0x5c>)
 80031a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031b0:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031b6:	4b0e      	ldr	r3, [pc, #56]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX;
 80031bc:	4b0c      	ldr	r3, [pc, #48]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031be:	2208      	movs	r2, #8
 80031c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031c2:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031c8:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031ce:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031d0:	2200      	movs	r2, #0
 80031d2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031d4:	4b06      	ldr	r3, [pc, #24]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031da:	4805      	ldr	r0, [pc, #20]	; (80031f0 <MX_USART3_UART_Init+0x58>)
 80031dc:	f003 fbd4 	bl	8006988 <HAL_UART_Init>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d001      	beq.n	80031ea <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80031e6:	f000 f93f 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20039634 	.word	0x20039634
 80031f4:	40004800 	.word	0x40004800

080031f8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80031fc:	4b14      	ldr	r3, [pc, #80]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80031fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003202:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003204:	4b12      	ldr	r3, [pc, #72]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003206:	2206      	movs	r2, #6
 8003208:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800320a:	4b11      	ldr	r3, [pc, #68]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800320c:	2202      	movs	r2, #2
 800320e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003210:	4b0f      	ldr	r3, [pc, #60]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003212:	2200      	movs	r2, #0
 8003214:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003216:	4b0e      	ldr	r3, [pc, #56]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003218:	2202      	movs	r2, #2
 800321a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800321c:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800321e:	2201      	movs	r2, #1
 8003220:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8003222:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003224:	2200      	movs	r2, #0
 8003226:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003228:	4b09      	ldr	r3, [pc, #36]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800322a:	2200      	movs	r2, #0
 800322c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003230:	2201      	movs	r2, #1
 8003232:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003234:	4b06      	ldr	r3, [pc, #24]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003236:	2200      	movs	r2, #0
 8003238:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800323a:	4805      	ldr	r0, [pc, #20]	; (8003250 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800323c:	f001 f814 	bl	8004268 <HAL_PCD_Init>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8003246:	f000 f90f 	bl	8003468 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800324a:	bf00      	nop
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	200396b4 	.word	0x200396b4

08003254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b08c      	sub	sp, #48	; 0x30
 8003258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800325a:	f107 031c 	add.w	r3, r7, #28
 800325e:	2200      	movs	r2, #0
 8003260:	601a      	str	r2, [r3, #0]
 8003262:	605a      	str	r2, [r3, #4]
 8003264:	609a      	str	r2, [r3, #8]
 8003266:	60da      	str	r2, [r3, #12]
 8003268:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800326a:	4b78      	ldr	r3, [pc, #480]	; (800344c <MX_GPIO_Init+0x1f8>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a77      	ldr	r2, [pc, #476]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003270:	f043 0310 	orr.w	r3, r3, #16
 8003274:	6313      	str	r3, [r2, #48]	; 0x30
 8003276:	4b75      	ldr	r3, [pc, #468]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f003 0310 	and.w	r3, r3, #16
 800327e:	61bb      	str	r3, [r7, #24]
 8003280:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003282:	4b72      	ldr	r3, [pc, #456]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a71      	ldr	r2, [pc, #452]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003288:	f043 0304 	orr.w	r3, r3, #4
 800328c:	6313      	str	r3, [r2, #48]	; 0x30
 800328e:	4b6f      	ldr	r3, [pc, #444]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	f003 0304 	and.w	r3, r3, #4
 8003296:	617b      	str	r3, [r7, #20]
 8003298:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800329a:	4b6c      	ldr	r3, [pc, #432]	; (800344c <MX_GPIO_Init+0x1f8>)
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	4a6b      	ldr	r2, [pc, #428]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032a4:	6313      	str	r3, [r2, #48]	; 0x30
 80032a6:	4b69      	ldr	r3, [pc, #420]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ae:	613b      	str	r3, [r7, #16]
 80032b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b2:	4b66      	ldr	r3, [pc, #408]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b6:	4a65      	ldr	r2, [pc, #404]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032b8:	f043 0301 	orr.w	r3, r3, #1
 80032bc:	6313      	str	r3, [r2, #48]	; 0x30
 80032be:	4b63      	ldr	r3, [pc, #396]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]
 80032c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ca:	4b60      	ldr	r3, [pc, #384]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a5f      	ldr	r2, [pc, #380]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032d0:	f043 0302 	orr.w	r3, r3, #2
 80032d4:	6313      	str	r3, [r2, #48]	; 0x30
 80032d6:	4b5d      	ldr	r3, [pc, #372]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	60bb      	str	r3, [r7, #8]
 80032e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032e2:	4b5a      	ldr	r3, [pc, #360]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e6:	4a59      	ldr	r2, [pc, #356]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032e8:	f043 0308 	orr.w	r3, r3, #8
 80032ec:	6313      	str	r3, [r2, #48]	; 0x30
 80032ee:	4b57      	ldr	r3, [pc, #348]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	607b      	str	r3, [r7, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80032fa:	4b54      	ldr	r3, [pc, #336]	; (800344c <MX_GPIO_Init+0x1f8>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fe:	4a53      	ldr	r2, [pc, #332]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003300:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003304:	6313      	str	r3, [r2, #48]	; 0x30
 8003306:	4b51      	ldr	r3, [pc, #324]	; (800344c <MX_GPIO_Init+0x1f8>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8003312:	2200      	movs	r2, #0
 8003314:	f244 0181 	movw	r1, #16513	; 0x4081
 8003318:	484d      	ldr	r0, [pc, #308]	; (8003450 <MX_GPIO_Init+0x1fc>)
 800331a:	f000 ff73 	bl	8004204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 800331e:	2200      	movs	r2, #0
 8003320:	2140      	movs	r1, #64	; 0x40
 8003322:	484c      	ldr	r0, [pc, #304]	; (8003454 <MX_GPIO_Init+0x200>)
 8003324:	f000 ff6e 	bl	8004204 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003328:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800332c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800332e:	4b4a      	ldr	r3, [pc, #296]	; (8003458 <MX_GPIO_Init+0x204>)
 8003330:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003336:	f107 031c 	add.w	r3, r7, #28
 800333a:	4619      	mov	r1, r3
 800333c:	4847      	ldr	r0, [pc, #284]	; (800345c <MX_GPIO_Init+0x208>)
 800333e:	f000 fdb7 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8003342:	2332      	movs	r3, #50	; 0x32
 8003344:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003346:	2302      	movs	r3, #2
 8003348:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334a:	2300      	movs	r3, #0
 800334c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800334e:	2303      	movs	r3, #3
 8003350:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003352:	230b      	movs	r3, #11
 8003354:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003356:	f107 031c 	add.w	r3, r7, #28
 800335a:	4619      	mov	r1, r3
 800335c:	483f      	ldr	r0, [pc, #252]	; (800345c <MX_GPIO_Init+0x208>)
 800335e:	f000 fda7 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8003362:	2386      	movs	r3, #134	; 0x86
 8003364:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003366:	2302      	movs	r3, #2
 8003368:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336a:	2300      	movs	r3, #0
 800336c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336e:	2303      	movs	r3, #3
 8003370:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003372:	230b      	movs	r3, #11
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003376:	f107 031c 	add.w	r3, r7, #28
 800337a:	4619      	mov	r1, r3
 800337c:	4838      	ldr	r0, [pc, #224]	; (8003460 <MX_GPIO_Init+0x20c>)
 800337e:	f000 fd97 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8003382:	f244 0381 	movw	r3, #16513	; 0x4081
 8003386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003388:	2301      	movs	r3, #1
 800338a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338c:	2300      	movs	r3, #0
 800338e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003390:	2300      	movs	r3, #0
 8003392:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003394:	f107 031c 	add.w	r3, r7, #28
 8003398:	4619      	mov	r1, r3
 800339a:	482d      	ldr	r0, [pc, #180]	; (8003450 <MX_GPIO_Init+0x1fc>)
 800339c:	f000 fd88 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80033a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033a6:	2302      	movs	r3, #2
 80033a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033aa:	2300      	movs	r3, #0
 80033ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ae:	2303      	movs	r3, #3
 80033b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80033b2:	230b      	movs	r3, #11
 80033b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80033b6:	f107 031c 	add.w	r3, r7, #28
 80033ba:	4619      	mov	r1, r3
 80033bc:	4824      	ldr	r0, [pc, #144]	; (8003450 <MX_GPIO_Init+0x1fc>)
 80033be:	f000 fd77 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033c2:	2340      	movs	r3, #64	; 0x40
 80033c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033c6:	2301      	movs	r3, #1
 80033c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ca:	2300      	movs	r3, #0
 80033cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033ce:	2300      	movs	r3, #0
 80033d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033d2:	f107 031c 	add.w	r3, r7, #28
 80033d6:	4619      	mov	r1, r3
 80033d8:	481e      	ldr	r0, [pc, #120]	; (8003454 <MX_GPIO_Init+0x200>)
 80033da:	f000 fd69 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80033de:	2380      	movs	r3, #128	; 0x80
 80033e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033e2:	2300      	movs	r3, #0
 80033e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e6:	2300      	movs	r3, #0
 80033e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80033ea:	f107 031c 	add.w	r3, r7, #28
 80033ee:	4619      	mov	r1, r3
 80033f0:	4818      	ldr	r0, [pc, #96]	; (8003454 <MX_GPIO_Init+0x200>)
 80033f2:	f000 fd5d 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80033f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80033fc:	4b19      	ldr	r3, [pc, #100]	; (8003464 <MX_GPIO_Init+0x210>)
 80033fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003400:	2300      	movs	r3, #0
 8003402:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003404:	f107 031c 	add.w	r3, r7, #28
 8003408:	4619      	mov	r1, r3
 800340a:	4814      	ldr	r0, [pc, #80]	; (800345c <MX_GPIO_Init+0x208>)
 800340c:	f000 fd50 	bl	8003eb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8003410:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8003414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003416:	2302      	movs	r3, #2
 8003418:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341a:	2300      	movs	r3, #0
 800341c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800341e:	2303      	movs	r3, #3
 8003420:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8003422:	230b      	movs	r3, #11
 8003424:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003426:	f107 031c 	add.w	r3, r7, #28
 800342a:	4619      	mov	r1, r3
 800342c:	4809      	ldr	r0, [pc, #36]	; (8003454 <MX_GPIO_Init+0x200>)
 800342e:	f000 fd3f 	bl	8003eb0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003432:	2200      	movs	r2, #0
 8003434:	2100      	movs	r1, #0
 8003436:	2017      	movs	r0, #23
 8003438:	f000 fd03 	bl	8003e42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800343c:	2017      	movs	r0, #23
 800343e:	f000 fd1c 	bl	8003e7a <HAL_NVIC_EnableIRQ>

}
 8003442:	bf00      	nop
 8003444:	3730      	adds	r7, #48	; 0x30
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40023800 	.word	0x40023800
 8003450:	40020400 	.word	0x40020400
 8003454:	40021800 	.word	0x40021800
 8003458:	10110000 	.word	0x10110000
 800345c:	40020800 	.word	0x40020800
 8003460:	40020000 	.word	0x40020000
 8003464:	10310000 	.word	0x10310000

08003468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800346c:	bf00      	nop
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
	...

08003478 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	4b0f      	ldr	r3, [pc, #60]	; (80034bc <HAL_MspInit+0x44>)
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	4a0e      	ldr	r2, [pc, #56]	; (80034bc <HAL_MspInit+0x44>)
 8003484:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003488:	6413      	str	r3, [r2, #64]	; 0x40
 800348a:	4b0c      	ldr	r3, [pc, #48]	; (80034bc <HAL_MspInit+0x44>)
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003492:	607b      	str	r3, [r7, #4]
 8003494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_MspInit+0x44>)
 8003498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349a:	4a08      	ldr	r2, [pc, #32]	; (80034bc <HAL_MspInit+0x44>)
 800349c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80034a0:	6453      	str	r3, [r2, #68]	; 0x44
 80034a2:	4b06      	ldr	r3, [pc, #24]	; (80034bc <HAL_MspInit+0x44>)
 80034a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034aa:	603b      	str	r3, [r7, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40023800 	.word	0x40023800

080034c0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b090      	sub	sp, #64	; 0x40
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80034cc:	2200      	movs	r2, #0
 80034ce:	601a      	str	r2, [r3, #0]
 80034d0:	605a      	str	r2, [r3, #4]
 80034d2:	609a      	str	r2, [r3, #8]
 80034d4:	60da      	str	r2, [r3, #12]
 80034d6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a6b      	ldr	r2, [pc, #428]	; (800368c <HAL_TIM_Encoder_MspInit+0x1cc>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d129      	bne.n	8003536 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80034e2:	4b6b      	ldr	r3, [pc, #428]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80034e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e6:	4a6a      	ldr	r2, [pc, #424]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80034e8:	f043 0301 	orr.w	r3, r3, #1
 80034ec:	6453      	str	r3, [r2, #68]	; 0x44
 80034ee:	4b68      	ldr	r3, [pc, #416]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80034f8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034fa:	4b65      	ldr	r3, [pc, #404]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fe:	4a64      	ldr	r2, [pc, #400]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003500:	f043 0310 	orr.w	r3, r3, #16
 8003504:	6313      	str	r3, [r2, #48]	; 0x30
 8003506:	4b62      	ldr	r3, [pc, #392]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350a:	f003 0310 	and.w	r3, r3, #16
 800350e:	627b      	str	r3, [r7, #36]	; 0x24
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003512:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8003516:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003518:	2302      	movs	r3, #2
 800351a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	2300      	movs	r3, #0
 800351e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003520:	2300      	movs	r3, #0
 8003522:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003524:	2301      	movs	r3, #1
 8003526:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003528:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800352c:	4619      	mov	r1, r3
 800352e:	4859      	ldr	r0, [pc, #356]	; (8003694 <HAL_TIM_Encoder_MspInit+0x1d4>)
 8003530:	f000 fcbe 	bl	8003eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003534:	e0a5      	b.n	8003682 <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM3)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a57      	ldr	r2, [pc, #348]	; (8003698 <HAL_TIM_Encoder_MspInit+0x1d8>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d144      	bne.n	80035ca <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003540:	4b53      	ldr	r3, [pc, #332]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003544:	4a52      	ldr	r2, [pc, #328]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003546:	f043 0302 	orr.w	r3, r3, #2
 800354a:	6413      	str	r3, [r2, #64]	; 0x40
 800354c:	4b50      	ldr	r3, [pc, #320]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800354e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	623b      	str	r3, [r7, #32]
 8003556:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003558:	4b4d      	ldr	r3, [pc, #308]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800355a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355c:	4a4c      	ldr	r2, [pc, #304]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800355e:	f043 0301 	orr.w	r3, r3, #1
 8003562:	6313      	str	r3, [r2, #48]	; 0x30
 8003564:	4b4a      	ldr	r3, [pc, #296]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	61fb      	str	r3, [r7, #28]
 800356e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003570:	4b47      	ldr	r3, [pc, #284]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003574:	4a46      	ldr	r2, [pc, #280]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003576:	f043 0302 	orr.w	r3, r3, #2
 800357a:	6313      	str	r3, [r2, #48]	; 0x30
 800357c:	4b44      	ldr	r3, [pc, #272]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800357e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	61bb      	str	r3, [r7, #24]
 8003586:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003588:	2340      	movs	r3, #64	; 0x40
 800358a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358c:	2302      	movs	r3, #2
 800358e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003590:	2300      	movs	r3, #0
 8003592:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003594:	2300      	movs	r3, #0
 8003596:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003598:	2302      	movs	r3, #2
 800359a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800359c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035a0:	4619      	mov	r1, r3
 80035a2:	483e      	ldr	r0, [pc, #248]	; (800369c <HAL_TIM_Encoder_MspInit+0x1dc>)
 80035a4:	f000 fc84 	bl	8003eb0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80035a8:	2320      	movs	r3, #32
 80035aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ac:	2302      	movs	r3, #2
 80035ae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035b0:	2300      	movs	r3, #0
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035b4:	2300      	movs	r3, #0
 80035b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80035b8:	2302      	movs	r3, #2
 80035ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80035c0:	4619      	mov	r1, r3
 80035c2:	4837      	ldr	r0, [pc, #220]	; (80036a0 <HAL_TIM_Encoder_MspInit+0x1e0>)
 80035c4:	f000 fc74 	bl	8003eb0 <HAL_GPIO_Init>
}
 80035c8:	e05b      	b.n	8003682 <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM4)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a35      	ldr	r2, [pc, #212]	; (80036a4 <HAL_TIM_Encoder_MspInit+0x1e4>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d129      	bne.n	8003628 <HAL_TIM_Encoder_MspInit+0x168>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80035d4:	4b2e      	ldr	r3, [pc, #184]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	4a2d      	ldr	r2, [pc, #180]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035da:	f043 0304 	orr.w	r3, r3, #4
 80035de:	6413      	str	r3, [r2, #64]	; 0x40
 80035e0:	4b2b      	ldr	r3, [pc, #172]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035ec:	4b28      	ldr	r3, [pc, #160]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f0:	4a27      	ldr	r2, [pc, #156]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035f2:	f043 0308 	orr.w	r3, r3, #8
 80035f6:	6313      	str	r3, [r2, #48]	; 0x30
 80035f8:	4b25      	ldr	r3, [pc, #148]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 80035fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fc:	f003 0308 	and.w	r3, r3, #8
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003604:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8003608:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800360a:	2302      	movs	r3, #2
 800360c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800360e:	2300      	movs	r3, #0
 8003610:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003612:	2300      	movs	r3, #0
 8003614:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003616:	2302      	movs	r3, #2
 8003618:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800361a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800361e:	4619      	mov	r1, r3
 8003620:	4821      	ldr	r0, [pc, #132]	; (80036a8 <HAL_TIM_Encoder_MspInit+0x1e8>)
 8003622:	f000 fc45 	bl	8003eb0 <HAL_GPIO_Init>
}
 8003626:	e02c      	b.n	8003682 <HAL_TIM_Encoder_MspInit+0x1c2>
  else if(htim_encoder->Instance==TIM8)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a1f      	ldr	r2, [pc, #124]	; (80036ac <HAL_TIM_Encoder_MspInit+0x1ec>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d127      	bne.n	8003682 <HAL_TIM_Encoder_MspInit+0x1c2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003632:	4b17      	ldr	r3, [pc, #92]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003636:	4a16      	ldr	r2, [pc, #88]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003638:	f043 0302 	orr.w	r3, r3, #2
 800363c:	6453      	str	r3, [r2, #68]	; 0x44
 800363e:	4b14      	ldr	r3, [pc, #80]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364a:	4b11      	ldr	r3, [pc, #68]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 800364c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364e:	4a10      	ldr	r2, [pc, #64]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003650:	f043 0304 	orr.w	r3, r3, #4
 8003654:	6313      	str	r3, [r2, #48]	; 0x30
 8003656:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <HAL_TIM_Encoder_MspInit+0x1d0>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	f003 0304 	and.w	r3, r3, #4
 800365e:	60bb      	str	r3, [r7, #8]
 8003660:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003662:	23c0      	movs	r3, #192	; 0xc0
 8003664:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003666:	2302      	movs	r3, #2
 8003668:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800366a:	2300      	movs	r3, #0
 800366c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800366e:	2300      	movs	r3, #0
 8003670:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003672:	2303      	movs	r3, #3
 8003674:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800367a:	4619      	mov	r1, r3
 800367c:	480c      	ldr	r0, [pc, #48]	; (80036b0 <HAL_TIM_Encoder_MspInit+0x1f0>)
 800367e:	f000 fc17 	bl	8003eb0 <HAL_GPIO_Init>
}
 8003682:	bf00      	nop
 8003684:	3740      	adds	r7, #64	; 0x40
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40010000 	.word	0x40010000
 8003690:	40023800 	.word	0x40023800
 8003694:	40021000 	.word	0x40021000
 8003698:	40000400 	.word	0x40000400
 800369c:	40020000 	.word	0x40020000
 80036a0:	40020400 	.word	0x40020400
 80036a4:	40000800 	.word	0x40000800
 80036a8:	40020c00 	.word	0x40020c00
 80036ac:	40010400 	.word	0x40010400
 80036b0:	40020800 	.word	0x40020800

080036b4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	b086      	sub	sp, #24
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036c4:	d114      	bne.n	80036f0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036c6:	4b1e      	ldr	r3, [pc, #120]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 80036c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ca:	4a1d      	ldr	r2, [pc, #116]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	6413      	str	r3, [r2, #64]	; 0x40
 80036d2:	4b1b      	ldr	r3, [pc, #108]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 80036d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80036de:	2200      	movs	r2, #0
 80036e0:	2100      	movs	r1, #0
 80036e2:	201c      	movs	r0, #28
 80036e4:	f000 fbad 	bl	8003e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80036e8:	201c      	movs	r0, #28
 80036ea:	f000 fbc6 	bl	8003e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 80036ee:	e022      	b.n	8003736 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM5)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a13      	ldr	r2, [pc, #76]	; (8003744 <HAL_TIM_Base_MspInit+0x90>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d10c      	bne.n	8003714 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80036fa:	4b11      	ldr	r3, [pc, #68]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	4a10      	ldr	r2, [pc, #64]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 8003700:	f043 0308 	orr.w	r3, r3, #8
 8003704:	6413      	str	r3, [r2, #64]	; 0x40
 8003706:	4b0e      	ldr	r3, [pc, #56]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	613b      	str	r3, [r7, #16]
 8003710:	693b      	ldr	r3, [r7, #16]
}
 8003712:	e010      	b.n	8003736 <HAL_TIM_Base_MspInit+0x82>
  else if(htim_base->Instance==TIM9)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a0b      	ldr	r2, [pc, #44]	; (8003748 <HAL_TIM_Base_MspInit+0x94>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d10b      	bne.n	8003736 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800371e:	4b08      	ldr	r3, [pc, #32]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 8003720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003722:	4a07      	ldr	r2, [pc, #28]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 8003724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003728:	6453      	str	r3, [r2, #68]	; 0x44
 800372a:	4b05      	ldr	r3, [pc, #20]	; (8003740 <HAL_TIM_Base_MspInit+0x8c>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003732:	60fb      	str	r3, [r7, #12]
 8003734:	68fb      	ldr	r3, [r7, #12]
}
 8003736:	bf00      	nop
 8003738:	3718      	adds	r7, #24
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	40023800 	.word	0x40023800
 8003744:	40000c00 	.word	0x40000c00
 8003748:	40014000 	.word	0x40014000

0800374c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b08a      	sub	sp, #40	; 0x28
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003754:	f107 0314 	add.w	r3, r7, #20
 8003758:	2200      	movs	r2, #0
 800375a:	601a      	str	r2, [r3, #0]
 800375c:	605a      	str	r2, [r3, #4]
 800375e:	609a      	str	r2, [r3, #8]
 8003760:	60da      	str	r2, [r3, #12]
 8003762:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a22      	ldr	r2, [pc, #136]	; (80037f4 <HAL_TIM_MspPostInit+0xa8>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d11c      	bne.n	80037a8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM5_MspPostInit 0 */

  /* USER CODE END TIM5_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376e:	4b22      	ldr	r3, [pc, #136]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	4a21      	ldr	r2, [pc, #132]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	6313      	str	r3, [r2, #48]	; 0x30
 800377a:	4b1f      	ldr	r3, [pc, #124]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	693b      	ldr	r3, [r7, #16]
    /**TIM5 GPIO Configuration
    PA0/WKUP     ------> TIM5_CH1
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003786:	2309      	movs	r3, #9
 8003788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800378a:	2302      	movs	r3, #2
 800378c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003792:	2300      	movs	r3, #0
 8003794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003796:	2302      	movs	r3, #2
 8003798:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800379a:	f107 0314 	add.w	r3, r7, #20
 800379e:	4619      	mov	r1, r3
 80037a0:	4816      	ldr	r0, [pc, #88]	; (80037fc <HAL_TIM_MspPostInit+0xb0>)
 80037a2:	f000 fb85 	bl	8003eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 80037a6:	e020      	b.n	80037ea <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM9)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a14      	ldr	r2, [pc, #80]	; (8003800 <HAL_TIM_MspPostInit+0xb4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d11b      	bne.n	80037ea <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b6:	4a10      	ldr	r2, [pc, #64]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 80037b8:	f043 0310 	orr.w	r3, r3, #16
 80037bc:	6313      	str	r3, [r2, #48]	; 0x30
 80037be:	4b0e      	ldr	r3, [pc, #56]	; (80037f8 <HAL_TIM_MspPostInit+0xac>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c2:	f003 0310 	and.w	r3, r3, #16
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80037ca:	2360      	movs	r3, #96	; 0x60
 80037cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ce:	2302      	movs	r3, #2
 80037d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037d6:	2300      	movs	r3, #0
 80037d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80037da:	2303      	movs	r3, #3
 80037dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	4619      	mov	r1, r3
 80037e4:	4807      	ldr	r0, [pc, #28]	; (8003804 <HAL_TIM_MspPostInit+0xb8>)
 80037e6:	f000 fb63 	bl	8003eb0 <HAL_GPIO_Init>
}
 80037ea:	bf00      	nop
 80037ec:	3728      	adds	r7, #40	; 0x28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40000c00 	.word	0x40000c00
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40020000 	.word	0x40020000
 8003800:	40014000 	.word	0x40014000
 8003804:	40021000 	.word	0x40021000

08003808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b08a      	sub	sp, #40	; 0x28
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003810:	f107 0314 	add.w	r3, r7, #20
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	605a      	str	r2, [r3, #4]
 800381a:	609a      	str	r2, [r3, #8]
 800381c:	60da      	str	r2, [r3, #12]
 800381e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a17      	ldr	r2, [pc, #92]	; (8003884 <HAL_UART_MspInit+0x7c>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d128      	bne.n	800387c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800382a:	4b17      	ldr	r3, [pc, #92]	; (8003888 <HAL_UART_MspInit+0x80>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	4a16      	ldr	r2, [pc, #88]	; (8003888 <HAL_UART_MspInit+0x80>)
 8003830:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003834:	6413      	str	r3, [r2, #64]	; 0x40
 8003836:	4b14      	ldr	r3, [pc, #80]	; (8003888 <HAL_UART_MspInit+0x80>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800383e:	613b      	str	r3, [r7, #16]
 8003840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003842:	4b11      	ldr	r3, [pc, #68]	; (8003888 <HAL_UART_MspInit+0x80>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003846:	4a10      	ldr	r2, [pc, #64]	; (8003888 <HAL_UART_MspInit+0x80>)
 8003848:	f043 0308 	orr.w	r3, r3, #8
 800384c:	6313      	str	r3, [r2, #48]	; 0x30
 800384e:	4b0e      	ldr	r3, [pc, #56]	; (8003888 <HAL_UART_MspInit+0x80>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003852:	f003 0308 	and.w	r3, r3, #8
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800385a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800385e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003860:	2302      	movs	r3, #2
 8003862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003868:	2303      	movs	r3, #3
 800386a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800386c:	2307      	movs	r3, #7
 800386e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003870:	f107 0314 	add.w	r3, r7, #20
 8003874:	4619      	mov	r1, r3
 8003876:	4805      	ldr	r0, [pc, #20]	; (800388c <HAL_UART_MspInit+0x84>)
 8003878:	f000 fb1a 	bl	8003eb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800387c:	bf00      	nop
 800387e:	3728      	adds	r7, #40	; 0x28
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40004800 	.word	0x40004800
 8003888:	40023800 	.word	0x40023800
 800388c:	40020c00 	.word	0x40020c00

08003890 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	; 0x28
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003898:	f107 0314 	add.w	r3, r7, #20
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	605a      	str	r2, [r3, #4]
 80038a2:	609a      	str	r2, [r3, #8]
 80038a4:	60da      	str	r2, [r3, #12]
 80038a6:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80038b0:	d141      	bne.n	8003936 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038b2:	4b23      	ldr	r3, [pc, #140]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 80038b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b6:	4a22      	ldr	r2, [pc, #136]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 80038b8:	f043 0301 	orr.w	r3, r3, #1
 80038bc:	6313      	str	r3, [r2, #48]	; 0x30
 80038be:	4b20      	ldr	r3, [pc, #128]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 80038c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80038ca:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80038ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038d0:	2302      	movs	r3, #2
 80038d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d4:	2300      	movs	r3, #0
 80038d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d8:	2303      	movs	r3, #3
 80038da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80038dc:	230a      	movs	r3, #10
 80038de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038e0:	f107 0314 	add.w	r3, r7, #20
 80038e4:	4619      	mov	r1, r3
 80038e6:	4817      	ldr	r0, [pc, #92]	; (8003944 <HAL_PCD_MspInit+0xb4>)
 80038e8:	f000 fae2 	bl	8003eb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80038ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80038fa:	f107 0314 	add.w	r3, r7, #20
 80038fe:	4619      	mov	r1, r3
 8003900:	4810      	ldr	r0, [pc, #64]	; (8003944 <HAL_PCD_MspInit+0xb4>)
 8003902:	f000 fad5 	bl	8003eb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8003906:	4b0e      	ldr	r3, [pc, #56]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 8003908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390a:	4a0d      	ldr	r2, [pc, #52]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 800390c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003910:	6353      	str	r3, [r2, #52]	; 0x34
 8003912:	4b0b      	ldr	r3, [pc, #44]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 8003914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800391a:	60fb      	str	r3, [r7, #12]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4b08      	ldr	r3, [pc, #32]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 8003920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003922:	4a07      	ldr	r2, [pc, #28]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 8003924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003928:	6453      	str	r3, [r2, #68]	; 0x44
 800392a:	4b05      	ldr	r3, [pc, #20]	; (8003940 <HAL_PCD_MspInit+0xb0>)
 800392c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003932:	60bb      	str	r3, [r7, #8]
 8003934:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003936:	bf00      	nop
 8003938:	3728      	adds	r7, #40	; 0x28
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	40023800 	.word	0x40023800
 8003944:	40020000 	.word	0x40020000

08003948 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800394c:	bf00      	nop
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr

08003956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003956:	b480      	push	{r7}
 8003958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800395a:	e7fe      	b.n	800395a <HardFault_Handler+0x4>

0800395c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003960:	e7fe      	b.n	8003960 <MemManage_Handler+0x4>

08003962 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003966:	e7fe      	b.n	8003966 <BusFault_Handler+0x4>

08003968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800396c:	e7fe      	b.n	800396c <UsageFault_Handler+0x4>

0800396e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800396e:	b480      	push	{r7}
 8003970:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003972:	bf00      	nop
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003980:	bf00      	nop
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800398a:	b480      	push	{r7}
 800398c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800398e:	bf00      	nop
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800399c:	f000 f934 	bl	8003c08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80039a8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80039ac:	f000 fc44 	bl	8004238 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80039b0:	bf00      	nop
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80039b8:	4802      	ldr	r0, [pc, #8]	; (80039c4 <TIM2_IRQHandler+0x10>)
 80039ba:	f002 f862 	bl	8005a82 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80039be:	bf00      	nop
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	20039bb8 	.word	0x20039bb8

080039c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b086      	sub	sp, #24
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	e00a      	b.n	80039f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80039da:	f3af 8000 	nop.w
 80039de:	4601      	mov	r1, r0
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	1c5a      	adds	r2, r3, #1
 80039e4:	60ba      	str	r2, [r7, #8]
 80039e6:	b2ca      	uxtb	r2, r1
 80039e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	3301      	adds	r3, #1
 80039ee:	617b      	str	r3, [r7, #20]
 80039f0:	697a      	ldr	r2, [r7, #20]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	429a      	cmp	r2, r3
 80039f6:	dbf0      	blt.n	80039da <_read+0x12>
	}

return len;
 80039f8:	687b      	ldr	r3, [r7, #4]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3718      	adds	r7, #24
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}

08003a02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a02:	b580      	push	{r7, lr}
 8003a04:	b086      	sub	sp, #24
 8003a06:	af00      	add	r7, sp, #0
 8003a08:	60f8      	str	r0, [r7, #12]
 8003a0a:	60b9      	str	r1, [r7, #8]
 8003a0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a0e:	2300      	movs	r3, #0
 8003a10:	617b      	str	r3, [r7, #20]
 8003a12:	e009      	b.n	8003a28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	1c5a      	adds	r2, r3, #1
 8003a18:	60ba      	str	r2, [r7, #8]
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f7fc fde7 	bl	80005f0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	3301      	adds	r3, #1
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	dbf1      	blt.n	8003a14 <_write+0x12>
	}
	return len;
 8003a30:	687b      	ldr	r3, [r7, #4]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <_close>:

int _close(int file)
{
 8003a3a:	b480      	push	{r7}
 8003a3c:	b083      	sub	sp, #12
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	6078      	str	r0, [r7, #4]
	return -1;
 8003a42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr

08003a52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a52:	b480      	push	{r7}
 8003a54:	b083      	sub	sp, #12
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	6078      	str	r0, [r7, #4]
 8003a5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a62:	605a      	str	r2, [r3, #4]
	return 0;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr

08003a72 <_isatty>:

int _isatty(int file)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b083      	sub	sp, #12
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
	return 1;
 8003a7a:	2301      	movs	r3, #1
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
	return 0;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b086      	sub	sp, #24
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003aac:	4a14      	ldr	r2, [pc, #80]	; (8003b00 <_sbrk+0x5c>)
 8003aae:	4b15      	ldr	r3, [pc, #84]	; (8003b04 <_sbrk+0x60>)
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ab8:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <_sbrk+0x64>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d102      	bne.n	8003ac6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ac0:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <_sbrk+0x64>)
 8003ac2:	4a12      	ldr	r2, [pc, #72]	; (8003b0c <_sbrk+0x68>)
 8003ac4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ac6:	4b10      	ldr	r3, [pc, #64]	; (8003b08 <_sbrk+0x64>)
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4413      	add	r3, r2
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d207      	bcs.n	8003ae4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ad4:	f003 fef4 	bl	80078c0 <__errno>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	230c      	movs	r3, #12
 8003adc:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003ade:	f04f 33ff 	mov.w	r3, #4294967295
 8003ae2:	e009      	b.n	8003af8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ae4:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <_sbrk+0x64>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003aea:	4b07      	ldr	r3, [pc, #28]	; (8003b08 <_sbrk+0x64>)
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4413      	add	r3, r2
 8003af2:	4a05      	ldr	r2, [pc, #20]	; (8003b08 <_sbrk+0x64>)
 8003af4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003af6:	68fb      	ldr	r3, [r7, #12]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3718      	adds	r7, #24
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	20080000 	.word	0x20080000
 8003b04:	00000400 	.word	0x00000400
 8003b08:	200395a8 	.word	0x200395a8
 8003b0c:	20039c08 	.word	0x20039c08

08003b10 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b10:	b480      	push	{r7}
 8003b12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b14:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <SystemInit+0x28>)
 8003b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b1a:	4a07      	ldr	r2, [pc, #28]	; (8003b38 <SystemInit+0x28>)
 8003b1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b24:	4b04      	ldr	r3, [pc, #16]	; (8003b38 <SystemInit+0x28>)
 8003b26:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b2a:	609a      	str	r2, [r3, #8]
#endif
}
 8003b2c:	bf00      	nop
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	e000ed00 	.word	0xe000ed00

08003b3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003b3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003b40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003b42:	e003      	b.n	8003b4c <LoopCopyDataInit>

08003b44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b44:	4b0c      	ldr	r3, [pc, #48]	; (8003b78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b4a:	3104      	adds	r1, #4

08003b4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b4c:	480b      	ldr	r0, [pc, #44]	; (8003b7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b4e:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b54:	d3f6      	bcc.n	8003b44 <CopyDataInit>
  ldr  r2, =_sbss
 8003b56:	4a0b      	ldr	r2, [pc, #44]	; (8003b84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003b58:	e002      	b.n	8003b60 <LoopFillZerobss>

08003b5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003b5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003b5c:	f842 3b04 	str.w	r3, [r2], #4

08003b60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003b60:	4b09      	ldr	r3, [pc, #36]	; (8003b88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003b62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003b64:	d3f9      	bcc.n	8003b5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b66:	f7ff ffd3 	bl	8003b10 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b6a:	f003 feaf 	bl	80078cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b6e:	f7fe ff6d 	bl	8002a4c <main>
  bx  lr    
 8003b72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b74:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8003b78:	0800a238 	.word	0x0800a238
  ldr  r0, =_sdata
 8003b7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003b80:	200001f4 	.word	0x200001f4
  ldr  r2, =_sbss
 8003b84:	200001f4 	.word	0x200001f4
  ldr  r3, = _ebss
 8003b88:	20039c04 	.word	0x20039c04

08003b8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b8c:	e7fe      	b.n	8003b8c <ADC_IRQHandler>

08003b8e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b8e:	b580      	push	{r7, lr}
 8003b90:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b92:	2003      	movs	r0, #3
 8003b94:	f000 f94a 	bl	8003e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b98:	2000      	movs	r0, #0
 8003b9a:	f000 f805 	bl	8003ba8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003b9e:	f7ff fc6b 	bl	8003478 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bb0:	4b12      	ldr	r3, [pc, #72]	; (8003bfc <HAL_InitTick+0x54>)
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	4b12      	ldr	r3, [pc, #72]	; (8003c00 <HAL_InitTick+0x58>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	4619      	mov	r1, r3
 8003bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 f965 	bl	8003e96 <HAL_SYSTICK_Config>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d001      	beq.n	8003bd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e00e      	b.n	8003bf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b0f      	cmp	r3, #15
 8003bda:	d80a      	bhi.n	8003bf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bdc:	2200      	movs	r2, #0
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	f04f 30ff 	mov.w	r0, #4294967295
 8003be4:	f000 f92d 	bl	8003e42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003be8:	4a06      	ldr	r2, [pc, #24]	; (8003c04 <HAL_InitTick+0x5c>)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e000      	b.n	8003bf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}
 8003bfc:	20000018 	.word	0x20000018
 8003c00:	20000020 	.word	0x20000020
 8003c04:	2000001c 	.word	0x2000001c

08003c08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c0c:	4b06      	ldr	r3, [pc, #24]	; (8003c28 <HAL_IncTick+0x20>)
 8003c0e:	781b      	ldrb	r3, [r3, #0]
 8003c10:	461a      	mov	r2, r3
 8003c12:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_IncTick+0x24>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4413      	add	r3, r2
 8003c18:	4a04      	ldr	r2, [pc, #16]	; (8003c2c <HAL_IncTick+0x24>)
 8003c1a:	6013      	str	r3, [r2, #0]
}
 8003c1c:	bf00      	nop
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	20000020 	.word	0x20000020
 8003c2c:	20039bfc 	.word	0x20039bfc

08003c30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  return uwTick;
 8003c34:	4b03      	ldr	r3, [pc, #12]	; (8003c44 <HAL_GetTick+0x14>)
 8003c36:	681b      	ldr	r3, [r3, #0]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	20039bfc 	.word	0x20039bfc

08003c48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c50:	f7ff ffee 	bl	8003c30 <HAL_GetTick>
 8003c54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c60:	d005      	beq.n	8003c6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c62:	4b09      	ldr	r3, [pc, #36]	; (8003c88 <HAL_Delay+0x40>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c6e:	bf00      	nop
 8003c70:	f7ff ffde 	bl	8003c30 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d8f7      	bhi.n	8003c70 <HAL_Delay+0x28>
  {
  }
}
 8003c80:	bf00      	nop
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	20000020 	.word	0x20000020

08003c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b085      	sub	sp, #20
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ccc <__NVIC_SetPriorityGrouping+0x40>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ca2:	68ba      	ldr	r2, [r7, #8]
 8003ca4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ca8:	4013      	ands	r3, r2
 8003caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003cb4:	4b06      	ldr	r3, [pc, #24]	; (8003cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cba:	4a04      	ldr	r2, [pc, #16]	; (8003ccc <__NVIC_SetPriorityGrouping+0x40>)
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	60d3      	str	r3, [r2, #12]
}
 8003cc0:	bf00      	nop
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	e000ed00 	.word	0xe000ed00
 8003cd0:	05fa0000 	.word	0x05fa0000

08003cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cd8:	4b04      	ldr	r3, [pc, #16]	; (8003cec <__NVIC_GetPriorityGrouping+0x18>)
 8003cda:	68db      	ldr	r3, [r3, #12]
 8003cdc:	0a1b      	lsrs	r3, r3, #8
 8003cde:	f003 0307 	and.w	r3, r3, #7
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	e000ed00 	.word	0xe000ed00

08003cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	db0b      	blt.n	8003d1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	f003 021f 	and.w	r2, r3, #31
 8003d08:	4907      	ldr	r1, [pc, #28]	; (8003d28 <__NVIC_EnableIRQ+0x38>)
 8003d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d0e:	095b      	lsrs	r3, r3, #5
 8003d10:	2001      	movs	r0, #1
 8003d12:	fa00 f202 	lsl.w	r2, r0, r2
 8003d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	e000e100 	.word	0xe000e100

08003d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	6039      	str	r1, [r7, #0]
 8003d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	db0a      	blt.n	8003d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	b2da      	uxtb	r2, r3
 8003d44:	490c      	ldr	r1, [pc, #48]	; (8003d78 <__NVIC_SetPriority+0x4c>)
 8003d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d4a:	0112      	lsls	r2, r2, #4
 8003d4c:	b2d2      	uxtb	r2, r2
 8003d4e:	440b      	add	r3, r1
 8003d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d54:	e00a      	b.n	8003d6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	b2da      	uxtb	r2, r3
 8003d5a:	4908      	ldr	r1, [pc, #32]	; (8003d7c <__NVIC_SetPriority+0x50>)
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	f003 030f 	and.w	r3, r3, #15
 8003d62:	3b04      	subs	r3, #4
 8003d64:	0112      	lsls	r2, r2, #4
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	440b      	add	r3, r1
 8003d6a:	761a      	strb	r2, [r3, #24]
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	e000e100 	.word	0xe000e100
 8003d7c:	e000ed00 	.word	0xe000ed00

08003d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b089      	sub	sp, #36	; 0x24
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f003 0307 	and.w	r3, r3, #7
 8003d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	f1c3 0307 	rsb	r3, r3, #7
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	bf28      	it	cs
 8003d9e:	2304      	movcs	r3, #4
 8003da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3304      	adds	r3, #4
 8003da6:	2b06      	cmp	r3, #6
 8003da8:	d902      	bls.n	8003db0 <NVIC_EncodePriority+0x30>
 8003daa:	69fb      	ldr	r3, [r7, #28]
 8003dac:	3b03      	subs	r3, #3
 8003dae:	e000      	b.n	8003db2 <NVIC_EncodePriority+0x32>
 8003db0:	2300      	movs	r3, #0
 8003db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db4:	f04f 32ff 	mov.w	r2, #4294967295
 8003db8:	69bb      	ldr	r3, [r7, #24]
 8003dba:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbe:	43da      	mvns	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	401a      	ands	r2, r3
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dcc:	697b      	ldr	r3, [r7, #20]
 8003dce:	fa01 f303 	lsl.w	r3, r1, r3
 8003dd2:	43d9      	mvns	r1, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd8:	4313      	orrs	r3, r2
         );
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3724      	adds	r7, #36	; 0x24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr
	...

08003de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b082      	sub	sp, #8
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3b01      	subs	r3, #1
 8003df4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003df8:	d301      	bcc.n	8003dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e00f      	b.n	8003e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dfe:	4a0a      	ldr	r2, [pc, #40]	; (8003e28 <SysTick_Config+0x40>)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e06:	210f      	movs	r1, #15
 8003e08:	f04f 30ff 	mov.w	r0, #4294967295
 8003e0c:	f7ff ff8e 	bl	8003d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e10:	4b05      	ldr	r3, [pc, #20]	; (8003e28 <SysTick_Config+0x40>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e16:	4b04      	ldr	r3, [pc, #16]	; (8003e28 <SysTick_Config+0x40>)
 8003e18:	2207      	movs	r2, #7
 8003e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	e000e010 	.word	0xe000e010

08003e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b082      	sub	sp, #8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e34:	6878      	ldr	r0, [r7, #4]
 8003e36:	f7ff ff29 	bl	8003c8c <__NVIC_SetPriorityGrouping>
}
 8003e3a:	bf00      	nop
 8003e3c:	3708      	adds	r7, #8
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b086      	sub	sp, #24
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	4603      	mov	r3, r0
 8003e4a:	60b9      	str	r1, [r7, #8]
 8003e4c:	607a      	str	r2, [r7, #4]
 8003e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003e50:	2300      	movs	r3, #0
 8003e52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e54:	f7ff ff3e 	bl	8003cd4 <__NVIC_GetPriorityGrouping>
 8003e58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	68b9      	ldr	r1, [r7, #8]
 8003e5e:	6978      	ldr	r0, [r7, #20]
 8003e60:	f7ff ff8e 	bl	8003d80 <NVIC_EncodePriority>
 8003e64:	4602      	mov	r2, r0
 8003e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e6a:	4611      	mov	r1, r2
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff ff5d 	bl	8003d2c <__NVIC_SetPriority>
}
 8003e72:	bf00      	nop
 8003e74:	3718      	adds	r7, #24
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b082      	sub	sp, #8
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	4603      	mov	r3, r0
 8003e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f7ff ff31 	bl	8003cf0 <__NVIC_EnableIRQ>
}
 8003e8e:	bf00      	nop
 8003e90:	3708      	adds	r7, #8
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b082      	sub	sp, #8
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f7ff ffa2 	bl	8003de8 <SysTick_Config>
 8003ea4:	4603      	mov	r3, r0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3708      	adds	r7, #8
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}
	...

08003eb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b089      	sub	sp, #36	; 0x24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003eca:	2300      	movs	r3, #0
 8003ecc:	61fb      	str	r3, [r7, #28]
 8003ece:	e175      	b.n	80041bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ee4:	693a      	ldr	r2, [r7, #16]
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	f040 8164 	bne.w	80041b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d00b      	beq.n	8003f0e <HAL_GPIO_Init+0x5e>
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d007      	beq.n	8003f0e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f02:	2b11      	cmp	r3, #17
 8003f04:	d003      	beq.n	8003f0e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	2b12      	cmp	r3, #18
 8003f0c:	d130      	bne.n	8003f70 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	2203      	movs	r2, #3
 8003f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1e:	43db      	mvns	r3, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4013      	ands	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	68da      	ldr	r2, [r3, #12]
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f44:	2201      	movs	r2, #1
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	4013      	ands	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	091b      	lsrs	r3, r3, #4
 8003f5a:	f003 0201 	and.w	r2, r3, #1
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	2203      	movs	r2, #3
 8003f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f80:	43db      	mvns	r3, r3
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4013      	ands	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d003      	beq.n	8003fb0 <HAL_GPIO_Init+0x100>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2b12      	cmp	r3, #18
 8003fae:	d123      	bne.n	8003ff8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	08da      	lsrs	r2, r3, #3
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	3208      	adds	r2, #8
 8003fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	220f      	movs	r2, #15
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	691a      	ldr	r2, [r3, #16]
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f003 0307 	and.w	r3, r3, #7
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	69ba      	ldr	r2, [r7, #24]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	08da      	lsrs	r2, r3, #3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3208      	adds	r2, #8
 8003ff2:	69b9      	ldr	r1, [r7, #24]
 8003ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	2203      	movs	r2, #3
 8004004:	fa02 f303 	lsl.w	r3, r2, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4013      	ands	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f003 0203 	and.w	r2, r3, #3
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	005b      	lsls	r3, r3, #1
 800401c:	fa02 f303 	lsl.w	r3, r2, r3
 8004020:	69ba      	ldr	r2, [r7, #24]
 8004022:	4313      	orrs	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	f000 80be 	beq.w	80041b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800403a:	4b65      	ldr	r3, [pc, #404]	; (80041d0 <HAL_GPIO_Init+0x320>)
 800403c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403e:	4a64      	ldr	r2, [pc, #400]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004040:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004044:	6453      	str	r3, [r2, #68]	; 0x44
 8004046:	4b62      	ldr	r3, [pc, #392]	; (80041d0 <HAL_GPIO_Init+0x320>)
 8004048:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800404a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004052:	4a60      	ldr	r2, [pc, #384]	; (80041d4 <HAL_GPIO_Init+0x324>)
 8004054:	69fb      	ldr	r3, [r7, #28]
 8004056:	089b      	lsrs	r3, r3, #2
 8004058:	3302      	adds	r3, #2
 800405a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	f003 0303 	and.w	r3, r3, #3
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	220f      	movs	r2, #15
 800406a:	fa02 f303 	lsl.w	r3, r2, r3
 800406e:	43db      	mvns	r3, r3
 8004070:	69ba      	ldr	r2, [r7, #24]
 8004072:	4013      	ands	r3, r2
 8004074:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a57      	ldr	r2, [pc, #348]	; (80041d8 <HAL_GPIO_Init+0x328>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d037      	beq.n	80040ee <HAL_GPIO_Init+0x23e>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a56      	ldr	r2, [pc, #344]	; (80041dc <HAL_GPIO_Init+0x32c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d031      	beq.n	80040ea <HAL_GPIO_Init+0x23a>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a55      	ldr	r2, [pc, #340]	; (80041e0 <HAL_GPIO_Init+0x330>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d02b      	beq.n	80040e6 <HAL_GPIO_Init+0x236>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a54      	ldr	r2, [pc, #336]	; (80041e4 <HAL_GPIO_Init+0x334>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d025      	beq.n	80040e2 <HAL_GPIO_Init+0x232>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a53      	ldr	r2, [pc, #332]	; (80041e8 <HAL_GPIO_Init+0x338>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d01f      	beq.n	80040de <HAL_GPIO_Init+0x22e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a52      	ldr	r2, [pc, #328]	; (80041ec <HAL_GPIO_Init+0x33c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d019      	beq.n	80040da <HAL_GPIO_Init+0x22a>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a51      	ldr	r2, [pc, #324]	; (80041f0 <HAL_GPIO_Init+0x340>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d013      	beq.n	80040d6 <HAL_GPIO_Init+0x226>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a50      	ldr	r2, [pc, #320]	; (80041f4 <HAL_GPIO_Init+0x344>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d00d      	beq.n	80040d2 <HAL_GPIO_Init+0x222>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a4f      	ldr	r2, [pc, #316]	; (80041f8 <HAL_GPIO_Init+0x348>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d007      	beq.n	80040ce <HAL_GPIO_Init+0x21e>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a4e      	ldr	r2, [pc, #312]	; (80041fc <HAL_GPIO_Init+0x34c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d101      	bne.n	80040ca <HAL_GPIO_Init+0x21a>
 80040c6:	2309      	movs	r3, #9
 80040c8:	e012      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040ca:	230a      	movs	r3, #10
 80040cc:	e010      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040ce:	2308      	movs	r3, #8
 80040d0:	e00e      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040d2:	2307      	movs	r3, #7
 80040d4:	e00c      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040d6:	2306      	movs	r3, #6
 80040d8:	e00a      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040da:	2305      	movs	r3, #5
 80040dc:	e008      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040de:	2304      	movs	r3, #4
 80040e0:	e006      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040e2:	2303      	movs	r3, #3
 80040e4:	e004      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e002      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040ea:	2301      	movs	r3, #1
 80040ec:	e000      	b.n	80040f0 <HAL_GPIO_Init+0x240>
 80040ee:	2300      	movs	r3, #0
 80040f0:	69fa      	ldr	r2, [r7, #28]
 80040f2:	f002 0203 	and.w	r2, r2, #3
 80040f6:	0092      	lsls	r2, r2, #2
 80040f8:	4093      	lsls	r3, r2
 80040fa:	69ba      	ldr	r2, [r7, #24]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004100:	4934      	ldr	r1, [pc, #208]	; (80041d4 <HAL_GPIO_Init+0x324>)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	089b      	lsrs	r3, r3, #2
 8004106:	3302      	adds	r3, #2
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800410e:	4b3c      	ldr	r3, [pc, #240]	; (8004200 <HAL_GPIO_Init+0x350>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	43db      	mvns	r3, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4013      	ands	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004132:	4a33      	ldr	r2, [pc, #204]	; (8004200 <HAL_GPIO_Init+0x350>)
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004138:	4b31      	ldr	r3, [pc, #196]	; (8004200 <HAL_GPIO_Init+0x350>)
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	43db      	mvns	r3, r3
 8004142:	69ba      	ldr	r2, [r7, #24]
 8004144:	4013      	ands	r3, r2
 8004146:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d003      	beq.n	800415c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004154:	69ba      	ldr	r2, [r7, #24]
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800415c:	4a28      	ldr	r2, [pc, #160]	; (8004200 <HAL_GPIO_Init+0x350>)
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004162:	4b27      	ldr	r3, [pc, #156]	; (8004200 <HAL_GPIO_Init+0x350>)
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	43db      	mvns	r3, r3
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	4013      	ands	r3, r2
 8004170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d003      	beq.n	8004186 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	4313      	orrs	r3, r2
 8004184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004186:	4a1e      	ldr	r2, [pc, #120]	; (8004200 <HAL_GPIO_Init+0x350>)
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800418c:	4b1c      	ldr	r3, [pc, #112]	; (8004200 <HAL_GPIO_Init+0x350>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	43db      	mvns	r3, r3
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	4013      	ands	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d003      	beq.n	80041b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041b0:	4a13      	ldr	r2, [pc, #76]	; (8004200 <HAL_GPIO_Init+0x350>)
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80041b6:	69fb      	ldr	r3, [r7, #28]
 80041b8:	3301      	adds	r3, #1
 80041ba:	61fb      	str	r3, [r7, #28]
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	2b0f      	cmp	r3, #15
 80041c0:	f67f ae86 	bls.w	8003ed0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80041c4:	bf00      	nop
 80041c6:	3724      	adds	r7, #36	; 0x24
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr
 80041d0:	40023800 	.word	0x40023800
 80041d4:	40013800 	.word	0x40013800
 80041d8:	40020000 	.word	0x40020000
 80041dc:	40020400 	.word	0x40020400
 80041e0:	40020800 	.word	0x40020800
 80041e4:	40020c00 	.word	0x40020c00
 80041e8:	40021000 	.word	0x40021000
 80041ec:	40021400 	.word	0x40021400
 80041f0:	40021800 	.word	0x40021800
 80041f4:	40021c00 	.word	0x40021c00
 80041f8:	40022000 	.word	0x40022000
 80041fc:	40022400 	.word	0x40022400
 8004200:	40013c00 	.word	0x40013c00

08004204 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	460b      	mov	r3, r1
 800420e:	807b      	strh	r3, [r7, #2]
 8004210:	4613      	mov	r3, r2
 8004212:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004214:	787b      	ldrb	r3, [r7, #1]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d003      	beq.n	8004222 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800421a:	887a      	ldrh	r2, [r7, #2]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004220:	e003      	b.n	800422a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004222:	887b      	ldrh	r3, [r7, #2]
 8004224:	041a      	lsls	r2, r3, #16
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	619a      	str	r2, [r3, #24]
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	4603      	mov	r3, r0
 8004240:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004242:	4b08      	ldr	r3, [pc, #32]	; (8004264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004244:	695a      	ldr	r2, [r3, #20]
 8004246:	88fb      	ldrh	r3, [r7, #6]
 8004248:	4013      	ands	r3, r2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d006      	beq.n	800425c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800424e:	4a05      	ldr	r2, [pc, #20]	; (8004264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004250:	88fb      	ldrh	r3, [r7, #6]
 8004252:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	4618      	mov	r0, r3
 8004258:	f7fe f888 	bl	800236c <HAL_GPIO_EXTI_Callback>
  }
}
 800425c:	bf00      	nop
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	40013c00 	.word	0x40013c00

08004268 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004268:	b5f0      	push	{r4, r5, r6, r7, lr}
 800426a:	b08f      	sub	sp, #60	; 0x3c
 800426c:	af0a      	add	r7, sp, #40	; 0x28
 800426e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d101      	bne.n	800427a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	e116      	b.n	80044a8 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d106      	bne.n	800429a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff fafb 	bl	8003890 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2203      	movs	r2, #3
 800429e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80042a2:	68bb      	ldr	r3, [r7, #8]
 80042a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d102      	bne.n	80042b4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2200      	movs	r2, #0
 80042b2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f003 f8a9 	bl	8007410 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	603b      	str	r3, [r7, #0]
 80042c4:	687e      	ldr	r6, [r7, #4]
 80042c6:	466d      	mov	r5, sp
 80042c8:	f106 0410 	add.w	r4, r6, #16
 80042cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042d4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80042d8:	e885 0003 	stmia.w	r5, {r0, r1}
 80042dc:	1d33      	adds	r3, r6, #4
 80042de:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042e0:	6838      	ldr	r0, [r7, #0]
 80042e2:	f003 f83d 	bl	8007360 <USB_CoreInit>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d005      	beq.n	80042f8 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2202      	movs	r2, #2
 80042f0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e0d7      	b.n	80044a8 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2100      	movs	r1, #0
 80042fe:	4618      	mov	r0, r3
 8004300:	f003 f897 	bl	8007432 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004304:	2300      	movs	r3, #0
 8004306:	73fb      	strb	r3, [r7, #15]
 8004308:	e04a      	b.n	80043a0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800430a:	7bfa      	ldrb	r2, [r7, #15]
 800430c:	6879      	ldr	r1, [r7, #4]
 800430e:	4613      	mov	r3, r2
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	1a9b      	subs	r3, r3, r2
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	440b      	add	r3, r1
 8004318:	333d      	adds	r3, #61	; 0x3d
 800431a:	2201      	movs	r2, #1
 800431c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800431e:	7bfa      	ldrb	r2, [r7, #15]
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	4613      	mov	r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	440b      	add	r3, r1
 800432c:	333c      	adds	r3, #60	; 0x3c
 800432e:	7bfa      	ldrb	r2, [r7, #15]
 8004330:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004332:	7bfa      	ldrb	r2, [r7, #15]
 8004334:	7bfb      	ldrb	r3, [r7, #15]
 8004336:	b298      	uxth	r0, r3
 8004338:	6879      	ldr	r1, [r7, #4]
 800433a:	4613      	mov	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	3342      	adds	r3, #66	; 0x42
 8004346:	4602      	mov	r2, r0
 8004348:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800434a:	7bfa      	ldrb	r2, [r7, #15]
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	4613      	mov	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	440b      	add	r3, r1
 8004358:	333f      	adds	r3, #63	; 0x3f
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800435e:	7bfa      	ldrb	r2, [r7, #15]
 8004360:	6879      	ldr	r1, [r7, #4]
 8004362:	4613      	mov	r3, r2
 8004364:	00db      	lsls	r3, r3, #3
 8004366:	1a9b      	subs	r3, r3, r2
 8004368:	009b      	lsls	r3, r3, #2
 800436a:	440b      	add	r3, r1
 800436c:	3344      	adds	r3, #68	; 0x44
 800436e:	2200      	movs	r2, #0
 8004370:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004372:	7bfa      	ldrb	r2, [r7, #15]
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	4613      	mov	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	1a9b      	subs	r3, r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	440b      	add	r3, r1
 8004380:	3348      	adds	r3, #72	; 0x48
 8004382:	2200      	movs	r2, #0
 8004384:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004386:	7bfa      	ldrb	r2, [r7, #15]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	4613      	mov	r3, r2
 800438c:	00db      	lsls	r3, r3, #3
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	3350      	adds	r3, #80	; 0x50
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800439a:	7bfb      	ldrb	r3, [r7, #15]
 800439c:	3301      	adds	r3, #1
 800439e:	73fb      	strb	r3, [r7, #15]
 80043a0:	7bfa      	ldrb	r2, [r7, #15]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d3af      	bcc.n	800430a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043aa:	2300      	movs	r3, #0
 80043ac:	73fb      	strb	r3, [r7, #15]
 80043ae:	e044      	b.n	800443a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80043b0:	7bfa      	ldrb	r2, [r7, #15]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80043c2:	2200      	movs	r2, #0
 80043c4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80043c6:	7bfa      	ldrb	r2, [r7, #15]
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	4613      	mov	r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80043d8:	7bfa      	ldrb	r2, [r7, #15]
 80043da:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80043dc:	7bfa      	ldrb	r2, [r7, #15]
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	4613      	mov	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	1a9b      	subs	r3, r3, r2
 80043e6:	009b      	lsls	r3, r3, #2
 80043e8:	440b      	add	r3, r1
 80043ea:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80043ee:	2200      	movs	r2, #0
 80043f0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80043f2:	7bfa      	ldrb	r2, [r7, #15]
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	4613      	mov	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	440b      	add	r3, r1
 8004400:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004404:	2200      	movs	r2, #0
 8004406:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004408:	7bfa      	ldrb	r2, [r7, #15]
 800440a:	6879      	ldr	r1, [r7, #4]
 800440c:	4613      	mov	r3, r2
 800440e:	00db      	lsls	r3, r3, #3
 8004410:	1a9b      	subs	r3, r3, r2
 8004412:	009b      	lsls	r3, r3, #2
 8004414:	440b      	add	r3, r1
 8004416:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800441e:	7bfa      	ldrb	r2, [r7, #15]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004430:	2200      	movs	r2, #0
 8004432:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004434:	7bfb      	ldrb	r3, [r7, #15]
 8004436:	3301      	adds	r3, #1
 8004438:	73fb      	strb	r3, [r7, #15]
 800443a:	7bfa      	ldrb	r2, [r7, #15]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	429a      	cmp	r2, r3
 8004442:	d3b5      	bcc.n	80043b0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	603b      	str	r3, [r7, #0]
 800444a:	687e      	ldr	r6, [r7, #4]
 800444c:	466d      	mov	r5, sp
 800444e:	f106 0410 	add.w	r4, r6, #16
 8004452:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004454:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004456:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004458:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800445a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800445e:	e885 0003 	stmia.w	r5, {r0, r1}
 8004462:	1d33      	adds	r3, r6, #4
 8004464:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004466:	6838      	ldr	r0, [r7, #0]
 8004468:	f003 f80e 	bl	8007488 <USB_DevInit>
 800446c:	4603      	mov	r3, r0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d005      	beq.n	800447e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2202      	movs	r2, #2
 8004476:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e014      	b.n	80044a8 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	2b01      	cmp	r3, #1
 8004494:	d102      	bne.n	800449c <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f80a 	bl	80044b0 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f003 f9c0 	bl	8007826 <USB_DevDisconnect>

  return HAL_OK;
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044b0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80044de:	4b05      	ldr	r3, [pc, #20]	; (80044f4 <HAL_PCDEx_ActivateLPM+0x44>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr
 80044f4:	10000003 	.word	0x10000003

080044f8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80044f8:	b480      	push	{r7}
 80044fa:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80044fc:	4b05      	ldr	r3, [pc, #20]	; (8004514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a04      	ldr	r2, [pc, #16]	; (8004514 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004506:	6013      	str	r3, [r2, #0]
}
 8004508:	bf00      	nop
 800450a:	46bd      	mov	sp, r7
 800450c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004510:	4770      	bx	lr
 8004512:	bf00      	nop
 8004514:	40007000 	.word	0x40007000

08004518 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800451e:	2300      	movs	r3, #0
 8004520:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004522:	4b23      	ldr	r3, [pc, #140]	; (80045b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004526:	4a22      	ldr	r2, [pc, #136]	; (80045b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800452c:	6413      	str	r3, [r2, #64]	; 0x40
 800452e:	4b20      	ldr	r3, [pc, #128]	; (80045b0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800453a:	4b1e      	ldr	r3, [pc, #120]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a1d      	ldr	r2, [pc, #116]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004544:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004546:	f7ff fb73 	bl	8003c30 <HAL_GetTick>
 800454a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800454c:	e009      	b.n	8004562 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800454e:	f7ff fb6f 	bl	8003c30 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800455c:	d901      	bls.n	8004562 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e022      	b.n	80045a8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004562:	4b14      	ldr	r3, [pc, #80]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800456a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456e:	d1ee      	bne.n	800454e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004570:	4b10      	ldr	r3, [pc, #64]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a0f      	ldr	r2, [pc, #60]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004576:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800457a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800457c:	f7ff fb58 	bl	8003c30 <HAL_GetTick>
 8004580:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004582:	e009      	b.n	8004598 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004584:	f7ff fb54 	bl	8003c30 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004592:	d901      	bls.n	8004598 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e007      	b.n	80045a8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <HAL_PWREx_EnableOverDrive+0x9c>)
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045a0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80045a4:	d1ee      	bne.n	8004584 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40023800 	.word	0x40023800
 80045b4:	40007000 	.word	0x40007000

080045b8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b086      	sub	sp, #24
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80045c0:	2300      	movs	r3, #0
 80045c2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e29b      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0301 	and.w	r3, r3, #1
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 8087 	beq.w	80046ea <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80045dc:	4b96      	ldr	r3, [pc, #600]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 030c 	and.w	r3, r3, #12
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d00c      	beq.n	8004602 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e8:	4b93      	ldr	r3, [pc, #588]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 030c 	and.w	r3, r3, #12
 80045f0:	2b08      	cmp	r3, #8
 80045f2:	d112      	bne.n	800461a <HAL_RCC_OscConfig+0x62>
 80045f4:	4b90      	ldr	r3, [pc, #576]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045fc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004600:	d10b      	bne.n	800461a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004602:	4b8d      	ldr	r3, [pc, #564]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d06c      	beq.n	80046e8 <HAL_RCC_OscConfig+0x130>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d168      	bne.n	80046e8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004616:	2301      	movs	r3, #1
 8004618:	e275      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004622:	d106      	bne.n	8004632 <HAL_RCC_OscConfig+0x7a>
 8004624:	4b84      	ldr	r3, [pc, #528]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a83      	ldr	r2, [pc, #524]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800462a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	e02e      	b.n	8004690 <HAL_RCC_OscConfig+0xd8>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d10c      	bne.n	8004654 <HAL_RCC_OscConfig+0x9c>
 800463a:	4b7f      	ldr	r3, [pc, #508]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	4a7e      	ldr	r2, [pc, #504]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	4b7c      	ldr	r3, [pc, #496]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a7b      	ldr	r2, [pc, #492]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800464c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004650:	6013      	str	r3, [r2, #0]
 8004652:	e01d      	b.n	8004690 <HAL_RCC_OscConfig+0xd8>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800465c:	d10c      	bne.n	8004678 <HAL_RCC_OscConfig+0xc0>
 800465e:	4b76      	ldr	r3, [pc, #472]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a75      	ldr	r2, [pc, #468]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b73      	ldr	r3, [pc, #460]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a72      	ldr	r2, [pc, #456]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004670:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004674:	6013      	str	r3, [r2, #0]
 8004676:	e00b      	b.n	8004690 <HAL_RCC_OscConfig+0xd8>
 8004678:	4b6f      	ldr	r3, [pc, #444]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a6e      	ldr	r2, [pc, #440]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800467e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004682:	6013      	str	r3, [r2, #0]
 8004684:	4b6c      	ldr	r3, [pc, #432]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a6b      	ldr	r2, [pc, #428]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800468a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800468e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d013      	beq.n	80046c0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004698:	f7ff faca 	bl	8003c30 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046a0:	f7ff fac6 	bl	8003c30 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b64      	cmp	r3, #100	; 0x64
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e229      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b2:	4b61      	ldr	r3, [pc, #388]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0xe8>
 80046be:	e014      	b.n	80046ea <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046c0:	f7ff fab6 	bl	8003c30 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80046c8:	f7ff fab2 	bl	8003c30 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b64      	cmp	r3, #100	; 0x64
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e215      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046da:	4b57      	ldr	r3, [pc, #348]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x110>
 80046e6:	e000      	b.n	80046ea <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d069      	beq.n	80047ca <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80046f6:	4b50      	ldr	r3, [pc, #320]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 030c 	and.w	r3, r3, #12
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00b      	beq.n	800471a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004702:	4b4d      	ldr	r3, [pc, #308]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f003 030c 	and.w	r3, r3, #12
 800470a:	2b08      	cmp	r3, #8
 800470c:	d11c      	bne.n	8004748 <HAL_RCC_OscConfig+0x190>
 800470e:	4b4a      	ldr	r3, [pc, #296]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d116      	bne.n	8004748 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800471a:	4b47      	ldr	r3, [pc, #284]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 0302 	and.w	r3, r3, #2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d005      	beq.n	8004732 <HAL_RCC_OscConfig+0x17a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	2b01      	cmp	r3, #1
 800472c:	d001      	beq.n	8004732 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e1e9      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004732:	4b41      	ldr	r3, [pc, #260]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	493d      	ldr	r1, [pc, #244]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004742:	4313      	orrs	r3, r2
 8004744:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004746:	e040      	b.n	80047ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d023      	beq.n	8004798 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004750:	4b39      	ldr	r3, [pc, #228]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a38      	ldr	r2, [pc, #224]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004756:	f043 0301 	orr.w	r3, r3, #1
 800475a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800475c:	f7ff fa68 	bl	8003c30 <HAL_GetTick>
 8004760:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004762:	e008      	b.n	8004776 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004764:	f7ff fa64 	bl	8003c30 <HAL_GetTick>
 8004768:	4602      	mov	r2, r0
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	1ad3      	subs	r3, r2, r3
 800476e:	2b02      	cmp	r3, #2
 8004770:	d901      	bls.n	8004776 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004772:	2303      	movs	r3, #3
 8004774:	e1c7      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004776:	4b30      	ldr	r3, [pc, #192]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0302 	and.w	r3, r3, #2
 800477e:	2b00      	cmp	r3, #0
 8004780:	d0f0      	beq.n	8004764 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004782:	4b2d      	ldr	r3, [pc, #180]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4929      	ldr	r1, [pc, #164]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004792:	4313      	orrs	r3, r2
 8004794:	600b      	str	r3, [r1, #0]
 8004796:	e018      	b.n	80047ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004798:	4b27      	ldr	r3, [pc, #156]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a26      	ldr	r2, [pc, #152]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 800479e:	f023 0301 	bic.w	r3, r3, #1
 80047a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a4:	f7ff fa44 	bl	8003c30 <HAL_GetTick>
 80047a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047ac:	f7ff fa40 	bl	8003c30 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d901      	bls.n	80047be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e1a3      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047be:	4b1e      	ldr	r3, [pc, #120]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0308 	and.w	r3, r3, #8
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d038      	beq.n	8004848 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d019      	beq.n	8004812 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047de:	4b16      	ldr	r3, [pc, #88]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80047e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047e2:	4a15      	ldr	r2, [pc, #84]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 80047e4:	f043 0301 	orr.w	r3, r3, #1
 80047e8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ea:	f7ff fa21 	bl	8003c30 <HAL_GetTick>
 80047ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047f0:	e008      	b.n	8004804 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f2:	f7ff fa1d 	bl	8003c30 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d901      	bls.n	8004804 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004800:	2303      	movs	r3, #3
 8004802:	e180      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004804:	4b0c      	ldr	r3, [pc, #48]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004806:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0f0      	beq.n	80047f2 <HAL_RCC_OscConfig+0x23a>
 8004810:	e01a      	b.n	8004848 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004812:	4b09      	ldr	r3, [pc, #36]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004814:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004816:	4a08      	ldr	r2, [pc, #32]	; (8004838 <HAL_RCC_OscConfig+0x280>)
 8004818:	f023 0301 	bic.w	r3, r3, #1
 800481c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481e:	f7ff fa07 	bl	8003c30 <HAL_GetTick>
 8004822:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004824:	e00a      	b.n	800483c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004826:	f7ff fa03 	bl	8003c30 <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	2b02      	cmp	r3, #2
 8004832:	d903      	bls.n	800483c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004834:	2303      	movs	r3, #3
 8004836:	e166      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
 8004838:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800483c:	4b92      	ldr	r3, [pc, #584]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 800483e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004840:	f003 0302 	and.w	r3, r3, #2
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1ee      	bne.n	8004826 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 0304 	and.w	r3, r3, #4
 8004850:	2b00      	cmp	r3, #0
 8004852:	f000 80a4 	beq.w	800499e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004856:	4b8c      	ldr	r3, [pc, #560]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800485e:	2b00      	cmp	r3, #0
 8004860:	d10d      	bne.n	800487e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004862:	4b89      	ldr	r3, [pc, #548]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	4a88      	ldr	r2, [pc, #544]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800486c:	6413      	str	r3, [r2, #64]	; 0x40
 800486e:	4b86      	ldr	r3, [pc, #536]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004876:	60bb      	str	r3, [r7, #8]
 8004878:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800487a:	2301      	movs	r3, #1
 800487c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800487e:	4b83      	ldr	r3, [pc, #524]	; (8004a8c <HAL_RCC_OscConfig+0x4d4>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004886:	2b00      	cmp	r3, #0
 8004888:	d118      	bne.n	80048bc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800488a:	4b80      	ldr	r3, [pc, #512]	; (8004a8c <HAL_RCC_OscConfig+0x4d4>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a7f      	ldr	r2, [pc, #508]	; (8004a8c <HAL_RCC_OscConfig+0x4d4>)
 8004890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004894:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004896:	f7ff f9cb 	bl	8003c30 <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800489e:	f7ff f9c7 	bl	8003c30 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b64      	cmp	r3, #100	; 0x64
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e12a      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048b0:	4b76      	ldr	r3, [pc, #472]	; (8004a8c <HAL_RCC_OscConfig+0x4d4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d0f0      	beq.n	800489e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d106      	bne.n	80048d2 <HAL_RCC_OscConfig+0x31a>
 80048c4:	4b70      	ldr	r3, [pc, #448]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c8:	4a6f      	ldr	r2, [pc, #444]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048ca:	f043 0301 	orr.w	r3, r3, #1
 80048ce:	6713      	str	r3, [r2, #112]	; 0x70
 80048d0:	e02d      	b.n	800492e <HAL_RCC_OscConfig+0x376>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10c      	bne.n	80048f4 <HAL_RCC_OscConfig+0x33c>
 80048da:	4b6b      	ldr	r3, [pc, #428]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048de:	4a6a      	ldr	r2, [pc, #424]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048e0:	f023 0301 	bic.w	r3, r3, #1
 80048e4:	6713      	str	r3, [r2, #112]	; 0x70
 80048e6:	4b68      	ldr	r3, [pc, #416]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ea:	4a67      	ldr	r2, [pc, #412]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048ec:	f023 0304 	bic.w	r3, r3, #4
 80048f0:	6713      	str	r3, [r2, #112]	; 0x70
 80048f2:	e01c      	b.n	800492e <HAL_RCC_OscConfig+0x376>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b05      	cmp	r3, #5
 80048fa:	d10c      	bne.n	8004916 <HAL_RCC_OscConfig+0x35e>
 80048fc:	4b62      	ldr	r3, [pc, #392]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80048fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004900:	4a61      	ldr	r2, [pc, #388]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004902:	f043 0304 	orr.w	r3, r3, #4
 8004906:	6713      	str	r3, [r2, #112]	; 0x70
 8004908:	4b5f      	ldr	r3, [pc, #380]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 800490a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800490c:	4a5e      	ldr	r2, [pc, #376]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	6713      	str	r3, [r2, #112]	; 0x70
 8004914:	e00b      	b.n	800492e <HAL_RCC_OscConfig+0x376>
 8004916:	4b5c      	ldr	r3, [pc, #368]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800491a:	4a5b      	ldr	r2, [pc, #364]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 800491c:	f023 0301 	bic.w	r3, r3, #1
 8004920:	6713      	str	r3, [r2, #112]	; 0x70
 8004922:	4b59      	ldr	r3, [pc, #356]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004926:	4a58      	ldr	r2, [pc, #352]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004928:	f023 0304 	bic.w	r3, r3, #4
 800492c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d015      	beq.n	8004962 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004936:	f7ff f97b 	bl	8003c30 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800493c:	e00a      	b.n	8004954 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493e:	f7ff f977 	bl	8003c30 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f241 3288 	movw	r2, #5000	; 0x1388
 800494c:	4293      	cmp	r3, r2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e0d8      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004954:	4b4c      	ldr	r3, [pc, #304]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0ee      	beq.n	800493e <HAL_RCC_OscConfig+0x386>
 8004960:	e014      	b.n	800498c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004962:	f7ff f965 	bl	8003c30 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004968:	e00a      	b.n	8004980 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496a:	f7ff f961 	bl	8003c30 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	f241 3288 	movw	r2, #5000	; 0x1388
 8004978:	4293      	cmp	r3, r2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e0c2      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004980:	4b41      	ldr	r3, [pc, #260]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1ee      	bne.n	800496a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800498c:	7dfb      	ldrb	r3, [r7, #23]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d105      	bne.n	800499e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004992:	4b3d      	ldr	r3, [pc, #244]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004996:	4a3c      	ldr	r2, [pc, #240]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004998:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800499c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	699b      	ldr	r3, [r3, #24]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	f000 80ae 	beq.w	8004b04 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80049a8:	4b37      	ldr	r3, [pc, #220]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	f003 030c 	and.w	r3, r3, #12
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d06d      	beq.n	8004a90 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d14b      	bne.n	8004a54 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049bc:	4b32      	ldr	r3, [pc, #200]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a31      	ldr	r2, [pc, #196]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80049c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c8:	f7ff f932 	bl	8003c30 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d0:	f7ff f92e 	bl	8003c30 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e091      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049e2:	4b29      	ldr	r3, [pc, #164]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d1f0      	bne.n	80049d0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69da      	ldr	r2, [r3, #28]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	431a      	orrs	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fc:	019b      	lsls	r3, r3, #6
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a04:	085b      	lsrs	r3, r3, #1
 8004a06:	3b01      	subs	r3, #1
 8004a08:	041b      	lsls	r3, r3, #16
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	061b      	lsls	r3, r3, #24
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a18:	071b      	lsls	r3, r3, #28
 8004a1a:	491b      	ldr	r1, [pc, #108]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a20:	4b19      	ldr	r3, [pc, #100]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a18      	ldr	r2, [pc, #96]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a2c:	f7ff f900 	bl	8003c30 <HAL_GetTick>
 8004a30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a32:	e008      	b.n	8004a46 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a34:	f7ff f8fc 	bl	8003c30 <HAL_GetTick>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	1ad3      	subs	r3, r2, r3
 8004a3e:	2b02      	cmp	r3, #2
 8004a40:	d901      	bls.n	8004a46 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8004a42:	2303      	movs	r3, #3
 8004a44:	e05f      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a46:	4b10      	ldr	r3, [pc, #64]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d0f0      	beq.n	8004a34 <HAL_RCC_OscConfig+0x47c>
 8004a52:	e057      	b.n	8004b04 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a54:	4b0c      	ldr	r3, [pc, #48]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a0b      	ldr	r2, [pc, #44]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a60:	f7ff f8e6 	bl	8003c30 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a68:	f7ff f8e2 	bl	8003c30 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e045      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	4b03      	ldr	r3, [pc, #12]	; (8004a88 <HAL_RCC_OscConfig+0x4d0>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f0      	bne.n	8004a68 <HAL_RCC_OscConfig+0x4b0>
 8004a86:	e03d      	b.n	8004b04 <HAL_RCC_OscConfig+0x54c>
 8004a88:	40023800 	.word	0x40023800
 8004a8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004a90:	4b1f      	ldr	r3, [pc, #124]	; (8004b10 <HAL_RCC_OscConfig+0x558>)
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d030      	beq.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d129      	bne.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d122      	bne.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aba:	68fa      	ldr	r2, [r7, #12]
 8004abc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ac6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004ac8:	4293      	cmp	r3, r2
 8004aca:	d119      	bne.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad6:	085b      	lsrs	r3, r3, #1
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d10f      	bne.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004afa:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d001      	beq.n	8004b04 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023800 	.word	0x40023800

08004b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d101      	bne.n	8004b2c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0d0      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b2c:	4b6a      	ldr	r3, [pc, #424]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 030f 	and.w	r3, r3, #15
 8004b34:	683a      	ldr	r2, [r7, #0]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d910      	bls.n	8004b5c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b3a:	4b67      	ldr	r3, [pc, #412]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f023 020f 	bic.w	r2, r3, #15
 8004b42:	4965      	ldr	r1, [pc, #404]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	4313      	orrs	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b4a:	4b63      	ldr	r3, [pc, #396]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d001      	beq.n	8004b5c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e0b8      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0302 	and.w	r3, r3, #2
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d020      	beq.n	8004baa <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0304 	and.w	r3, r3, #4
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d005      	beq.n	8004b80 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b74:	4b59      	ldr	r3, [pc, #356]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	4a58      	ldr	r2, [pc, #352]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004b7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b7e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0308 	and.w	r3, r3, #8
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b8c:	4b53      	ldr	r3, [pc, #332]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	4a52      	ldr	r2, [pc, #328]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004b92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b98:	4b50      	ldr	r3, [pc, #320]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	494d      	ldr	r1, [pc, #308]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0301 	and.w	r3, r3, #1
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d040      	beq.n	8004c38 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	2b01      	cmp	r3, #1
 8004bbc:	d107      	bne.n	8004bce <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bbe:	4b47      	ldr	r3, [pc, #284]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d115      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e07f      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d107      	bne.n	8004be6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd6:	4b41      	ldr	r3, [pc, #260]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e073      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be6:	4b3d      	ldr	r3, [pc, #244]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d101      	bne.n	8004bf6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e06b      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bf6:	4b39      	ldr	r3, [pc, #228]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004bf8:	689b      	ldr	r3, [r3, #8]
 8004bfa:	f023 0203 	bic.w	r2, r3, #3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	4936      	ldr	r1, [pc, #216]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004c04:	4313      	orrs	r3, r2
 8004c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c08:	f7ff f812 	bl	8003c30 <HAL_GetTick>
 8004c0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0e:	e00a      	b.n	8004c26 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c10:	f7ff f80e 	bl	8003c30 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e053      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c26:	4b2d      	ldr	r3, [pc, #180]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 020c 	and.w	r2, r3, #12
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d1eb      	bne.n	8004c10 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c38:	4b27      	ldr	r3, [pc, #156]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d210      	bcs.n	8004c68 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c46:	4b24      	ldr	r3, [pc, #144]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f023 020f 	bic.w	r2, r3, #15
 8004c4e:	4922      	ldr	r1, [pc, #136]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c56:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 030f 	and.w	r3, r3, #15
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d001      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e032      	b.n	8004cce <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d008      	beq.n	8004c86 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c74:	4b19      	ldr	r3, [pc, #100]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	68db      	ldr	r3, [r3, #12]
 8004c80:	4916      	ldr	r1, [pc, #88]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0308 	and.w	r3, r3, #8
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d009      	beq.n	8004ca6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c92:	4b12      	ldr	r3, [pc, #72]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	00db      	lsls	r3, r3, #3
 8004ca0:	490e      	ldr	r1, [pc, #56]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ca6:	f000 f821 	bl	8004cec <HAL_RCC_GetSysClockFreq>
 8004caa:	4601      	mov	r1, r0
 8004cac:	4b0b      	ldr	r3, [pc, #44]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	091b      	lsrs	r3, r3, #4
 8004cb2:	f003 030f 	and.w	r3, r3, #15
 8004cb6:	4a0a      	ldr	r2, [pc, #40]	; (8004ce0 <HAL_RCC_ClockConfig+0x1cc>)
 8004cb8:	5cd3      	ldrb	r3, [r2, r3]
 8004cba:	fa21 f303 	lsr.w	r3, r1, r3
 8004cbe:	4a09      	ldr	r2, [pc, #36]	; (8004ce4 <HAL_RCC_ClockConfig+0x1d0>)
 8004cc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004cc2:	4b09      	ldr	r3, [pc, #36]	; (8004ce8 <HAL_RCC_ClockConfig+0x1d4>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f7fe ff6e 	bl	8003ba8 <HAL_InitTick>

  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40023c00 	.word	0x40023c00
 8004cdc:	40023800 	.word	0x40023800
 8004ce0:	08009f4c 	.word	0x08009f4c
 8004ce4:	20000018 	.word	0x20000018
 8004ce8:	2000001c 	.word	0x2000001c

08004cec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	607b      	str	r3, [r7, #4]
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	60fb      	str	r3, [r7, #12]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d02:	4b63      	ldr	r3, [pc, #396]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 030c 	and.w	r3, r3, #12
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	d007      	beq.n	8004d1e <HAL_RCC_GetSysClockFreq+0x32>
 8004d0e:	2b08      	cmp	r3, #8
 8004d10:	d008      	beq.n	8004d24 <HAL_RCC_GetSysClockFreq+0x38>
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f040 80b4 	bne.w	8004e80 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d18:	4b5e      	ldr	r3, [pc, #376]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004d1a:	60bb      	str	r3, [r7, #8]
      break;
 8004d1c:	e0b3      	b.n	8004e86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d1e:	4b5e      	ldr	r3, [pc, #376]	; (8004e98 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004d20:	60bb      	str	r3, [r7, #8]
      break;
 8004d22:	e0b0      	b.n	8004e86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d24:	4b5a      	ldr	r3, [pc, #360]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d2c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004d2e:	4b58      	ldr	r3, [pc, #352]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d04a      	beq.n	8004dd0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d3a:	4b55      	ldr	r3, [pc, #340]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	099b      	lsrs	r3, r3, #6
 8004d40:	f04f 0400 	mov.w	r4, #0
 8004d44:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004d48:	f04f 0200 	mov.w	r2, #0
 8004d4c:	ea03 0501 	and.w	r5, r3, r1
 8004d50:	ea04 0602 	and.w	r6, r4, r2
 8004d54:	4629      	mov	r1, r5
 8004d56:	4632      	mov	r2, r6
 8004d58:	f04f 0300 	mov.w	r3, #0
 8004d5c:	f04f 0400 	mov.w	r4, #0
 8004d60:	0154      	lsls	r4, r2, #5
 8004d62:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004d66:	014b      	lsls	r3, r1, #5
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4622      	mov	r2, r4
 8004d6c:	1b49      	subs	r1, r1, r5
 8004d6e:	eb62 0206 	sbc.w	r2, r2, r6
 8004d72:	f04f 0300 	mov.w	r3, #0
 8004d76:	f04f 0400 	mov.w	r4, #0
 8004d7a:	0194      	lsls	r4, r2, #6
 8004d7c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004d80:	018b      	lsls	r3, r1, #6
 8004d82:	1a5b      	subs	r3, r3, r1
 8004d84:	eb64 0402 	sbc.w	r4, r4, r2
 8004d88:	f04f 0100 	mov.w	r1, #0
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	00e2      	lsls	r2, r4, #3
 8004d92:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004d96:	00d9      	lsls	r1, r3, #3
 8004d98:	460b      	mov	r3, r1
 8004d9a:	4614      	mov	r4, r2
 8004d9c:	195b      	adds	r3, r3, r5
 8004d9e:	eb44 0406 	adc.w	r4, r4, r6
 8004da2:	f04f 0100 	mov.w	r1, #0
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	0262      	lsls	r2, r4, #9
 8004dac:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8004db0:	0259      	lsls	r1, r3, #9
 8004db2:	460b      	mov	r3, r1
 8004db4:	4614      	mov	r4, r2
 8004db6:	4618      	mov	r0, r3
 8004db8:	4621      	mov	r1, r4
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	f04f 0400 	mov.w	r4, #0
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	4623      	mov	r3, r4
 8004dc4:	f7fb fa94 	bl	80002f0 <__aeabi_uldivmod>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	e049      	b.n	8004e64 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dd0:	4b2f      	ldr	r3, [pc, #188]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	099b      	lsrs	r3, r3, #6
 8004dd6:	f04f 0400 	mov.w	r4, #0
 8004dda:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004dde:	f04f 0200 	mov.w	r2, #0
 8004de2:	ea03 0501 	and.w	r5, r3, r1
 8004de6:	ea04 0602 	and.w	r6, r4, r2
 8004dea:	4629      	mov	r1, r5
 8004dec:	4632      	mov	r2, r6
 8004dee:	f04f 0300 	mov.w	r3, #0
 8004df2:	f04f 0400 	mov.w	r4, #0
 8004df6:	0154      	lsls	r4, r2, #5
 8004df8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004dfc:	014b      	lsls	r3, r1, #5
 8004dfe:	4619      	mov	r1, r3
 8004e00:	4622      	mov	r2, r4
 8004e02:	1b49      	subs	r1, r1, r5
 8004e04:	eb62 0206 	sbc.w	r2, r2, r6
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	f04f 0400 	mov.w	r4, #0
 8004e10:	0194      	lsls	r4, r2, #6
 8004e12:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004e16:	018b      	lsls	r3, r1, #6
 8004e18:	1a5b      	subs	r3, r3, r1
 8004e1a:	eb64 0402 	sbc.w	r4, r4, r2
 8004e1e:	f04f 0100 	mov.w	r1, #0
 8004e22:	f04f 0200 	mov.w	r2, #0
 8004e26:	00e2      	lsls	r2, r4, #3
 8004e28:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004e2c:	00d9      	lsls	r1, r3, #3
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4614      	mov	r4, r2
 8004e32:	195b      	adds	r3, r3, r5
 8004e34:	eb44 0406 	adc.w	r4, r4, r6
 8004e38:	f04f 0100 	mov.w	r1, #0
 8004e3c:	f04f 0200 	mov.w	r2, #0
 8004e40:	02a2      	lsls	r2, r4, #10
 8004e42:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004e46:	0299      	lsls	r1, r3, #10
 8004e48:	460b      	mov	r3, r1
 8004e4a:	4614      	mov	r4, r2
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	4621      	mov	r1, r4
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f04f 0400 	mov.w	r4, #0
 8004e56:	461a      	mov	r2, r3
 8004e58:	4623      	mov	r3, r4
 8004e5a:	f7fb fa49 	bl	80002f0 <__aeabi_uldivmod>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	460c      	mov	r4, r1
 8004e62:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004e64:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	0c1b      	lsrs	r3, r3, #16
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	3301      	adds	r3, #1
 8004e70:	005b      	lsls	r3, r3, #1
 8004e72:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8004e74:	68fa      	ldr	r2, [r7, #12]
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7c:	60bb      	str	r3, [r7, #8]
      break;
 8004e7e:	e002      	b.n	8004e86 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e80:	4b04      	ldr	r3, [pc, #16]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004e82:	60bb      	str	r3, [r7, #8]
      break;
 8004e84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e86:	68bb      	ldr	r3, [r7, #8]
}
 8004e88:	4618      	mov	r0, r3
 8004e8a:	3714      	adds	r7, #20
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e90:	40023800 	.word	0x40023800
 8004e94:	00f42400 	.word	0x00f42400
 8004e98:	007a1200 	.word	0x007a1200

08004e9c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ea0:	4b03      	ldr	r3, [pc, #12]	; (8004eb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20000018 	.word	0x20000018

08004eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004eb8:	f7ff fff0 	bl	8004e9c <HAL_RCC_GetHCLKFreq>
 8004ebc:	4601      	mov	r1, r0
 8004ebe:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	0a9b      	lsrs	r3, r3, #10
 8004ec4:	f003 0307 	and.w	r3, r3, #7
 8004ec8:	4a03      	ldr	r2, [pc, #12]	; (8004ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004eca:	5cd3      	ldrb	r3, [r2, r3]
 8004ecc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	40023800 	.word	0x40023800
 8004ed8:	08009f5c 	.word	0x08009f5c

08004edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004ee0:	f7ff ffdc 	bl	8004e9c <HAL_RCC_GetHCLKFreq>
 8004ee4:	4601      	mov	r1, r0
 8004ee6:	4b05      	ldr	r3, [pc, #20]	; (8004efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	0b5b      	lsrs	r3, r3, #13
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	4a03      	ldr	r2, [pc, #12]	; (8004f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004ef2:	5cd3      	ldrb	r3, [r2, r3]
 8004ef4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	bd80      	pop	{r7, pc}
 8004efc:	40023800 	.word	0x40023800
 8004f00:	08009f5c 	.word	0x08009f5c

08004f04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b088      	sub	sp, #32
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004f10:	2300      	movs	r3, #0
 8004f12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004f14:	2300      	movs	r3, #0
 8004f16:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d012      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004f2c:	4b69      	ldr	r3, [pc, #420]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	4a68      	ldr	r2, [pc, #416]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f32:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004f36:	6093      	str	r3, [r2, #8]
 8004f38:	4b66      	ldr	r3, [pc, #408]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f40:	4964      	ldr	r1, [pc, #400]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f42:	4313      	orrs	r3, r2
 8004f44:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d017      	beq.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004f5e:	4b5d      	ldr	r3, [pc, #372]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f64:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f6c:	4959      	ldr	r1, [pc, #356]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f7c:	d101      	bne.n	8004f82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d101      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d017      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f9a:	4b4e      	ldr	r3, [pc, #312]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004fa0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa8:	494a      	ldr	r1, [pc, #296]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004faa:	4313      	orrs	r3, r2
 8004fac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004fb8:	d101      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d101      	bne.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f003 0320 	and.w	r3, r3, #32
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	f000 808b 	beq.w	80050fe <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fe8:	4b3a      	ldr	r3, [pc, #232]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fec:	4a39      	ldr	r2, [pc, #228]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ff2:	6413      	str	r3, [r2, #64]	; 0x40
 8004ff4:	4b37      	ldr	r3, [pc, #220]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ffc:	60bb      	str	r3, [r7, #8]
 8004ffe:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005000:	4b35      	ldr	r3, [pc, #212]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a34      	ldr	r2, [pc, #208]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005006:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800500a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800500c:	f7fe fe10 	bl	8003c30 <HAL_GetTick>
 8005010:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005012:	e008      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005014:	f7fe fe0c 	bl	8003c30 <HAL_GetTick>
 8005018:	4602      	mov	r2, r0
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	1ad3      	subs	r3, r2, r3
 800501e:	2b64      	cmp	r3, #100	; 0x64
 8005020:	d901      	bls.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005022:	2303      	movs	r3, #3
 8005024:	e38d      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005026:	4b2c      	ldr	r3, [pc, #176]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0f0      	beq.n	8005014 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005032:	4b28      	ldr	r3, [pc, #160]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005034:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005036:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800503a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800503c:	693b      	ldr	r3, [r7, #16]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d035      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	429a      	cmp	r2, r3
 800504e:	d02e      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005050:	4b20      	ldr	r3, [pc, #128]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005054:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005058:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800505a:	4b1e      	ldr	r3, [pc, #120]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800505c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800505e:	4a1d      	ldr	r2, [pc, #116]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005060:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005064:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005066:	4b1b      	ldr	r3, [pc, #108]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800506a:	4a1a      	ldr	r2, [pc, #104]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800506c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005070:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005072:	4a18      	ldr	r2, [pc, #96]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005078:	4b16      	ldr	r3, [pc, #88]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800507a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800507c:	f003 0301 	and.w	r3, r3, #1
 8005080:	2b01      	cmp	r3, #1
 8005082:	d114      	bne.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005084:	f7fe fdd4 	bl	8003c30 <HAL_GetTick>
 8005088:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508a:	e00a      	b.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800508c:	f7fe fdd0 	bl	8003c30 <HAL_GetTick>
 8005090:	4602      	mov	r2, r0
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	1ad3      	subs	r3, r2, r3
 8005096:	f241 3288 	movw	r2, #5000	; 0x1388
 800509a:	4293      	cmp	r3, r2
 800509c:	d901      	bls.n	80050a2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e34f      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a2:	4b0c      	ldr	r3, [pc, #48]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d0ee      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050ba:	d111      	bne.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80050bc:	4b05      	ldr	r3, [pc, #20]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80050c8:	4b04      	ldr	r3, [pc, #16]	; (80050dc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80050ca:	400b      	ands	r3, r1
 80050cc:	4901      	ldr	r1, [pc, #4]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	608b      	str	r3, [r1, #8]
 80050d2:	e00b      	b.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80050d4:	40023800 	.word	0x40023800
 80050d8:	40007000 	.word	0x40007000
 80050dc:	0ffffcff 	.word	0x0ffffcff
 80050e0:	4bb3      	ldr	r3, [pc, #716]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	4ab2      	ldr	r2, [pc, #712]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050e6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80050ea:	6093      	str	r3, [r2, #8]
 80050ec:	4bb0      	ldr	r3, [pc, #704]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050ee:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050f8:	49ad      	ldr	r1, [pc, #692]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 0310 	and.w	r3, r3, #16
 8005106:	2b00      	cmp	r3, #0
 8005108:	d010      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800510a:	4ba9      	ldr	r3, [pc, #676]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800510c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005110:	4aa7      	ldr	r2, [pc, #668]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005112:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005116:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800511a:	4ba5      	ldr	r3, [pc, #660]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800511c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005124:	49a2      	ldr	r1, [pc, #648]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005126:	4313      	orrs	r3, r2
 8005128:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d00a      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005138:	4b9d      	ldr	r3, [pc, #628]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800513a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005146:	499a      	ldr	r1, [pc, #616]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005148:	4313      	orrs	r3, r2
 800514a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00a      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800515a:	4b95      	ldr	r3, [pc, #596]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800515c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005160:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005168:	4991      	ldr	r1, [pc, #580]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800516a:	4313      	orrs	r3, r2
 800516c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00a      	beq.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800517c:	4b8c      	ldr	r3, [pc, #560]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800517e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005182:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800518a:	4989      	ldr	r1, [pc, #548]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800518c:	4313      	orrs	r3, r2
 800518e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00a      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800519e:	4b84      	ldr	r3, [pc, #528]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051a4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051ac:	4980      	ldr	r1, [pc, #512]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d00a      	beq.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051c0:	4b7b      	ldr	r3, [pc, #492]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c6:	f023 0203 	bic.w	r2, r3, #3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ce:	4978      	ldr	r1, [pc, #480]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00a      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051e2:	4b73      	ldr	r3, [pc, #460]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051e8:	f023 020c 	bic.w	r2, r3, #12
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051f0:	496f      	ldr	r1, [pc, #444]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80051f2:	4313      	orrs	r3, r2
 80051f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005200:	2b00      	cmp	r3, #0
 8005202:	d00a      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005204:	4b6a      	ldr	r3, [pc, #424]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005206:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800520a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005212:	4967      	ldr	r1, [pc, #412]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00a      	beq.n	800523c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005226:	4b62      	ldr	r3, [pc, #392]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005228:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800522c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005234:	495e      	ldr	r1, [pc, #376]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005236:	4313      	orrs	r3, r2
 8005238:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00a      	beq.n	800525e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005248:	4b59      	ldr	r3, [pc, #356]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800524a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800524e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005256:	4956      	ldr	r1, [pc, #344]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005258:	4313      	orrs	r3, r2
 800525a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00a      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800526a:	4b51      	ldr	r3, [pc, #324]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800526c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005270:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005278:	494d      	ldr	r1, [pc, #308]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800527a:	4313      	orrs	r3, r2
 800527c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800528c:	4b48      	ldr	r3, [pc, #288]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800528e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005292:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800529a:	4945      	ldr	r1, [pc, #276]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800529c:	4313      	orrs	r3, r2
 800529e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00a      	beq.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80052ae:	4b40      	ldr	r3, [pc, #256]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80052bc:	493c      	ldr	r1, [pc, #240]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052be:	4313      	orrs	r3, r2
 80052c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80052d0:	4b37      	ldr	r3, [pc, #220]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052d6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80052de:	4934      	ldr	r1, [pc, #208]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052e0:	4313      	orrs	r3, r2
 80052e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d011      	beq.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80052f2:	4b2f      	ldr	r3, [pc, #188]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80052f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052f8:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005300:	492b      	ldr	r1, [pc, #172]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005302:	4313      	orrs	r3, r2
 8005304:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800530c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005310:	d101      	bne.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005312:	2301      	movs	r3, #1
 8005314:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0308 	and.w	r3, r3, #8
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005322:	2301      	movs	r3, #1
 8005324:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800532e:	2b00      	cmp	r3, #0
 8005330:	d00a      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005332:	4b1f      	ldr	r3, [pc, #124]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005338:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005340:	491b      	ldr	r1, [pc, #108]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005342:	4313      	orrs	r3, r2
 8005344:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00b      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005354:	4b16      	ldr	r3, [pc, #88]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535a:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005364:	4912      	ldr	r1, [pc, #72]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005366:	4313      	orrs	r3, r2
 8005368:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005374:	2b00      	cmp	r3, #0
 8005376:	d00b      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005378:	4b0d      	ldr	r3, [pc, #52]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800537a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800537e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005388:	4909      	ldr	r1, [pc, #36]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800538a:	4313      	orrs	r3, r2
 800538c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d00f      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800539c:	4b04      	ldr	r3, [pc, #16]	; (80053b0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800539e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053a2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ac:	e002      	b.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80053ae:	bf00      	nop
 80053b0:	40023800 	.word	0x40023800
 80053b4:	4985      	ldr	r1, [pc, #532]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00b      	beq.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80053c8:	4b80      	ldr	r3, [pc, #512]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80053ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053ce:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80053d8:	497c      	ldr	r1, [pc, #496]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80053da:	4313      	orrs	r3, r2
 80053dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80053e0:	69fb      	ldr	r3, [r7, #28]
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d005      	beq.n	80053f2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80053ee:	f040 80d6 	bne.w	800559e <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80053f2:	4b76      	ldr	r3, [pc, #472]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a75      	ldr	r2, [pc, #468]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80053f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80053fc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053fe:	f7fe fc17 	bl	8003c30 <HAL_GetTick>
 8005402:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005404:	e008      	b.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005406:	f7fe fc13 	bl	8003c30 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b64      	cmp	r3, #100	; 0x64
 8005412:	d901      	bls.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e194      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005418:	4b6c      	ldr	r3, [pc, #432]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005420:	2b00      	cmp	r3, #0
 8005422:	d1f0      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f003 0301 	and.w	r3, r3, #1
 800542c:	2b00      	cmp	r3, #0
 800542e:	d021      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005434:	2b00      	cmp	r3, #0
 8005436:	d11d      	bne.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005438:	4b64      	ldr	r3, [pc, #400]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800543a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800543e:	0c1b      	lsrs	r3, r3, #16
 8005440:	f003 0303 	and.w	r3, r3, #3
 8005444:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005446:	4b61      	ldr	r3, [pc, #388]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005448:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800544c:	0e1b      	lsrs	r3, r3, #24
 800544e:	f003 030f 	and.w	r3, r3, #15
 8005452:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	019a      	lsls	r2, r3, #6
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	041b      	lsls	r3, r3, #16
 800545e:	431a      	orrs	r2, r3
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	061b      	lsls	r3, r3, #24
 8005464:	431a      	orrs	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	071b      	lsls	r3, r3, #28
 800546c:	4957      	ldr	r1, [pc, #348]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800546e:	4313      	orrs	r3, r2
 8005470:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d004      	beq.n	800548a <HAL_RCCEx_PeriphCLKConfig+0x586>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005484:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005488:	d00a      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005492:	2b00      	cmp	r3, #0
 8005494:	d02e      	beq.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800549a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800549e:	d129      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80054a0:	4b4a      	ldr	r3, [pc, #296]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80054a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054a6:	0c1b      	lsrs	r3, r3, #16
 80054a8:	f003 0303 	and.w	r3, r3, #3
 80054ac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80054ae:	4b47      	ldr	r3, [pc, #284]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80054b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054b4:	0f1b      	lsrs	r3, r3, #28
 80054b6:	f003 0307 	and.w	r3, r3, #7
 80054ba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	019a      	lsls	r2, r3, #6
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	041b      	lsls	r3, r3, #16
 80054c6:	431a      	orrs	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	061b      	lsls	r3, r3, #24
 80054ce:	431a      	orrs	r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	071b      	lsls	r3, r3, #28
 80054d4:	493d      	ldr	r1, [pc, #244]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80054d6:	4313      	orrs	r3, r2
 80054d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80054dc:	4b3b      	ldr	r3, [pc, #236]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80054de:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80054e2:	f023 021f 	bic.w	r2, r3, #31
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ea:	3b01      	subs	r3, #1
 80054ec:	4937      	ldr	r1, [pc, #220]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01d      	beq.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005500:	4b32      	ldr	r3, [pc, #200]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005502:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005506:	0e1b      	lsrs	r3, r3, #24
 8005508:	f003 030f 	and.w	r3, r3, #15
 800550c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800550e:	4b2f      	ldr	r3, [pc, #188]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005510:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005514:	0f1b      	lsrs	r3, r3, #28
 8005516:	f003 0307 	and.w	r3, r3, #7
 800551a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	019a      	lsls	r2, r3, #6
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	691b      	ldr	r3, [r3, #16]
 8005526:	041b      	lsls	r3, r3, #16
 8005528:	431a      	orrs	r2, r3
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	061b      	lsls	r3, r3, #24
 800552e:	431a      	orrs	r2, r3
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	071b      	lsls	r3, r3, #28
 8005534:	4925      	ldr	r1, [pc, #148]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005536:	4313      	orrs	r3, r2
 8005538:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005544:	2b00      	cmp	r3, #0
 8005546:	d011      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	019a      	lsls	r2, r3, #6
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	691b      	ldr	r3, [r3, #16]
 8005552:	041b      	lsls	r3, r3, #16
 8005554:	431a      	orrs	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	68db      	ldr	r3, [r3, #12]
 800555a:	061b      	lsls	r3, r3, #24
 800555c:	431a      	orrs	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	071b      	lsls	r3, r3, #28
 8005564:	4919      	ldr	r1, [pc, #100]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005566:	4313      	orrs	r3, r2
 8005568:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800556c:	4b17      	ldr	r3, [pc, #92]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a16      	ldr	r2, [pc, #88]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005572:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005576:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005578:	f7fe fb5a 	bl	8003c30 <HAL_GetTick>
 800557c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800557e:	e008      	b.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005580:	f7fe fb56 	bl	8003c30 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	2b64      	cmp	r3, #100	; 0x64
 800558c:	d901      	bls.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e0d7      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005592:	4b0e      	ldr	r3, [pc, #56]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d0f0      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	2b01      	cmp	r3, #1
 80055a2:	f040 80cd 	bne.w	8005740 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80055a6:	4b09      	ldr	r3, [pc, #36]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a08      	ldr	r2, [pc, #32]	; (80055cc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80055ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80055b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055b2:	f7fe fb3d 	bl	8003c30 <HAL_GetTick>
 80055b6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055b8:	e00a      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80055ba:	f7fe fb39 	bl	8003c30 <HAL_GetTick>
 80055be:	4602      	mov	r2, r0
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	1ad3      	subs	r3, r2, r3
 80055c4:	2b64      	cmp	r3, #100	; 0x64
 80055c6:	d903      	bls.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e0ba      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80055cc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80055d0:	4b5e      	ldr	r3, [pc, #376]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055dc:	d0ed      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d003      	beq.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d009      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d02e      	beq.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005602:	2b00      	cmp	r3, #0
 8005604:	d12a      	bne.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005606:	4b51      	ldr	r3, [pc, #324]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560c:	0c1b      	lsrs	r3, r3, #16
 800560e:	f003 0303 	and.w	r3, r3, #3
 8005612:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005614:	4b4d      	ldr	r3, [pc, #308]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561a:	0f1b      	lsrs	r3, r3, #28
 800561c:	f003 0307 	and.w	r3, r3, #7
 8005620:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	019a      	lsls	r2, r3, #6
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	041b      	lsls	r3, r3, #16
 800562c:	431a      	orrs	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	061b      	lsls	r3, r3, #24
 8005634:	431a      	orrs	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	071b      	lsls	r3, r3, #28
 800563a:	4944      	ldr	r1, [pc, #272]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800563c:	4313      	orrs	r3, r2
 800563e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005642:	4b42      	ldr	r3, [pc, #264]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005644:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005648:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005650:	3b01      	subs	r3, #1
 8005652:	021b      	lsls	r3, r3, #8
 8005654:	493d      	ldr	r1, [pc, #244]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005656:	4313      	orrs	r3, r2
 8005658:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d022      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800566c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005670:	d11d      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005672:	4b36      	ldr	r3, [pc, #216]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005674:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005678:	0e1b      	lsrs	r3, r3, #24
 800567a:	f003 030f 	and.w	r3, r3, #15
 800567e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005680:	4b32      	ldr	r3, [pc, #200]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005686:	0f1b      	lsrs	r3, r3, #28
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	019a      	lsls	r2, r3, #6
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a1b      	ldr	r3, [r3, #32]
 8005698:	041b      	lsls	r3, r3, #16
 800569a:	431a      	orrs	r2, r3
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	061b      	lsls	r3, r3, #24
 80056a0:	431a      	orrs	r2, r3
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	071b      	lsls	r3, r3, #28
 80056a6:	4929      	ldr	r1, [pc, #164]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80056a8:	4313      	orrs	r3, r2
 80056aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0308 	and.w	r3, r3, #8
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d028      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80056ba:	4b24      	ldr	r3, [pc, #144]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80056bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056c0:	0e1b      	lsrs	r3, r3, #24
 80056c2:	f003 030f 	and.w	r3, r3, #15
 80056c6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056c8:	4b20      	ldr	r3, [pc, #128]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80056ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056ce:	0c1b      	lsrs	r3, r3, #16
 80056d0:	f003 0303 	and.w	r3, r3, #3
 80056d4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	695b      	ldr	r3, [r3, #20]
 80056da:	019a      	lsls	r2, r3, #6
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	041b      	lsls	r3, r3, #16
 80056e0:	431a      	orrs	r2, r3
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	061b      	lsls	r3, r3, #24
 80056e6:	431a      	orrs	r2, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	69db      	ldr	r3, [r3, #28]
 80056ec:	071b      	lsls	r3, r3, #28
 80056ee:	4917      	ldr	r1, [pc, #92]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80056f0:	4313      	orrs	r3, r2
 80056f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80056f6:	4b15      	ldr	r3, [pc, #84]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80056f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005704:	4911      	ldr	r1, [pc, #68]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005706:	4313      	orrs	r3, r2
 8005708:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800570c:	4b0f      	ldr	r3, [pc, #60]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a0e      	ldr	r2, [pc, #56]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005712:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005716:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005718:	f7fe fa8a 	bl	8003c30 <HAL_GetTick>
 800571c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800571e:	e008      	b.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005720:	f7fe fa86 	bl	8003c30 <HAL_GetTick>
 8005724:	4602      	mov	r2, r0
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	2b64      	cmp	r3, #100	; 0x64
 800572c:	d901      	bls.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e007      	b.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005732:	4b06      	ldr	r3, [pc, #24]	; (800574c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800573a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800573e:	d1ef      	bne.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3720      	adds	r7, #32
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40023800 	.word	0x40023800

08005750 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e01d      	b.n	800579e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d106      	bne.n	800577c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f7fd ff9c 	bl	80036b4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2202      	movs	r2, #2
 8005780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	3304      	adds	r3, #4
 800578c:	4619      	mov	r1, r3
 800578e:	4610      	mov	r0, r2
 8005790:	f000 fc90 	bl	80060b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800579c:	2300      	movs	r3, #0
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
	...

080057a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0201 	orr.w	r2, r2, #1
 80057be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	4b0c      	ldr	r3, [pc, #48]	; (80057f8 <HAL_TIM_Base_Start_IT+0x50>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b06      	cmp	r3, #6
 80057d0:	d00b      	beq.n	80057ea <HAL_TIM_Base_Start_IT+0x42>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057d8:	d007      	beq.n	80057ea <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f042 0201 	orr.w	r2, r2, #1
 80057e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr
 80057f8:	00010007 	.word	0x00010007

080057fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d101      	bne.n	800580e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e01d      	b.n	800584a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d106      	bne.n	8005828 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f815 	bl	8005852 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2202      	movs	r2, #2
 800582c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	3304      	adds	r3, #4
 8005838:	4619      	mov	r1, r3
 800583a:	4610      	mov	r0, r2
 800583c:	f000 fc3a 	bl	80060b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3708      	adds	r7, #8
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005852:	b480      	push	{r7}
 8005854:	b083      	sub	sp, #12
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800585a:	bf00      	nop
 800585c:	370c      	adds	r7, #12
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
	...

08005868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	2201      	movs	r2, #1
 8005878:	6839      	ldr	r1, [r7, #0]
 800587a:	4618      	mov	r0, r3
 800587c:	f000 ffb2 	bl	80067e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a17      	ldr	r2, [pc, #92]	; (80058e4 <HAL_TIM_PWM_Start+0x7c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d004      	beq.n	8005894 <HAL_TIM_PWM_Start+0x2c>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a16      	ldr	r2, [pc, #88]	; (80058e8 <HAL_TIM_PWM_Start+0x80>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d101      	bne.n	8005898 <HAL_TIM_PWM_Start+0x30>
 8005894:	2301      	movs	r3, #1
 8005896:	e000      	b.n	800589a <HAL_TIM_PWM_Start+0x32>
 8005898:	2300      	movs	r3, #0
 800589a:	2b00      	cmp	r3, #0
 800589c:	d007      	beq.n	80058ae <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	689a      	ldr	r2, [r3, #8]
 80058b4:	4b0d      	ldr	r3, [pc, #52]	; (80058ec <HAL_TIM_PWM_Start+0x84>)
 80058b6:	4013      	ands	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2b06      	cmp	r3, #6
 80058be:	d00b      	beq.n	80058d8 <HAL_TIM_PWM_Start+0x70>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058c6:	d007      	beq.n	80058d8 <HAL_TIM_PWM_Start+0x70>
  {
    __HAL_TIM_ENABLE(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0201 	orr.w	r2, r2, #1
 80058d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	40010000 	.word	0x40010000
 80058e8:	40010400 	.word	0x40010400
 80058ec:	00010007 	.word	0x00010007

080058f0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b086      	sub	sp, #24
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e07b      	b.n	80059fc <HAL_TIM_Encoder_Init+0x10c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b00      	cmp	r3, #0
 800590e:	d106      	bne.n	800591e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005918:	6878      	ldr	r0, [r7, #4]
 800591a:	f7fd fdd1 	bl	80034c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2202      	movs	r2, #2
 8005922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6899      	ldr	r1, [r3, #8]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	4b34      	ldr	r3, [pc, #208]	; (8005a04 <HAL_TIM_Encoder_Init+0x114>)
 8005932:	400b      	ands	r3, r1
 8005934:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	3304      	adds	r3, #4
 800593e:	4619      	mov	r1, r3
 8005940:	4610      	mov	r0, r2
 8005942:	f000 fbb7 	bl	80060b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	699b      	ldr	r3, [r3, #24]
 8005954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6a1b      	ldr	r3, [r3, #32]
 800595c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	4313      	orrs	r3, r2
 8005966:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005968:	693a      	ldr	r2, [r7, #16]
 800596a:	4b27      	ldr	r3, [pc, #156]	; (8005a08 <HAL_TIM_Encoder_Init+0x118>)
 800596c:	4013      	ands	r3, r2
 800596e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	4313      	orrs	r3, r2
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005982:	693a      	ldr	r2, [r7, #16]
 8005984:	4b21      	ldr	r3, [pc, #132]	; (8005a0c <HAL_TIM_Encoder_Init+0x11c>)
 8005986:	4013      	ands	r3, r2
 8005988:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4b20      	ldr	r3, [pc, #128]	; (8005a10 <HAL_TIM_Encoder_Init+0x120>)
 800598e:	4013      	ands	r3, r2
 8005990:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	68da      	ldr	r2, [r3, #12]
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	021b      	lsls	r3, r3, #8
 800599c:	4313      	orrs	r3, r2
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	011a      	lsls	r2, r3, #4
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	031b      	lsls	r3, r3, #12
 80059b0:	4313      	orrs	r3, r2
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80059be:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80059c6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	695b      	ldr	r3, [r3, #20]
 80059d0:	011b      	lsls	r3, r3, #4
 80059d2:	4313      	orrs	r3, r2
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	693a      	ldr	r2, [r7, #16]
 80059e8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	68fa      	ldr	r2, [r7, #12]
 80059f0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059fa:	2300      	movs	r3, #0
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	3718      	adds	r7, #24
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}
 8005a04:	fffebff8 	.word	0xfffebff8
 8005a08:	fffffcfc 	.word	0xfffffcfc
 8005a0c:	fffff3f3 	.word	0xfffff3f3
 8005a10:	ffff0f0f 	.word	0xffff0f0f

08005a14 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b082      	sub	sp, #8
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_TIM_Encoder_Start+0x16>
 8005a24:	2b04      	cmp	r3, #4
 8005a26:	d008      	beq.n	8005a3a <HAL_TIM_Encoder_Start+0x26>
 8005a28:	e00f      	b.n	8005a4a <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	2100      	movs	r1, #0
 8005a32:	4618      	mov	r0, r3
 8005a34:	f000 fed6 	bl	80067e4 <TIM_CCxChannelCmd>
      break;
 8005a38:	e016      	b.n	8005a68 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	2104      	movs	r1, #4
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 fece 	bl	80067e4 <TIM_CCxChannelCmd>
      break;
 8005a48:	e00e      	b.n	8005a68 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	2100      	movs	r1, #0
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 fec6 	bl	80067e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	2104      	movs	r1, #4
 8005a60:	4618      	mov	r0, r3
 8005a62:	f000 febf 	bl	80067e4 <TIM_CCxChannelCmd>
      break;
 8005a66:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0201 	orr.w	r2, r2, #1
 8005a76:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3708      	adds	r7, #8
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a82:	b580      	push	{r7, lr}
 8005a84:	b082      	sub	sp, #8
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	f003 0302 	and.w	r3, r3, #2
 8005a94:	2b02      	cmp	r3, #2
 8005a96:	d122      	bne.n	8005ade <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	f003 0302 	and.w	r3, r3, #2
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d11b      	bne.n	8005ade <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f06f 0202 	mvn.w	r2, #2
 8005aae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	f003 0303 	and.w	r3, r3, #3
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d003      	beq.n	8005acc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 fad7 	bl	8006078 <HAL_TIM_IC_CaptureCallback>
 8005aca:	e005      	b.n	8005ad8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 fac9 	bl	8006064 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 fada 	bl	800608c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2200      	movs	r2, #0
 8005adc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	f003 0304 	and.w	r3, r3, #4
 8005ae8:	2b04      	cmp	r3, #4
 8005aea:	d122      	bne.n	8005b32 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	f003 0304 	and.w	r3, r3, #4
 8005af6:	2b04      	cmp	r3, #4
 8005af8:	d11b      	bne.n	8005b32 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f06f 0204 	mvn.w	r2, #4
 8005b02:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2202      	movs	r2, #2
 8005b08:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d003      	beq.n	8005b20 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 faad 	bl	8006078 <HAL_TIM_IC_CaptureCallback>
 8005b1e:	e005      	b.n	8005b2c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b20:	6878      	ldr	r0, [r7, #4]
 8005b22:	f000 fa9f 	bl	8006064 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 fab0 	bl	800608c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	f003 0308 	and.w	r3, r3, #8
 8005b3c:	2b08      	cmp	r3, #8
 8005b3e:	d122      	bne.n	8005b86 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f003 0308 	and.w	r3, r3, #8
 8005b4a:	2b08      	cmp	r3, #8
 8005b4c:	d11b      	bne.n	8005b86 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f06f 0208 	mvn.w	r2, #8
 8005b56:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2204      	movs	r2, #4
 8005b5c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	69db      	ldr	r3, [r3, #28]
 8005b64:	f003 0303 	and.w	r3, r3, #3
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d003      	beq.n	8005b74 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f000 fa83 	bl	8006078 <HAL_TIM_IC_CaptureCallback>
 8005b72:	e005      	b.n	8005b80 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 fa75 	bl	8006064 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 fa86 	bl	800608c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	f003 0310 	and.w	r3, r3, #16
 8005b90:	2b10      	cmp	r3, #16
 8005b92:	d122      	bne.n	8005bda <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	f003 0310 	and.w	r3, r3, #16
 8005b9e:	2b10      	cmp	r3, #16
 8005ba0:	d11b      	bne.n	8005bda <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f06f 0210 	mvn.w	r2, #16
 8005baa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2208      	movs	r2, #8
 8005bb0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f000 fa59 	bl	8006078 <HAL_TIM_IC_CaptureCallback>
 8005bc6:	e005      	b.n	8005bd4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 fa4b 	bl	8006064 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bce:	6878      	ldr	r0, [r7, #4]
 8005bd0:	f000 fa5c 	bl	800608c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d10e      	bne.n	8005c06 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d107      	bne.n	8005c06 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f06f 0201 	mvn.w	r2, #1
 8005bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c00:	6878      	ldr	r0, [r7, #4]
 8005c02:	f7fa fd09 	bl	8000618 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c10:	2b80      	cmp	r3, #128	; 0x80
 8005c12:	d10e      	bne.n	8005c32 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c1e:	2b80      	cmp	r3, #128	; 0x80
 8005c20:	d107      	bne.n	8005c32 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 fe97 	bl	8006960 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c3c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c40:	d10e      	bne.n	8005c60 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	68db      	ldr	r3, [r3, #12]
 8005c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c4c:	2b80      	cmp	r3, #128	; 0x80
 8005c4e:	d107      	bne.n	8005c60 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 fe8a 	bl	8006974 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c6a:	2b40      	cmp	r3, #64	; 0x40
 8005c6c:	d10e      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68db      	ldr	r3, [r3, #12]
 8005c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c78:	2b40      	cmp	r3, #64	; 0x40
 8005c7a:	d107      	bne.n	8005c8c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fa0a 	bl	80060a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	f003 0320 	and.w	r3, r3, #32
 8005c96:	2b20      	cmp	r3, #32
 8005c98:	d10e      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68db      	ldr	r3, [r3, #12]
 8005ca0:	f003 0320 	and.w	r3, r3, #32
 8005ca4:	2b20      	cmp	r3, #32
 8005ca6:	d107      	bne.n	8005cb8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f06f 0220 	mvn.w	r2, #32
 8005cb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 fe4a 	bl	800694c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cb8:	bf00      	nop
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b084      	sub	sp, #16
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d101      	bne.n	8005cda <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e105      	b.n	8005ee6 <HAL_TIM_PWM_ConfigChannel+0x226>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b14      	cmp	r3, #20
 8005cee:	f200 80f0 	bhi.w	8005ed2 <HAL_TIM_PWM_ConfigChannel+0x212>
 8005cf2:	a201      	add	r2, pc, #4	; (adr r2, 8005cf8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf8:	08005d4d 	.word	0x08005d4d
 8005cfc:	08005ed3 	.word	0x08005ed3
 8005d00:	08005ed3 	.word	0x08005ed3
 8005d04:	08005ed3 	.word	0x08005ed3
 8005d08:	08005d8d 	.word	0x08005d8d
 8005d0c:	08005ed3 	.word	0x08005ed3
 8005d10:	08005ed3 	.word	0x08005ed3
 8005d14:	08005ed3 	.word	0x08005ed3
 8005d18:	08005dcf 	.word	0x08005dcf
 8005d1c:	08005ed3 	.word	0x08005ed3
 8005d20:	08005ed3 	.word	0x08005ed3
 8005d24:	08005ed3 	.word	0x08005ed3
 8005d28:	08005e0f 	.word	0x08005e0f
 8005d2c:	08005ed3 	.word	0x08005ed3
 8005d30:	08005ed3 	.word	0x08005ed3
 8005d34:	08005ed3 	.word	0x08005ed3
 8005d38:	08005e51 	.word	0x08005e51
 8005d3c:	08005ed3 	.word	0x08005ed3
 8005d40:	08005ed3 	.word	0x08005ed3
 8005d44:	08005ed3 	.word	0x08005ed3
 8005d48:	08005e91 	.word	0x08005e91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	68b9      	ldr	r1, [r7, #8]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f000 fa4e 	bl	80061f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	699a      	ldr	r2, [r3, #24]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f042 0208 	orr.w	r2, r2, #8
 8005d66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	699a      	ldr	r2, [r3, #24]
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f022 0204 	bic.w	r2, r2, #4
 8005d76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	6999      	ldr	r1, [r3, #24]
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	691a      	ldr	r2, [r3, #16]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	430a      	orrs	r2, r1
 8005d88:	619a      	str	r2, [r3, #24]
      break;
 8005d8a:	e0a3      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	68b9      	ldr	r1, [r7, #8]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f000 faa0 	bl	80062d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	699a      	ldr	r2, [r3, #24]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005da6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	699a      	ldr	r2, [r3, #24]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005db6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6999      	ldr	r1, [r3, #24]
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	021a      	lsls	r2, r3, #8
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	430a      	orrs	r2, r1
 8005dca:	619a      	str	r2, [r3, #24]
      break;
 8005dcc:	e082      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68b9      	ldr	r1, [r7, #8]
 8005dd4:	4618      	mov	r0, r3
 8005dd6:	f000 faf7 	bl	80063c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	69da      	ldr	r2, [r3, #28]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0208 	orr.w	r2, r2, #8
 8005de8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	69da      	ldr	r2, [r3, #28]
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f022 0204 	bic.w	r2, r2, #4
 8005df8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	69d9      	ldr	r1, [r3, #28]
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	691a      	ldr	r2, [r3, #16]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	430a      	orrs	r2, r1
 8005e0a:	61da      	str	r2, [r3, #28]
      break;
 8005e0c:	e062      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	4618      	mov	r0, r3
 8005e16:	f000 fb4d 	bl	80064b4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	69da      	ldr	r2, [r3, #28]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69da      	ldr	r2, [r3, #28]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69d9      	ldr	r1, [r3, #28]
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	691b      	ldr	r3, [r3, #16]
 8005e44:	021a      	lsls	r2, r3, #8
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	61da      	str	r2, [r3, #28]
      break;
 8005e4e:	e041      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	68b9      	ldr	r1, [r7, #8]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 fb84 	bl	8006564 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f042 0208 	orr.w	r2, r2, #8
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f022 0204 	bic.w	r2, r2, #4
 8005e7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	691a      	ldr	r2, [r3, #16]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005e8e:	e021      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68b9      	ldr	r1, [r7, #8]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 fbb6 	bl	8006608 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005eaa:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005eba:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	021a      	lsls	r2, r3, #8
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	430a      	orrs	r2, r1
 8005ece:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8005ed0:	e000      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 8005ed2:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop

08005ef0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b084      	sub	sp, #16
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f00:	2b01      	cmp	r3, #1
 8005f02:	d101      	bne.n	8005f08 <HAL_TIM_ConfigClockSource+0x18>
 8005f04:	2302      	movs	r3, #2
 8005f06:	e0a6      	b.n	8006056 <HAL_TIM_ConfigClockSource+0x166>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2202      	movs	r2, #2
 8005f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	4b4f      	ldr	r3, [pc, #316]	; (8006060 <HAL_TIM_ConfigClockSource+0x170>)
 8005f24:	4013      	ands	r3, r2
 8005f26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f2e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	2b40      	cmp	r3, #64	; 0x40
 8005f3e:	d067      	beq.n	8006010 <HAL_TIM_ConfigClockSource+0x120>
 8005f40:	2b40      	cmp	r3, #64	; 0x40
 8005f42:	d80b      	bhi.n	8005f5c <HAL_TIM_ConfigClockSource+0x6c>
 8005f44:	2b10      	cmp	r3, #16
 8005f46:	d073      	beq.n	8006030 <HAL_TIM_ConfigClockSource+0x140>
 8005f48:	2b10      	cmp	r3, #16
 8005f4a:	d802      	bhi.n	8005f52 <HAL_TIM_ConfigClockSource+0x62>
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d06f      	beq.n	8006030 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005f50:	e078      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f52:	2b20      	cmp	r3, #32
 8005f54:	d06c      	beq.n	8006030 <HAL_TIM_ConfigClockSource+0x140>
 8005f56:	2b30      	cmp	r3, #48	; 0x30
 8005f58:	d06a      	beq.n	8006030 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005f5a:	e073      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f5c:	2b70      	cmp	r3, #112	; 0x70
 8005f5e:	d00d      	beq.n	8005f7c <HAL_TIM_ConfigClockSource+0x8c>
 8005f60:	2b70      	cmp	r3, #112	; 0x70
 8005f62:	d804      	bhi.n	8005f6e <HAL_TIM_ConfigClockSource+0x7e>
 8005f64:	2b50      	cmp	r3, #80	; 0x50
 8005f66:	d033      	beq.n	8005fd0 <HAL_TIM_ConfigClockSource+0xe0>
 8005f68:	2b60      	cmp	r3, #96	; 0x60
 8005f6a:	d041      	beq.n	8005ff0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005f6c:	e06a      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f72:	d066      	beq.n	8006042 <HAL_TIM_ConfigClockSource+0x152>
 8005f74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f78:	d017      	beq.n	8005faa <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005f7a:	e063      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6818      	ldr	r0, [r3, #0]
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	6899      	ldr	r1, [r3, #8]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685a      	ldr	r2, [r3, #4]
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	f000 fc0a 	bl	80067a4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f9e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	609a      	str	r2, [r3, #8]
      break;
 8005fa8:	e04c      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	6899      	ldr	r1, [r3, #8]
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	f000 fbf3 	bl	80067a4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fcc:	609a      	str	r2, [r3, #8]
      break;
 8005fce:	e039      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6818      	ldr	r0, [r3, #0]
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	6859      	ldr	r1, [r3, #4]
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	461a      	mov	r2, r3
 8005fde:	f000 fb67 	bl	80066b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2150      	movs	r1, #80	; 0x50
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 fbc0 	bl	800676e <TIM_ITRx_SetConfig>
      break;
 8005fee:	e029      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6818      	ldr	r0, [r3, #0]
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	6859      	ldr	r1, [r3, #4]
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	f000 fb86 	bl	800670e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2160      	movs	r1, #96	; 0x60
 8006008:	4618      	mov	r0, r3
 800600a:	f000 fbb0 	bl	800676e <TIM_ITRx_SetConfig>
      break;
 800600e:	e019      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6818      	ldr	r0, [r3, #0]
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	6859      	ldr	r1, [r3, #4]
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	461a      	mov	r2, r3
 800601e:	f000 fb47 	bl	80066b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	2140      	movs	r1, #64	; 0x40
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fba0 	bl	800676e <TIM_ITRx_SetConfig>
      break;
 800602e:	e009      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4619      	mov	r1, r3
 800603a:	4610      	mov	r0, r2
 800603c:	f000 fb97 	bl	800676e <TIM_ITRx_SetConfig>
      break;
 8006040:	e000      	b.n	8006044 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006042:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	fffeff88 	.word	0xfffeff88

08006064 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006080:	bf00      	nop
 8006082:	370c      	adds	r7, #12
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800608c:	b480      	push	{r7}
 800608e:	b083      	sub	sp, #12
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060a8:	bf00      	nop
 80060aa:	370c      	adds	r7, #12
 80060ac:	46bd      	mov	sp, r7
 80060ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b2:	4770      	bx	lr

080060b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80060b4:	b480      	push	{r7}
 80060b6:	b085      	sub	sp, #20
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a40      	ldr	r2, [pc, #256]	; (80061c8 <TIM_Base_SetConfig+0x114>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d013      	beq.n	80060f4 <TIM_Base_SetConfig+0x40>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d2:	d00f      	beq.n	80060f4 <TIM_Base_SetConfig+0x40>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a3d      	ldr	r2, [pc, #244]	; (80061cc <TIM_Base_SetConfig+0x118>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d00b      	beq.n	80060f4 <TIM_Base_SetConfig+0x40>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	4a3c      	ldr	r2, [pc, #240]	; (80061d0 <TIM_Base_SetConfig+0x11c>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d007      	beq.n	80060f4 <TIM_Base_SetConfig+0x40>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	4a3b      	ldr	r2, [pc, #236]	; (80061d4 <TIM_Base_SetConfig+0x120>)
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d003      	beq.n	80060f4 <TIM_Base_SetConfig+0x40>
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	4a3a      	ldr	r2, [pc, #232]	; (80061d8 <TIM_Base_SetConfig+0x124>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d108      	bne.n	8006106 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	68fa      	ldr	r2, [r7, #12]
 8006102:	4313      	orrs	r3, r2
 8006104:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	4a2f      	ldr	r2, [pc, #188]	; (80061c8 <TIM_Base_SetConfig+0x114>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d02b      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006114:	d027      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a2c      	ldr	r2, [pc, #176]	; (80061cc <TIM_Base_SetConfig+0x118>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d023      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a2b      	ldr	r2, [pc, #172]	; (80061d0 <TIM_Base_SetConfig+0x11c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d01f      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a2a      	ldr	r2, [pc, #168]	; (80061d4 <TIM_Base_SetConfig+0x120>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d01b      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a29      	ldr	r2, [pc, #164]	; (80061d8 <TIM_Base_SetConfig+0x124>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d017      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a28      	ldr	r2, [pc, #160]	; (80061dc <TIM_Base_SetConfig+0x128>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d013      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a27      	ldr	r2, [pc, #156]	; (80061e0 <TIM_Base_SetConfig+0x12c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d00f      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a26      	ldr	r2, [pc, #152]	; (80061e4 <TIM_Base_SetConfig+0x130>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d00b      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a25      	ldr	r2, [pc, #148]	; (80061e8 <TIM_Base_SetConfig+0x134>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d007      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	4a24      	ldr	r2, [pc, #144]	; (80061ec <TIM_Base_SetConfig+0x138>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d003      	beq.n	8006166 <TIM_Base_SetConfig+0xb2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a23      	ldr	r2, [pc, #140]	; (80061f0 <TIM_Base_SetConfig+0x13c>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d108      	bne.n	8006178 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	68fa      	ldr	r2, [r7, #12]
 8006174:	4313      	orrs	r3, r2
 8006176:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a0a      	ldr	r2, [pc, #40]	; (80061c8 <TIM_Base_SetConfig+0x114>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d003      	beq.n	80061ac <TIM_Base_SetConfig+0xf8>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a0c      	ldr	r2, [pc, #48]	; (80061d8 <TIM_Base_SetConfig+0x124>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d103      	bne.n	80061b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	691a      	ldr	r2, [r3, #16]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	615a      	str	r2, [r3, #20]
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr
 80061c6:	bf00      	nop
 80061c8:	40010000 	.word	0x40010000
 80061cc:	40000400 	.word	0x40000400
 80061d0:	40000800 	.word	0x40000800
 80061d4:	40000c00 	.word	0x40000c00
 80061d8:	40010400 	.word	0x40010400
 80061dc:	40014000 	.word	0x40014000
 80061e0:	40014400 	.word	0x40014400
 80061e4:	40014800 	.word	0x40014800
 80061e8:	40001800 	.word	0x40001800
 80061ec:	40001c00 	.word	0x40001c00
 80061f0:	40002000 	.word	0x40002000

080061f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b087      	sub	sp, #28
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
 80061fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6a1b      	ldr	r3, [r3, #32]
 8006202:	f023 0201 	bic.w	r2, r3, #1
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a1b      	ldr	r3, [r3, #32]
 800620e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	685b      	ldr	r3, [r3, #4]
 8006214:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800621c:	68fa      	ldr	r2, [r7, #12]
 800621e:	4b2b      	ldr	r3, [pc, #172]	; (80062cc <TIM_OC1_SetConfig+0xd8>)
 8006220:	4013      	ands	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f023 0303 	bic.w	r3, r3, #3
 800622a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4313      	orrs	r3, r2
 8006234:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f023 0302 	bic.w	r3, r3, #2
 800623c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	697a      	ldr	r2, [r7, #20]
 8006244:	4313      	orrs	r3, r2
 8006246:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a21      	ldr	r2, [pc, #132]	; (80062d0 <TIM_OC1_SetConfig+0xdc>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d003      	beq.n	8006258 <TIM_OC1_SetConfig+0x64>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a20      	ldr	r2, [pc, #128]	; (80062d4 <TIM_OC1_SetConfig+0xe0>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d10c      	bne.n	8006272 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	f023 0308 	bic.w	r3, r3, #8
 800625e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	f023 0304 	bic.w	r3, r3, #4
 8006270:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a16      	ldr	r2, [pc, #88]	; (80062d0 <TIM_OC1_SetConfig+0xdc>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d003      	beq.n	8006282 <TIM_OC1_SetConfig+0x8e>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	4a15      	ldr	r2, [pc, #84]	; (80062d4 <TIM_OC1_SetConfig+0xe0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d111      	bne.n	80062a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006288:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006290:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	693a      	ldr	r2, [r7, #16]
 8006298:	4313      	orrs	r3, r2
 800629a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	699b      	ldr	r3, [r3, #24]
 80062a0:	693a      	ldr	r2, [r7, #16]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	621a      	str	r2, [r3, #32]
}
 80062c0:	bf00      	nop
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr
 80062cc:	fffeff8f 	.word	0xfffeff8f
 80062d0:	40010000 	.word	0x40010000
 80062d4:	40010400 	.word	0x40010400

080062d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062d8:	b480      	push	{r7}
 80062da:	b087      	sub	sp, #28
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6a1b      	ldr	r3, [r3, #32]
 80062e6:	f023 0210 	bic.w	r2, r3, #16
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	6a1b      	ldr	r3, [r3, #32]
 80062f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	4b2e      	ldr	r3, [pc, #184]	; (80063bc <TIM_OC2_SetConfig+0xe4>)
 8006304:	4013      	ands	r3, r2
 8006306:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800630e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	021b      	lsls	r3, r3, #8
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	4313      	orrs	r3, r2
 800631a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	f023 0320 	bic.w	r3, r3, #32
 8006322:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	011b      	lsls	r3, r3, #4
 800632a:	697a      	ldr	r2, [r7, #20]
 800632c:	4313      	orrs	r3, r2
 800632e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	4a23      	ldr	r2, [pc, #140]	; (80063c0 <TIM_OC2_SetConfig+0xe8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d003      	beq.n	8006340 <TIM_OC2_SetConfig+0x68>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	4a22      	ldr	r2, [pc, #136]	; (80063c4 <TIM_OC2_SetConfig+0xec>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d10d      	bne.n	800635c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006346:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	011b      	lsls	r3, r3, #4
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	4313      	orrs	r3, r2
 8006352:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006354:	697b      	ldr	r3, [r7, #20]
 8006356:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800635a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	4a18      	ldr	r2, [pc, #96]	; (80063c0 <TIM_OC2_SetConfig+0xe8>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d003      	beq.n	800636c <TIM_OC2_SetConfig+0x94>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	4a17      	ldr	r2, [pc, #92]	; (80063c4 <TIM_OC2_SetConfig+0xec>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d113      	bne.n	8006394 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006372:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006374:	693b      	ldr	r3, [r7, #16]
 8006376:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800637a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	695b      	ldr	r3, [r3, #20]
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	693a      	ldr	r2, [r7, #16]
 8006384:	4313      	orrs	r3, r2
 8006386:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	699b      	ldr	r3, [r3, #24]
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	693a      	ldr	r2, [r7, #16]
 8006390:	4313      	orrs	r3, r2
 8006392:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	693a      	ldr	r2, [r7, #16]
 8006398:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	68fa      	ldr	r2, [r7, #12]
 800639e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80063a0:	683b      	ldr	r3, [r7, #0]
 80063a2:	685a      	ldr	r2, [r3, #4]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	621a      	str	r2, [r3, #32]
}
 80063ae:	bf00      	nop
 80063b0:	371c      	adds	r7, #28
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	bf00      	nop
 80063bc:	feff8fff 	.word	0xfeff8fff
 80063c0:	40010000 	.word	0x40010000
 80063c4:	40010400 	.word	0x40010400

080063c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063c8:	b480      	push	{r7}
 80063ca:	b087      	sub	sp, #28
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a1b      	ldr	r3, [r3, #32]
 80063d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6a1b      	ldr	r3, [r3, #32]
 80063e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	685b      	ldr	r3, [r3, #4]
 80063e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	69db      	ldr	r3, [r3, #28]
 80063ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	4b2d      	ldr	r3, [pc, #180]	; (80064a8 <TIM_OC3_SetConfig+0xe0>)
 80063f4:	4013      	ands	r3, r2
 80063f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f023 0303 	bic.w	r3, r3, #3
 80063fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	68fa      	ldr	r2, [r7, #12]
 8006406:	4313      	orrs	r3, r2
 8006408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	021b      	lsls	r3, r3, #8
 8006418:	697a      	ldr	r2, [r7, #20]
 800641a:	4313      	orrs	r3, r2
 800641c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a22      	ldr	r2, [pc, #136]	; (80064ac <TIM_OC3_SetConfig+0xe4>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d003      	beq.n	800642e <TIM_OC3_SetConfig+0x66>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a21      	ldr	r2, [pc, #132]	; (80064b0 <TIM_OC3_SetConfig+0xe8>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10d      	bne.n	800644a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	68db      	ldr	r3, [r3, #12]
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	4313      	orrs	r3, r2
 8006440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a17      	ldr	r2, [pc, #92]	; (80064ac <TIM_OC3_SetConfig+0xe4>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d003      	beq.n	800645a <TIM_OC3_SetConfig+0x92>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a16      	ldr	r2, [pc, #88]	; (80064b0 <TIM_OC3_SetConfig+0xe8>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d113      	bne.n	8006482 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006460:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006468:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	011b      	lsls	r3, r3, #4
 8006470:	693a      	ldr	r2, [r7, #16]
 8006472:	4313      	orrs	r3, r2
 8006474:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	699b      	ldr	r3, [r3, #24]
 800647a:	011b      	lsls	r3, r3, #4
 800647c:	693a      	ldr	r2, [r7, #16]
 800647e:	4313      	orrs	r3, r2
 8006480:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	697a      	ldr	r2, [r7, #20]
 800649a:	621a      	str	r2, [r3, #32]
}
 800649c:	bf00      	nop
 800649e:	371c      	adds	r7, #28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a6:	4770      	bx	lr
 80064a8:	fffeff8f 	.word	0xfffeff8f
 80064ac:	40010000 	.word	0x40010000
 80064b0:	40010400 	.word	0x40010400

080064b4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b087      	sub	sp, #28
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6a1b      	ldr	r3, [r3, #32]
 80064c2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6a1b      	ldr	r3, [r3, #32]
 80064ce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	69db      	ldr	r3, [r3, #28]
 80064da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	4b1e      	ldr	r3, [pc, #120]	; (8006558 <TIM_OC4_SetConfig+0xa4>)
 80064e0:	4013      	ands	r3, r2
 80064e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80064fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	031b      	lsls	r3, r3, #12
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	4313      	orrs	r3, r2
 800650a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a13      	ldr	r2, [pc, #76]	; (800655c <TIM_OC4_SetConfig+0xa8>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d003      	beq.n	800651c <TIM_OC4_SetConfig+0x68>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a12      	ldr	r2, [pc, #72]	; (8006560 <TIM_OC4_SetConfig+0xac>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d109      	bne.n	8006530 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006522:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	695b      	ldr	r3, [r3, #20]
 8006528:	019b      	lsls	r3, r3, #6
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	4313      	orrs	r3, r2
 800652e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	697a      	ldr	r2, [r7, #20]
 8006534:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	68fa      	ldr	r2, [r7, #12]
 800653a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	685a      	ldr	r2, [r3, #4]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	621a      	str	r2, [r3, #32]
}
 800654a:	bf00      	nop
 800654c:	371c      	adds	r7, #28
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	feff8fff 	.word	0xfeff8fff
 800655c:	40010000 	.word	0x40010000
 8006560:	40010400 	.word	0x40010400

08006564 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006564:	b480      	push	{r7}
 8006566:	b087      	sub	sp, #28
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6a1b      	ldr	r3, [r3, #32]
 8006572:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a1b      	ldr	r3, [r3, #32]
 800657e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800658a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	4b1b      	ldr	r3, [pc, #108]	; (80065fc <TIM_OC5_SetConfig+0x98>)
 8006590:	4013      	ands	r3, r2
 8006592:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	4313      	orrs	r3, r2
 800659c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80065a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	689b      	ldr	r3, [r3, #8]
 80065aa:	041b      	lsls	r3, r3, #16
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	4a12      	ldr	r2, [pc, #72]	; (8006600 <TIM_OC5_SetConfig+0x9c>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d003      	beq.n	80065c2 <TIM_OC5_SetConfig+0x5e>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a11      	ldr	r2, [pc, #68]	; (8006604 <TIM_OC5_SetConfig+0xa0>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d109      	bne.n	80065d6 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	021b      	lsls	r3, r3, #8
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	697a      	ldr	r2, [r7, #20]
 80065da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	685a      	ldr	r2, [r3, #4]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	693a      	ldr	r2, [r7, #16]
 80065ee:	621a      	str	r2, [r3, #32]
}
 80065f0:	bf00      	nop
 80065f2:	371c      	adds	r7, #28
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr
 80065fc:	fffeff8f 	.word	0xfffeff8f
 8006600:	40010000 	.word	0x40010000
 8006604:	40010400 	.word	0x40010400

08006608 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006608:	b480      	push	{r7}
 800660a:	b087      	sub	sp, #28
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a1b      	ldr	r3, [r3, #32]
 8006622:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	685b      	ldr	r3, [r3, #4]
 8006628:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	4b1c      	ldr	r3, [pc, #112]	; (80066a4 <TIM_OC6_SetConfig+0x9c>)
 8006634:	4013      	ands	r3, r2
 8006636:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	021b      	lsls	r3, r3, #8
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	4313      	orrs	r3, r2
 8006642:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800664a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	689b      	ldr	r3, [r3, #8]
 8006650:	051b      	lsls	r3, r3, #20
 8006652:	693a      	ldr	r2, [r7, #16]
 8006654:	4313      	orrs	r3, r2
 8006656:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	4a13      	ldr	r2, [pc, #76]	; (80066a8 <TIM_OC6_SetConfig+0xa0>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d003      	beq.n	8006668 <TIM_OC6_SetConfig+0x60>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	4a12      	ldr	r2, [pc, #72]	; (80066ac <TIM_OC6_SetConfig+0xa4>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d109      	bne.n	800667c <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800666e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	695b      	ldr	r3, [r3, #20]
 8006674:	029b      	lsls	r3, r3, #10
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	4313      	orrs	r3, r2
 800667a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	68fa      	ldr	r2, [r7, #12]
 8006686:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	621a      	str	r2, [r3, #32]
}
 8006696:	bf00      	nop
 8006698:	371c      	adds	r7, #28
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr
 80066a2:	bf00      	nop
 80066a4:	feff8fff 	.word	0xfeff8fff
 80066a8:	40010000 	.word	0x40010000
 80066ac:	40010400 	.word	0x40010400

080066b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066b0:	b480      	push	{r7}
 80066b2:	b087      	sub	sp, #28
 80066b4:	af00      	add	r7, sp, #0
 80066b6:	60f8      	str	r0, [r7, #12]
 80066b8:	60b9      	str	r1, [r7, #8]
 80066ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	f023 0201 	bic.w	r2, r3, #1
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f023 030a 	bic.w	r3, r3, #10
 80066ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066ee:	697a      	ldr	r2, [r7, #20]
 80066f0:	68bb      	ldr	r3, [r7, #8]
 80066f2:	4313      	orrs	r3, r2
 80066f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	697a      	ldr	r2, [r7, #20]
 8006700:	621a      	str	r2, [r3, #32]
}
 8006702:	bf00      	nop
 8006704:	371c      	adds	r7, #28
 8006706:	46bd      	mov	sp, r7
 8006708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670c:	4770      	bx	lr

0800670e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800670e:	b480      	push	{r7}
 8006710:	b087      	sub	sp, #28
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	f023 0210 	bic.w	r2, r3, #16
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6a1b      	ldr	r3, [r3, #32]
 8006730:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006738:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	031b      	lsls	r3, r3, #12
 800673e:	697a      	ldr	r2, [r7, #20]
 8006740:	4313      	orrs	r3, r2
 8006742:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800674a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	011b      	lsls	r3, r3, #4
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	4313      	orrs	r3, r2
 8006754:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	621a      	str	r2, [r3, #32]
}
 8006762:	bf00      	nop
 8006764:	371c      	adds	r7, #28
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr

0800676e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800676e:	b480      	push	{r7}
 8006770:	b085      	sub	sp, #20
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
 8006776:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006784:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	4313      	orrs	r3, r2
 800678c:	f043 0307 	orr.w	r3, r3, #7
 8006790:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	68fa      	ldr	r2, [r7, #12]
 8006796:	609a      	str	r2, [r3, #8]
}
 8006798:	bf00      	nop
 800679a:	3714      	adds	r7, #20
 800679c:	46bd      	mov	sp, r7
 800679e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a2:	4770      	bx	lr

080067a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b087      	sub	sp, #28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
 80067b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80067be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	021a      	lsls	r2, r3, #8
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	431a      	orrs	r2, r3
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	4313      	orrs	r3, r2
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	4313      	orrs	r3, r2
 80067d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	609a      	str	r2, [r3, #8]
}
 80067d8:	bf00      	nop
 80067da:	371c      	adds	r7, #28
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr

080067e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b087      	sub	sp, #28
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	f003 031f 	and.w	r3, r3, #31
 80067f6:	2201      	movs	r2, #1
 80067f8:	fa02 f303 	lsl.w	r3, r2, r3
 80067fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6a1a      	ldr	r2, [r3, #32]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	43db      	mvns	r3, r3
 8006806:	401a      	ands	r2, r3
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6a1a      	ldr	r2, [r3, #32]
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f003 031f 	and.w	r3, r3, #31
 8006816:	6879      	ldr	r1, [r7, #4]
 8006818:	fa01 f303 	lsl.w	r3, r1, r3
 800681c:	431a      	orrs	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	621a      	str	r2, [r3, #32]
}
 8006822:	bf00      	nop
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr
	...

08006830 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006830:	b480      	push	{r7}
 8006832:	b085      	sub	sp, #20
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006840:	2b01      	cmp	r3, #1
 8006842:	d101      	bne.n	8006848 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006844:	2302      	movs	r3, #2
 8006846:	e06d      	b.n	8006924 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a30      	ldr	r2, [pc, #192]	; (8006930 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d004      	beq.n	800687c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a2f      	ldr	r2, [pc, #188]	; (8006934 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d108      	bne.n	800688e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006882:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006894:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68fa      	ldr	r2, [r7, #12]
 800689c:	4313      	orrs	r3, r2
 800689e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a20      	ldr	r2, [pc, #128]	; (8006930 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d022      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068ba:	d01d      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a1d      	ldr	r2, [pc, #116]	; (8006938 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d018      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	4a1c      	ldr	r2, [pc, #112]	; (800693c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d013      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a1a      	ldr	r2, [pc, #104]	; (8006940 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d00e      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a15      	ldr	r2, [pc, #84]	; (8006934 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d009      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a16      	ldr	r2, [pc, #88]	; (8006944 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d004      	beq.n	80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a15      	ldr	r2, [pc, #84]	; (8006948 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d10c      	bne.n	8006912 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	68ba      	ldr	r2, [r7, #8]
 8006906:	4313      	orrs	r3, r2
 8006908:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68ba      	ldr	r2, [r7, #8]
 8006910:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006922:	2300      	movs	r3, #0
}
 8006924:	4618      	mov	r0, r3
 8006926:	3714      	adds	r7, #20
 8006928:	46bd      	mov	sp, r7
 800692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692e:	4770      	bx	lr
 8006930:	40010000 	.word	0x40010000
 8006934:	40010400 	.word	0x40010400
 8006938:	40000400 	.word	0x40000400
 800693c:	40000800 	.word	0x40000800
 8006940:	40000c00 	.word	0x40000c00
 8006944:	40014000 	.word	0x40014000
 8006948:	40001800 	.word	0x40001800

0800694c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800694c:	b480      	push	{r7}
 800694e:	b083      	sub	sp, #12
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006954:	bf00      	nop
 8006956:	370c      	adds	r7, #12
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr

08006960 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006960:	b480      	push	{r7}
 8006962:	b083      	sub	sp, #12
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006968:	bf00      	nop
 800696a:	370c      	adds	r7, #12
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b082      	sub	sp, #8
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d101      	bne.n	800699a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e040      	b.n	8006a1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d106      	bne.n	80069b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f7fc ff2c 	bl	8003808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2224      	movs	r2, #36	; 0x24
 80069b4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 0201 	bic.w	r2, r2, #1
 80069c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f8be 	bl	8006b48 <UART_SetConfig>
 80069cc:	4603      	mov	r3, r0
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e022      	b.n	8006a1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d002      	beq.n	80069e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fb5c 	bl	800709c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	685a      	ldr	r2, [r3, #4]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80069f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	689a      	ldr	r2, [r3, #8]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f042 0201 	orr.w	r2, r2, #1
 8006a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fbe3 	bl	80071e0 <UART_CheckIdleState>
 8006a1a:	4603      	mov	r3, r0
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b08a      	sub	sp, #40	; 0x28
 8006a28:	af02      	add	r7, sp, #8
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	603b      	str	r3, [r7, #0]
 8006a30:	4613      	mov	r3, r2
 8006a32:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a38:	2b20      	cmp	r3, #32
 8006a3a:	d17f      	bne.n	8006b3c <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d002      	beq.n	8006a48 <HAL_UART_Transmit+0x24>
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d101      	bne.n	8006a4c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006a48:	2301      	movs	r3, #1
 8006a4a:	e078      	b.n	8006b3e <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d101      	bne.n	8006a5a <HAL_UART_Transmit+0x36>
 8006a56:	2302      	movs	r3, #2
 8006a58:	e071      	b.n	8006b3e <HAL_UART_Transmit+0x11a>
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2221      	movs	r2, #33	; 0x21
 8006a6c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006a6e:	f7fd f8df 	bl	8003c30 <HAL_GetTick>
 8006a72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	88fa      	ldrh	r2, [r7, #6]
 8006a78:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	88fa      	ldrh	r2, [r7, #6]
 8006a80:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	689b      	ldr	r3, [r3, #8]
 8006a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a8c:	d108      	bne.n	8006aa0 <HAL_UART_Transmit+0x7c>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	691b      	ldr	r3, [r3, #16]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d104      	bne.n	8006aa0 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 8006a96:	2300      	movs	r3, #0
 8006a98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	e003      	b.n	8006aa8 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8006ab0:	e02c      	b.n	8006b0c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	9300      	str	r3, [sp, #0]
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2180      	movs	r1, #128	; 0x80
 8006abc:	68f8      	ldr	r0, [r7, #12]
 8006abe:	f000 fbd4 	bl	800726a <UART_WaitOnFlagUntilTimeout>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d001      	beq.n	8006acc <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	e038      	b.n	8006b3e <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8006acc:	69fb      	ldr	r3, [r7, #28]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d10b      	bne.n	8006aea <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ad2:	69bb      	ldr	r3, [r7, #24]
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ae0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	3302      	adds	r3, #2
 8006ae6:	61bb      	str	r3, [r7, #24]
 8006ae8:	e007      	b.n	8006afa <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aea:	69fb      	ldr	r3, [r7, #28]
 8006aec:	781a      	ldrb	r2, [r3, #0]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	3301      	adds	r3, #1
 8006af8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	3b01      	subs	r3, #1
 8006b04:	b29a      	uxth	r2, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1cc      	bne.n	8006ab2 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	9300      	str	r3, [sp, #0]
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	2140      	movs	r1, #64	; 0x40
 8006b22:	68f8      	ldr	r0, [r7, #12]
 8006b24:	f000 fba1 	bl	800726a <UART_WaitOnFlagUntilTimeout>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d001      	beq.n	8006b32 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e005      	b.n	8006b3e <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2220      	movs	r2, #32
 8006b36:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	e000      	b.n	8006b3e <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 8006b3c:	2302      	movs	r3, #2
  }
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3720      	adds	r7, #32
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
	...

08006b48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b088      	sub	sp, #32
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006b50:	2300      	movs	r3, #0
 8006b52:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b54:	2300      	movs	r3, #0
 8006b56:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689a      	ldr	r2, [r3, #8]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	691b      	ldr	r3, [r3, #16]
 8006b60:	431a      	orrs	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	69db      	ldr	r3, [r3, #28]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	4bb1      	ldr	r3, [pc, #708]	; (8006e3c <UART_SetConfig+0x2f4>)
 8006b78:	4013      	ands	r3, r2
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	6812      	ldr	r2, [r2, #0]
 8006b7e:	6939      	ldr	r1, [r7, #16]
 8006b80:	430b      	orrs	r3, r1
 8006b82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	685b      	ldr	r3, [r3, #4]
 8006b8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68da      	ldr	r2, [r3, #12]
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	430a      	orrs	r2, r1
 8006b98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	699b      	ldr	r3, [r3, #24]
 8006b9e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	693a      	ldr	r2, [r7, #16]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	430a      	orrs	r2, r1
 8006bbc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a9f      	ldr	r2, [pc, #636]	; (8006e40 <UART_SetConfig+0x2f8>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d121      	bne.n	8006c0c <UART_SetConfig+0xc4>
 8006bc8:	4b9e      	ldr	r3, [pc, #632]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bce:	f003 0303 	and.w	r3, r3, #3
 8006bd2:	2b03      	cmp	r3, #3
 8006bd4:	d816      	bhi.n	8006c04 <UART_SetConfig+0xbc>
 8006bd6:	a201      	add	r2, pc, #4	; (adr r2, 8006bdc <UART_SetConfig+0x94>)
 8006bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006bf9 	.word	0x08006bf9
 8006be4:	08006bf3 	.word	0x08006bf3
 8006be8:	08006bff 	.word	0x08006bff
 8006bec:	2301      	movs	r3, #1
 8006bee:	77fb      	strb	r3, [r7, #31]
 8006bf0:	e151      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	77fb      	strb	r3, [r7, #31]
 8006bf6:	e14e      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006bf8:	2304      	movs	r3, #4
 8006bfa:	77fb      	strb	r3, [r7, #31]
 8006bfc:	e14b      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006bfe:	2308      	movs	r3, #8
 8006c00:	77fb      	strb	r3, [r7, #31]
 8006c02:	e148      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c04:	2310      	movs	r3, #16
 8006c06:	77fb      	strb	r3, [r7, #31]
 8006c08:	bf00      	nop
 8006c0a:	e144      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	4a8d      	ldr	r2, [pc, #564]	; (8006e48 <UART_SetConfig+0x300>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d134      	bne.n	8006c80 <UART_SetConfig+0x138>
 8006c16:	4b8b      	ldr	r3, [pc, #556]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006c18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c1c:	f003 030c 	and.w	r3, r3, #12
 8006c20:	2b0c      	cmp	r3, #12
 8006c22:	d829      	bhi.n	8006c78 <UART_SetConfig+0x130>
 8006c24:	a201      	add	r2, pc, #4	; (adr r2, 8006c2c <UART_SetConfig+0xe4>)
 8006c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2a:	bf00      	nop
 8006c2c:	08006c61 	.word	0x08006c61
 8006c30:	08006c79 	.word	0x08006c79
 8006c34:	08006c79 	.word	0x08006c79
 8006c38:	08006c79 	.word	0x08006c79
 8006c3c:	08006c6d 	.word	0x08006c6d
 8006c40:	08006c79 	.word	0x08006c79
 8006c44:	08006c79 	.word	0x08006c79
 8006c48:	08006c79 	.word	0x08006c79
 8006c4c:	08006c67 	.word	0x08006c67
 8006c50:	08006c79 	.word	0x08006c79
 8006c54:	08006c79 	.word	0x08006c79
 8006c58:	08006c79 	.word	0x08006c79
 8006c5c:	08006c73 	.word	0x08006c73
 8006c60:	2300      	movs	r3, #0
 8006c62:	77fb      	strb	r3, [r7, #31]
 8006c64:	e117      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c66:	2302      	movs	r3, #2
 8006c68:	77fb      	strb	r3, [r7, #31]
 8006c6a:	e114      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c6c:	2304      	movs	r3, #4
 8006c6e:	77fb      	strb	r3, [r7, #31]
 8006c70:	e111      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c72:	2308      	movs	r3, #8
 8006c74:	77fb      	strb	r3, [r7, #31]
 8006c76:	e10e      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c78:	2310      	movs	r3, #16
 8006c7a:	77fb      	strb	r3, [r7, #31]
 8006c7c:	bf00      	nop
 8006c7e:	e10a      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a71      	ldr	r2, [pc, #452]	; (8006e4c <UART_SetConfig+0x304>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d120      	bne.n	8006ccc <UART_SetConfig+0x184>
 8006c8a:	4b6e      	ldr	r3, [pc, #440]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c90:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006c94:	2b10      	cmp	r3, #16
 8006c96:	d00f      	beq.n	8006cb8 <UART_SetConfig+0x170>
 8006c98:	2b10      	cmp	r3, #16
 8006c9a:	d802      	bhi.n	8006ca2 <UART_SetConfig+0x15a>
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d005      	beq.n	8006cac <UART_SetConfig+0x164>
 8006ca0:	e010      	b.n	8006cc4 <UART_SetConfig+0x17c>
 8006ca2:	2b20      	cmp	r3, #32
 8006ca4:	d005      	beq.n	8006cb2 <UART_SetConfig+0x16a>
 8006ca6:	2b30      	cmp	r3, #48	; 0x30
 8006ca8:	d009      	beq.n	8006cbe <UART_SetConfig+0x176>
 8006caa:	e00b      	b.n	8006cc4 <UART_SetConfig+0x17c>
 8006cac:	2300      	movs	r3, #0
 8006cae:	77fb      	strb	r3, [r7, #31]
 8006cb0:	e0f1      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006cb2:	2302      	movs	r3, #2
 8006cb4:	77fb      	strb	r3, [r7, #31]
 8006cb6:	e0ee      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006cb8:	2304      	movs	r3, #4
 8006cba:	77fb      	strb	r3, [r7, #31]
 8006cbc:	e0eb      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006cbe:	2308      	movs	r3, #8
 8006cc0:	77fb      	strb	r3, [r7, #31]
 8006cc2:	e0e8      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006cc4:	2310      	movs	r3, #16
 8006cc6:	77fb      	strb	r3, [r7, #31]
 8006cc8:	bf00      	nop
 8006cca:	e0e4      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a5f      	ldr	r2, [pc, #380]	; (8006e50 <UART_SetConfig+0x308>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d120      	bne.n	8006d18 <UART_SetConfig+0x1d0>
 8006cd6:	4b5b      	ldr	r3, [pc, #364]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cdc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006ce0:	2b40      	cmp	r3, #64	; 0x40
 8006ce2:	d00f      	beq.n	8006d04 <UART_SetConfig+0x1bc>
 8006ce4:	2b40      	cmp	r3, #64	; 0x40
 8006ce6:	d802      	bhi.n	8006cee <UART_SetConfig+0x1a6>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d005      	beq.n	8006cf8 <UART_SetConfig+0x1b0>
 8006cec:	e010      	b.n	8006d10 <UART_SetConfig+0x1c8>
 8006cee:	2b80      	cmp	r3, #128	; 0x80
 8006cf0:	d005      	beq.n	8006cfe <UART_SetConfig+0x1b6>
 8006cf2:	2bc0      	cmp	r3, #192	; 0xc0
 8006cf4:	d009      	beq.n	8006d0a <UART_SetConfig+0x1c2>
 8006cf6:	e00b      	b.n	8006d10 <UART_SetConfig+0x1c8>
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	77fb      	strb	r3, [r7, #31]
 8006cfc:	e0cb      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006cfe:	2302      	movs	r3, #2
 8006d00:	77fb      	strb	r3, [r7, #31]
 8006d02:	e0c8      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d04:	2304      	movs	r3, #4
 8006d06:	77fb      	strb	r3, [r7, #31]
 8006d08:	e0c5      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d0a:	2308      	movs	r3, #8
 8006d0c:	77fb      	strb	r3, [r7, #31]
 8006d0e:	e0c2      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d10:	2310      	movs	r3, #16
 8006d12:	77fb      	strb	r3, [r7, #31]
 8006d14:	bf00      	nop
 8006d16:	e0be      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a4d      	ldr	r2, [pc, #308]	; (8006e54 <UART_SetConfig+0x30c>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d124      	bne.n	8006d6c <UART_SetConfig+0x224>
 8006d22:	4b48      	ldr	r3, [pc, #288]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d28:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d30:	d012      	beq.n	8006d58 <UART_SetConfig+0x210>
 8006d32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d36:	d802      	bhi.n	8006d3e <UART_SetConfig+0x1f6>
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d007      	beq.n	8006d4c <UART_SetConfig+0x204>
 8006d3c:	e012      	b.n	8006d64 <UART_SetConfig+0x21c>
 8006d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d42:	d006      	beq.n	8006d52 <UART_SetConfig+0x20a>
 8006d44:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d48:	d009      	beq.n	8006d5e <UART_SetConfig+0x216>
 8006d4a:	e00b      	b.n	8006d64 <UART_SetConfig+0x21c>
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	77fb      	strb	r3, [r7, #31]
 8006d50:	e0a1      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d52:	2302      	movs	r3, #2
 8006d54:	77fb      	strb	r3, [r7, #31]
 8006d56:	e09e      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d58:	2304      	movs	r3, #4
 8006d5a:	77fb      	strb	r3, [r7, #31]
 8006d5c:	e09b      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d5e:	2308      	movs	r3, #8
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e098      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d64:	2310      	movs	r3, #16
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	bf00      	nop
 8006d6a:	e094      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a39      	ldr	r2, [pc, #228]	; (8006e58 <UART_SetConfig+0x310>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d124      	bne.n	8006dc0 <UART_SetConfig+0x278>
 8006d76:	4b33      	ldr	r3, [pc, #204]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006d80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d84:	d012      	beq.n	8006dac <UART_SetConfig+0x264>
 8006d86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d8a:	d802      	bhi.n	8006d92 <UART_SetConfig+0x24a>
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d007      	beq.n	8006da0 <UART_SetConfig+0x258>
 8006d90:	e012      	b.n	8006db8 <UART_SetConfig+0x270>
 8006d92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d96:	d006      	beq.n	8006da6 <UART_SetConfig+0x25e>
 8006d98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006d9c:	d009      	beq.n	8006db2 <UART_SetConfig+0x26a>
 8006d9e:	e00b      	b.n	8006db8 <UART_SetConfig+0x270>
 8006da0:	2301      	movs	r3, #1
 8006da2:	77fb      	strb	r3, [r7, #31]
 8006da4:	e077      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006da6:	2302      	movs	r3, #2
 8006da8:	77fb      	strb	r3, [r7, #31]
 8006daa:	e074      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006dac:	2304      	movs	r3, #4
 8006dae:	77fb      	strb	r3, [r7, #31]
 8006db0:	e071      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006db2:	2308      	movs	r3, #8
 8006db4:	77fb      	strb	r3, [r7, #31]
 8006db6:	e06e      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006db8:	2310      	movs	r3, #16
 8006dba:	77fb      	strb	r3, [r7, #31]
 8006dbc:	bf00      	nop
 8006dbe:	e06a      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	4a25      	ldr	r2, [pc, #148]	; (8006e5c <UART_SetConfig+0x314>)
 8006dc6:	4293      	cmp	r3, r2
 8006dc8:	d124      	bne.n	8006e14 <UART_SetConfig+0x2cc>
 8006dca:	4b1e      	ldr	r3, [pc, #120]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd8:	d012      	beq.n	8006e00 <UART_SetConfig+0x2b8>
 8006dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dde:	d802      	bhi.n	8006de6 <UART_SetConfig+0x29e>
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d007      	beq.n	8006df4 <UART_SetConfig+0x2ac>
 8006de4:	e012      	b.n	8006e0c <UART_SetConfig+0x2c4>
 8006de6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dea:	d006      	beq.n	8006dfa <UART_SetConfig+0x2b2>
 8006dec:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006df0:	d009      	beq.n	8006e06 <UART_SetConfig+0x2be>
 8006df2:	e00b      	b.n	8006e0c <UART_SetConfig+0x2c4>
 8006df4:	2300      	movs	r3, #0
 8006df6:	77fb      	strb	r3, [r7, #31]
 8006df8:	e04d      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	77fb      	strb	r3, [r7, #31]
 8006dfe:	e04a      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e00:	2304      	movs	r3, #4
 8006e02:	77fb      	strb	r3, [r7, #31]
 8006e04:	e047      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e06:	2308      	movs	r3, #8
 8006e08:	77fb      	strb	r3, [r7, #31]
 8006e0a:	e044      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e0c:	2310      	movs	r3, #16
 8006e0e:	77fb      	strb	r3, [r7, #31]
 8006e10:	bf00      	nop
 8006e12:	e040      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a11      	ldr	r2, [pc, #68]	; (8006e60 <UART_SetConfig+0x318>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d139      	bne.n	8006e92 <UART_SetConfig+0x34a>
 8006e1e:	4b09      	ldr	r3, [pc, #36]	; (8006e44 <UART_SetConfig+0x2fc>)
 8006e20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e24:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006e28:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e2c:	d027      	beq.n	8006e7e <UART_SetConfig+0x336>
 8006e2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006e32:	d817      	bhi.n	8006e64 <UART_SetConfig+0x31c>
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d01c      	beq.n	8006e72 <UART_SetConfig+0x32a>
 8006e38:	e027      	b.n	8006e8a <UART_SetConfig+0x342>
 8006e3a:	bf00      	nop
 8006e3c:	efff69f3 	.word	0xefff69f3
 8006e40:	40011000 	.word	0x40011000
 8006e44:	40023800 	.word	0x40023800
 8006e48:	40004400 	.word	0x40004400
 8006e4c:	40004800 	.word	0x40004800
 8006e50:	40004c00 	.word	0x40004c00
 8006e54:	40005000 	.word	0x40005000
 8006e58:	40011400 	.word	0x40011400
 8006e5c:	40007800 	.word	0x40007800
 8006e60:	40007c00 	.word	0x40007c00
 8006e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e68:	d006      	beq.n	8006e78 <UART_SetConfig+0x330>
 8006e6a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006e6e:	d009      	beq.n	8006e84 <UART_SetConfig+0x33c>
 8006e70:	e00b      	b.n	8006e8a <UART_SetConfig+0x342>
 8006e72:	2300      	movs	r3, #0
 8006e74:	77fb      	strb	r3, [r7, #31]
 8006e76:	e00e      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e78:	2302      	movs	r3, #2
 8006e7a:	77fb      	strb	r3, [r7, #31]
 8006e7c:	e00b      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e7e:	2304      	movs	r3, #4
 8006e80:	77fb      	strb	r3, [r7, #31]
 8006e82:	e008      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e84:	2308      	movs	r3, #8
 8006e86:	77fb      	strb	r3, [r7, #31]
 8006e88:	e005      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e8a:	2310      	movs	r3, #16
 8006e8c:	77fb      	strb	r3, [r7, #31]
 8006e8e:	bf00      	nop
 8006e90:	e001      	b.n	8006e96 <UART_SetConfig+0x34e>
 8006e92:	2310      	movs	r3, #16
 8006e94:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	69db      	ldr	r3, [r3, #28]
 8006e9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e9e:	d17f      	bne.n	8006fa0 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 8006ea0:	7ffb      	ldrb	r3, [r7, #31]
 8006ea2:	2b08      	cmp	r3, #8
 8006ea4:	d85c      	bhi.n	8006f60 <UART_SetConfig+0x418>
 8006ea6:	a201      	add	r2, pc, #4	; (adr r2, 8006eac <UART_SetConfig+0x364>)
 8006ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eac:	08006ed1 	.word	0x08006ed1
 8006eb0:	08006ef1 	.word	0x08006ef1
 8006eb4:	08006f11 	.word	0x08006f11
 8006eb8:	08006f61 	.word	0x08006f61
 8006ebc:	08006f29 	.word	0x08006f29
 8006ec0:	08006f61 	.word	0x08006f61
 8006ec4:	08006f61 	.word	0x08006f61
 8006ec8:	08006f61 	.word	0x08006f61
 8006ecc:	08006f49 	.word	0x08006f49
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ed0:	f7fd fff0 	bl	8004eb4 <HAL_RCC_GetPCLK1Freq>
 8006ed4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	005a      	lsls	r2, r3, #1
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	085b      	lsrs	r3, r3, #1
 8006ee0:	441a      	add	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	61bb      	str	r3, [r7, #24]
        break;
 8006eee:	e03a      	b.n	8006f66 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ef0:	f7fd fff4 	bl	8004edc <HAL_RCC_GetPCLK2Freq>
 8006ef4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	005a      	lsls	r2, r3, #1
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	085b      	lsrs	r3, r3, #1
 8006f00:	441a      	add	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	61bb      	str	r3, [r7, #24]
        break;
 8006f0e:	e02a      	b.n	8006f66 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	085a      	lsrs	r2, r3, #1
 8006f16:	4b5f      	ldr	r3, [pc, #380]	; (8007094 <UART_SetConfig+0x54c>)
 8006f18:	4413      	add	r3, r2
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	6852      	ldr	r2, [r2, #4]
 8006f1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f22:	b29b      	uxth	r3, r3
 8006f24:	61bb      	str	r3, [r7, #24]
        break;
 8006f26:	e01e      	b.n	8006f66 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f28:	f7fd fee0 	bl	8004cec <HAL_RCC_GetSysClockFreq>
 8006f2c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	005a      	lsls	r2, r3, #1
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	085b      	lsrs	r3, r3, #1
 8006f38:	441a      	add	r2, r3
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	685b      	ldr	r3, [r3, #4]
 8006f3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	61bb      	str	r3, [r7, #24]
        break;
 8006f46:	e00e      	b.n	8006f66 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	685b      	ldr	r3, [r3, #4]
 8006f4c:	085b      	lsrs	r3, r3, #1
 8006f4e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f5a:	b29b      	uxth	r3, r3
 8006f5c:	61bb      	str	r3, [r7, #24]
        break;
 8006f5e:	e002      	b.n	8006f66 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8006f60:	2301      	movs	r3, #1
 8006f62:	75fb      	strb	r3, [r7, #23]
        break;
 8006f64:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	2b0f      	cmp	r3, #15
 8006f6a:	d916      	bls.n	8006f9a <UART_SetConfig+0x452>
 8006f6c:	69bb      	ldr	r3, [r7, #24]
 8006f6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f72:	d212      	bcs.n	8006f9a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	f023 030f 	bic.w	r3, r3, #15
 8006f7c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	085b      	lsrs	r3, r3, #1
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	f003 0307 	and.w	r3, r3, #7
 8006f88:	b29a      	uxth	r2, r3
 8006f8a:	897b      	ldrh	r3, [r7, #10]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	897a      	ldrh	r2, [r7, #10]
 8006f96:	60da      	str	r2, [r3, #12]
 8006f98:	e070      	b.n	800707c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	75fb      	strb	r3, [r7, #23]
 8006f9e:	e06d      	b.n	800707c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 8006fa0:	7ffb      	ldrb	r3, [r7, #31]
 8006fa2:	2b08      	cmp	r3, #8
 8006fa4:	d859      	bhi.n	800705a <UART_SetConfig+0x512>
 8006fa6:	a201      	add	r2, pc, #4	; (adr r2, 8006fac <UART_SetConfig+0x464>)
 8006fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fac:	08006fd1 	.word	0x08006fd1
 8006fb0:	08006fef 	.word	0x08006fef
 8006fb4:	0800700d 	.word	0x0800700d
 8006fb8:	0800705b 	.word	0x0800705b
 8006fbc:	08007025 	.word	0x08007025
 8006fc0:	0800705b 	.word	0x0800705b
 8006fc4:	0800705b 	.word	0x0800705b
 8006fc8:	0800705b 	.word	0x0800705b
 8006fcc:	08007043 	.word	0x08007043
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fd0:	f7fd ff70 	bl	8004eb4 <HAL_RCC_GetPCLK1Freq>
 8006fd4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	085a      	lsrs	r2, r3, #1
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	441a      	add	r2, r3
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	61bb      	str	r3, [r7, #24]
        break;
 8006fec:	e038      	b.n	8007060 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fee:	f7fd ff75 	bl	8004edc <HAL_RCC_GetPCLK2Freq>
 8006ff2:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	085a      	lsrs	r2, r3, #1
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	441a      	add	r2, r3
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	685b      	ldr	r3, [r3, #4]
 8007002:	fbb2 f3f3 	udiv	r3, r2, r3
 8007006:	b29b      	uxth	r3, r3
 8007008:	61bb      	str	r3, [r7, #24]
        break;
 800700a:	e029      	b.n	8007060 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	085a      	lsrs	r2, r3, #1
 8007012:	4b21      	ldr	r3, [pc, #132]	; (8007098 <UART_SetConfig+0x550>)
 8007014:	4413      	add	r3, r2
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	6852      	ldr	r2, [r2, #4]
 800701a:	fbb3 f3f2 	udiv	r3, r3, r2
 800701e:	b29b      	uxth	r3, r3
 8007020:	61bb      	str	r3, [r7, #24]
        break;
 8007022:	e01d      	b.n	8007060 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007024:	f7fd fe62 	bl	8004cec <HAL_RCC_GetSysClockFreq>
 8007028:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	085a      	lsrs	r2, r3, #1
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	441a      	add	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	fbb2 f3f3 	udiv	r3, r2, r3
 800703c:	b29b      	uxth	r3, r3
 800703e:	61bb      	str	r3, [r7, #24]
        break;
 8007040:	e00e      	b.n	8007060 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	085b      	lsrs	r3, r3, #1
 8007048:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	685b      	ldr	r3, [r3, #4]
 8007050:	fbb2 f3f3 	udiv	r3, r2, r3
 8007054:	b29b      	uxth	r3, r3
 8007056:	61bb      	str	r3, [r7, #24]
        break;
 8007058:	e002      	b.n	8007060 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800705a:	2301      	movs	r3, #1
 800705c:	75fb      	strb	r3, [r7, #23]
        break;
 800705e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007060:	69bb      	ldr	r3, [r7, #24]
 8007062:	2b0f      	cmp	r3, #15
 8007064:	d908      	bls.n	8007078 <UART_SetConfig+0x530>
 8007066:	69bb      	ldr	r3, [r7, #24]
 8007068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800706c:	d204      	bcs.n	8007078 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	69ba      	ldr	r2, [r7, #24]
 8007074:	60da      	str	r2, [r3, #12]
 8007076:	e001      	b.n	800707c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2200      	movs	r2, #0
 8007086:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8007088:	7dfb      	ldrb	r3, [r7, #23]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3720      	adds	r7, #32
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}
 8007092:	bf00      	nop
 8007094:	01e84800 	.word	0x01e84800
 8007098:	00f42400 	.word	0x00f42400

0800709c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800709c:	b480      	push	{r7}
 800709e:	b083      	sub	sp, #12
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a8:	f003 0301 	and.w	r3, r3, #1
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00a      	beq.n	80070c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	430a      	orrs	r2, r1
 80070c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d00a      	beq.n	80070e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	430a      	orrs	r2, r1
 80070e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ec:	f003 0304 	and.w	r3, r3, #4
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00a      	beq.n	800710a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	430a      	orrs	r2, r1
 8007108:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710e:	f003 0308 	and.w	r3, r3, #8
 8007112:	2b00      	cmp	r3, #0
 8007114:	d00a      	beq.n	800712c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	430a      	orrs	r2, r1
 800712a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007130:	f003 0310 	and.w	r3, r3, #16
 8007134:	2b00      	cmp	r3, #0
 8007136:	d00a      	beq.n	800714e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	430a      	orrs	r2, r1
 800714c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007152:	f003 0320 	and.w	r3, r3, #32
 8007156:	2b00      	cmp	r3, #0
 8007158:	d00a      	beq.n	8007170 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	430a      	orrs	r2, r1
 800716e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007174:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007178:	2b00      	cmp	r3, #0
 800717a:	d01a      	beq.n	80071b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	430a      	orrs	r2, r1
 8007190:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007196:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800719a:	d10a      	bne.n	80071b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	605a      	str	r2, [r3, #4]
  }
}
 80071d4:	bf00      	nop
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b086      	sub	sp, #24
 80071e4:	af02      	add	r7, sp, #8
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2200      	movs	r2, #0
 80071ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80071ee:	f7fc fd1f 	bl	8003c30 <HAL_GetTick>
 80071f2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0308 	and.w	r3, r3, #8
 80071fe:	2b08      	cmp	r3, #8
 8007200:	d10e      	bne.n	8007220 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007202:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	2200      	movs	r2, #0
 800720c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f82a 	bl	800726a <UART_WaitOnFlagUntilTimeout>
 8007216:	4603      	mov	r3, r0
 8007218:	2b00      	cmp	r3, #0
 800721a:	d001      	beq.n	8007220 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e020      	b.n	8007262 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0304 	and.w	r3, r3, #4
 800722a:	2b04      	cmp	r3, #4
 800722c:	d10e      	bne.n	800724c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800722e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007232:	9300      	str	r3, [sp, #0]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f814 	bl	800726a <UART_WaitOnFlagUntilTimeout>
 8007242:	4603      	mov	r3, r0
 8007244:	2b00      	cmp	r3, #0
 8007246:	d001      	beq.n	800724c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007248:	2303      	movs	r3, #3
 800724a:	e00a      	b.n	8007262 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2220      	movs	r2, #32
 8007250:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2220      	movs	r2, #32
 8007256:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800726a:	b580      	push	{r7, lr}
 800726c:	b084      	sub	sp, #16
 800726e:	af00      	add	r7, sp, #0
 8007270:	60f8      	str	r0, [r7, #12]
 8007272:	60b9      	str	r1, [r7, #8]
 8007274:	603b      	str	r3, [r7, #0]
 8007276:	4613      	mov	r3, r2
 8007278:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800727a:	e05d      	b.n	8007338 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007282:	d059      	beq.n	8007338 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007284:	f7fc fcd4 	bl	8003c30 <HAL_GetTick>
 8007288:	4602      	mov	r2, r0
 800728a:	683b      	ldr	r3, [r7, #0]
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	69ba      	ldr	r2, [r7, #24]
 8007290:	429a      	cmp	r2, r3
 8007292:	d302      	bcc.n	800729a <UART_WaitOnFlagUntilTimeout+0x30>
 8007294:	69bb      	ldr	r3, [r7, #24]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d11b      	bne.n	80072d2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681a      	ldr	r2, [r3, #0]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80072a8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	689a      	ldr	r2, [r3, #8]
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f022 0201 	bic.w	r2, r2, #1
 80072b8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2220      	movs	r2, #32
 80072be:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2220      	movs	r2, #32
 80072c4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e042      	b.n	8007358 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0304 	and.w	r3, r3, #4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d02b      	beq.n	8007338 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80072ee:	d123      	bne.n	8007338 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072f8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007308:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	689a      	ldr	r2, [r3, #8]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f022 0201 	bic.w	r2, r2, #1
 8007318:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2220      	movs	r2, #32
 800731e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2220      	movs	r2, #32
 8007324:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2220      	movs	r2, #32
 800732a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8007334:	2303      	movs	r3, #3
 8007336:	e00f      	b.n	8007358 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	69da      	ldr	r2, [r3, #28]
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	4013      	ands	r3, r2
 8007342:	68ba      	ldr	r2, [r7, #8]
 8007344:	429a      	cmp	r2, r3
 8007346:	bf0c      	ite	eq
 8007348:	2301      	moveq	r3, #1
 800734a:	2300      	movne	r3, #0
 800734c:	b2db      	uxtb	r3, r3
 800734e:	461a      	mov	r2, r3
 8007350:	79fb      	ldrb	r3, [r7, #7]
 8007352:	429a      	cmp	r2, r3
 8007354:	d092      	beq.n	800727c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007356:	2300      	movs	r3, #0
}
 8007358:	4618      	mov	r0, r3
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007360:	b084      	sub	sp, #16
 8007362:	b580      	push	{r7, lr}
 8007364:	b084      	sub	sp, #16
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	f107 001c 	add.w	r0, r7, #28
 800736e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	2b01      	cmp	r3, #1
 8007376:	d120      	bne.n	80073ba <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800737c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	68da      	ldr	r2, [r3, #12]
 8007388:	4b20      	ldr	r3, [pc, #128]	; (800740c <USB_CoreInit+0xac>)
 800738a:	4013      	ands	r3, r2
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800739c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d105      	bne.n	80073ae <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fa52 	bl	8007858 <USB_CoreReset>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73fb      	strb	r3, [r7, #15]
 80073b8:	e010      	b.n	80073dc <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 fa46 	bl	8007858 <USB_CoreReset>
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073d4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80073dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d10b      	bne.n	80073fa <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f043 0206 	orr.w	r2, r3, #6
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f043 0220 	orr.w	r2, r3, #32
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007406:	b004      	add	sp, #16
 8007408:	4770      	bx	lr
 800740a:	bf00      	nop
 800740c:	ffbdffbf 	.word	0xffbdffbf

08007410 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	f023 0201 	bic.w	r2, r3, #1
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007424:	2300      	movs	r3, #0
}
 8007426:	4618      	mov	r0, r3
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007430:	4770      	bx	lr

08007432 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b082      	sub	sp, #8
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	460b      	mov	r3, r1
 800743c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800744a:	78fb      	ldrb	r3, [r7, #3]
 800744c:	2b01      	cmp	r3, #1
 800744e:	d106      	bne.n	800745e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	60da      	str	r2, [r3, #12]
 800745c:	e00b      	b.n	8007476 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800745e:	78fb      	ldrb	r3, [r7, #3]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d106      	bne.n	8007472 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	60da      	str	r2, [r3, #12]
 8007470:	e001      	b.n	8007476 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e003      	b.n	800747e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007476:	2032      	movs	r0, #50	; 0x32
 8007478:	f7fc fbe6 	bl	8003c48 <HAL_Delay>

  return HAL_OK;
 800747c:	2300      	movs	r3, #0
}
 800747e:	4618      	mov	r0, r3
 8007480:	3708      	adds	r7, #8
 8007482:	46bd      	mov	sp, r7
 8007484:	bd80      	pop	{r7, pc}
	...

08007488 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007488:	b084      	sub	sp, #16
 800748a:	b580      	push	{r7, lr}
 800748c:	b086      	sub	sp, #24
 800748e:	af00      	add	r7, sp, #0
 8007490:	6078      	str	r0, [r7, #4]
 8007492:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800749a:	2300      	movs	r3, #0
 800749c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80074a2:	2300      	movs	r3, #0
 80074a4:	613b      	str	r3, [r7, #16]
 80074a6:	e009      	b.n	80074bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	3340      	adds	r3, #64	; 0x40
 80074ae:	009b      	lsls	r3, r3, #2
 80074b0:	4413      	add	r3, r2
 80074b2:	2200      	movs	r2, #0
 80074b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80074b6:	693b      	ldr	r3, [r7, #16]
 80074b8:	3301      	adds	r3, #1
 80074ba:	613b      	str	r3, [r7, #16]
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	2b0e      	cmp	r3, #14
 80074c0:	d9f2      	bls.n	80074a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80074c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d11c      	bne.n	8007502 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80074d6:	f043 0302 	orr.w	r3, r3, #2
 80074da:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074e0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	601a      	str	r2, [r3, #0]
 8007500:	e005      	b.n	800750e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007506:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007514:	461a      	mov	r2, r3
 8007516:	2300      	movs	r3, #0
 8007518:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007520:	4619      	mov	r1, r3
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007528:	461a      	mov	r2, r3
 800752a:	680b      	ldr	r3, [r1, #0]
 800752c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800752e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007530:	2b01      	cmp	r3, #1
 8007532:	d10c      	bne.n	800754e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007536:	2b00      	cmp	r3, #0
 8007538:	d104      	bne.n	8007544 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800753a:	2100      	movs	r1, #0
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f000 f959 	bl	80077f4 <USB_SetDevSpeed>
 8007542:	e018      	b.n	8007576 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007544:	2101      	movs	r1, #1
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f954 	bl	80077f4 <USB_SetDevSpeed>
 800754c:	e013      	b.n	8007576 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800754e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007550:	2b03      	cmp	r3, #3
 8007552:	d10c      	bne.n	800756e <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007556:	2b00      	cmp	r3, #0
 8007558:	d104      	bne.n	8007564 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800755a:	2100      	movs	r1, #0
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f949 	bl	80077f4 <USB_SetDevSpeed>
 8007562:	e008      	b.n	8007576 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007564:	2101      	movs	r1, #1
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f944 	bl	80077f4 <USB_SetDevSpeed>
 800756c:	e003      	b.n	8007576 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800756e:	2103      	movs	r1, #3
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f93f 	bl	80077f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007576:	2110      	movs	r1, #16
 8007578:	6878      	ldr	r0, [r7, #4]
 800757a:	f000 f8f3 	bl	8007764 <USB_FlushTxFifo>
 800757e:	4603      	mov	r3, r0
 8007580:	2b00      	cmp	r3, #0
 8007582:	d001      	beq.n	8007588 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007588:	6878      	ldr	r0, [r7, #4]
 800758a:	f000 f911 	bl	80077b0 <USB_FlushRxFifo>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d001      	beq.n	8007598 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 8007594:	2301      	movs	r3, #1
 8007596:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800759e:	461a      	mov	r2, r3
 80075a0:	2300      	movs	r3, #0
 80075a2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075aa:	461a      	mov	r2, r3
 80075ac:	2300      	movs	r3, #0
 80075ae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075b6:	461a      	mov	r2, r3
 80075b8:	2300      	movs	r3, #0
 80075ba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80075bc:	2300      	movs	r3, #0
 80075be:	613b      	str	r3, [r7, #16]
 80075c0:	e043      	b.n	800764a <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	015a      	lsls	r2, r3, #5
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	4413      	add	r3, r2
 80075ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80075d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80075d8:	d118      	bne.n	800760c <USB_DevInit+0x184>
    {
      if (i == 0U)
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d10a      	bne.n	80075f6 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075ec:	461a      	mov	r2, r3
 80075ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80075f2:	6013      	str	r3, [r2, #0]
 80075f4:	e013      	b.n	800761e <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007602:	461a      	mov	r2, r3
 8007604:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007608:	6013      	str	r3, [r2, #0]
 800760a:	e008      	b.n	800761e <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800760c:	693b      	ldr	r3, [r7, #16]
 800760e:	015a      	lsls	r2, r3, #5
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	4413      	add	r3, r2
 8007614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007618:	461a      	mov	r2, r3
 800761a:	2300      	movs	r3, #0
 800761c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	015a      	lsls	r2, r3, #5
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	4413      	add	r3, r2
 8007626:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800762a:	461a      	mov	r2, r3
 800762c:	2300      	movs	r3, #0
 800762e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	4413      	add	r3, r2
 8007638:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800763c:	461a      	mov	r2, r3
 800763e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007642:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	3301      	adds	r3, #1
 8007648:	613b      	str	r3, [r7, #16]
 800764a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800764c:	693a      	ldr	r2, [r7, #16]
 800764e:	429a      	cmp	r2, r3
 8007650:	d3b7      	bcc.n	80075c2 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007652:	2300      	movs	r3, #0
 8007654:	613b      	str	r3, [r7, #16]
 8007656:	e043      	b.n	80076e0 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	4413      	add	r3, r2
 8007660:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800766a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800766e:	d118      	bne.n	80076a2 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	2b00      	cmp	r3, #0
 8007674:	d10a      	bne.n	800768c <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	015a      	lsls	r2, r3, #5
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	4413      	add	r3, r2
 800767e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007682:	461a      	mov	r2, r3
 8007684:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007688:	6013      	str	r3, [r2, #0]
 800768a:	e013      	b.n	80076b4 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	015a      	lsls	r2, r3, #5
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	4413      	add	r3, r2
 8007694:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007698:	461a      	mov	r2, r3
 800769a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800769e:	6013      	str	r3, [r2, #0]
 80076a0:	e008      	b.n	80076b4 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	015a      	lsls	r2, r3, #5
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076ae:	461a      	mov	r2, r3
 80076b0:	2300      	movs	r3, #0
 80076b2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	015a      	lsls	r2, r3, #5
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	4413      	add	r3, r2
 80076bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076c0:	461a      	mov	r2, r3
 80076c2:	2300      	movs	r3, #0
 80076c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	015a      	lsls	r2, r3, #5
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	4413      	add	r3, r2
 80076ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076d2:	461a      	mov	r2, r3
 80076d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80076d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	3301      	adds	r3, #1
 80076de:	613b      	str	r3, [r7, #16]
 80076e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d3b7      	bcc.n	8007658 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80076ee:	691b      	ldr	r3, [r3, #16]
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80076f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076fa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2200      	movs	r2, #0
 8007700:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007708:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800770a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800770c:	2b00      	cmp	r3, #0
 800770e:	d105      	bne.n	800771c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	699b      	ldr	r3, [r3, #24]
 8007714:	f043 0210 	orr.w	r2, r3, #16
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	699a      	ldr	r2, [r3, #24]
 8007720:	4b0e      	ldr	r3, [pc, #56]	; (800775c <USB_DevInit+0x2d4>)
 8007722:	4313      	orrs	r3, r2
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007728:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800772a:	2b00      	cmp	r3, #0
 800772c:	d005      	beq.n	800773a <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	f043 0208 	orr.w	r2, r3, #8
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800773a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800773c:	2b01      	cmp	r3, #1
 800773e:	d105      	bne.n	800774c <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	699a      	ldr	r2, [r3, #24]
 8007744:	4b06      	ldr	r3, [pc, #24]	; (8007760 <USB_DevInit+0x2d8>)
 8007746:	4313      	orrs	r3, r2
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800774c:	7dfb      	ldrb	r3, [r7, #23]
}
 800774e:	4618      	mov	r0, r3
 8007750:	3718      	adds	r7, #24
 8007752:	46bd      	mov	sp, r7
 8007754:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007758:	b004      	add	sp, #16
 800775a:	4770      	bx	lr
 800775c:	803c3800 	.word	0x803c3800
 8007760:	40000004 	.word	0x40000004

08007764 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007764:	b480      	push	{r7}
 8007766:	b085      	sub	sp, #20
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
 800776c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800776e:	2300      	movs	r3, #0
 8007770:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	019b      	lsls	r3, r3, #6
 8007776:	f043 0220 	orr.w	r2, r3, #32
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	3301      	adds	r3, #1
 8007782:	60fb      	str	r3, [r7, #12]
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	4a09      	ldr	r2, [pc, #36]	; (80077ac <USB_FlushTxFifo+0x48>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d901      	bls.n	8007790 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800778c:	2303      	movs	r3, #3
 800778e:	e006      	b.n	800779e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	691b      	ldr	r3, [r3, #16]
 8007794:	f003 0320 	and.w	r3, r3, #32
 8007798:	2b20      	cmp	r3, #32
 800779a:	d0f0      	beq.n	800777e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	00030d40 	.word	0x00030d40

080077b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80077b8:	2300      	movs	r3, #0
 80077ba:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2210      	movs	r2, #16
 80077c0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	3301      	adds	r3, #1
 80077c6:	60fb      	str	r3, [r7, #12]
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	4a09      	ldr	r2, [pc, #36]	; (80077f0 <USB_FlushRxFifo+0x40>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d901      	bls.n	80077d4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80077d0:	2303      	movs	r3, #3
 80077d2:	e006      	b.n	80077e2 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	691b      	ldr	r3, [r3, #16]
 80077d8:	f003 0310 	and.w	r3, r3, #16
 80077dc:	2b10      	cmp	r3, #16
 80077de:	d0f0      	beq.n	80077c2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3714      	adds	r7, #20
 80077e6:	46bd      	mov	sp, r7
 80077e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ec:	4770      	bx	lr
 80077ee:	bf00      	nop
 80077f0:	00030d40 	.word	0x00030d40

080077f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b085      	sub	sp, #20
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
 80077fc:	460b      	mov	r3, r1
 80077fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800780a:	681a      	ldr	r2, [r3, #0]
 800780c:	78fb      	ldrb	r3, [r7, #3]
 800780e:	68f9      	ldr	r1, [r7, #12]
 8007810:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007814:	4313      	orrs	r3, r2
 8007816:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007818:	2300      	movs	r3, #0
}
 800781a:	4618      	mov	r0, r3
 800781c:	3714      	adds	r7, #20
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr

08007826 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007826:	b580      	push	{r7, lr}
 8007828:	b084      	sub	sp, #16
 800782a:	af00      	add	r7, sp, #0
 800782c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007838:	685b      	ldr	r3, [r3, #4]
 800783a:	68fa      	ldr	r2, [r7, #12]
 800783c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007840:	f043 0302 	orr.w	r3, r3, #2
 8007844:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8007846:	2003      	movs	r0, #3
 8007848:	f7fc f9fe 	bl	8003c48 <HAL_Delay>

  return HAL_OK;
 800784c:	2300      	movs	r3, #0
}
 800784e:	4618      	mov	r0, r3
 8007850:	3710      	adds	r7, #16
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}
	...

08007858 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007858:	b480      	push	{r7}
 800785a:	b085      	sub	sp, #20
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007860:	2300      	movs	r3, #0
 8007862:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	3301      	adds	r3, #1
 8007868:	60fb      	str	r3, [r7, #12]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	4a13      	ldr	r2, [pc, #76]	; (80078bc <USB_CoreReset+0x64>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d901      	bls.n	8007876 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007872:	2303      	movs	r3, #3
 8007874:	e01b      	b.n	80078ae <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	2b00      	cmp	r3, #0
 800787c:	daf2      	bge.n	8007864 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	691b      	ldr	r3, [r3, #16]
 8007886:	f043 0201 	orr.w	r2, r3, #1
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3301      	adds	r3, #1
 8007892:	60fb      	str	r3, [r7, #12]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	4a09      	ldr	r2, [pc, #36]	; (80078bc <USB_CoreReset+0x64>)
 8007898:	4293      	cmp	r3, r2
 800789a:	d901      	bls.n	80078a0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800789c:	2303      	movs	r3, #3
 800789e:	e006      	b.n	80078ae <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	691b      	ldr	r3, [r3, #16]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d0f0      	beq.n	800788e <USB_CoreReset+0x36>

  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr
 80078ba:	bf00      	nop
 80078bc:	00030d40 	.word	0x00030d40

080078c0 <__errno>:
 80078c0:	4b01      	ldr	r3, [pc, #4]	; (80078c8 <__errno+0x8>)
 80078c2:	6818      	ldr	r0, [r3, #0]
 80078c4:	4770      	bx	lr
 80078c6:	bf00      	nop
 80078c8:	20000024 	.word	0x20000024

080078cc <__libc_init_array>:
 80078cc:	b570      	push	{r4, r5, r6, lr}
 80078ce:	4e0d      	ldr	r6, [pc, #52]	; (8007904 <__libc_init_array+0x38>)
 80078d0:	4c0d      	ldr	r4, [pc, #52]	; (8007908 <__libc_init_array+0x3c>)
 80078d2:	1ba4      	subs	r4, r4, r6
 80078d4:	10a4      	asrs	r4, r4, #2
 80078d6:	2500      	movs	r5, #0
 80078d8:	42a5      	cmp	r5, r4
 80078da:	d109      	bne.n	80078f0 <__libc_init_array+0x24>
 80078dc:	4e0b      	ldr	r6, [pc, #44]	; (800790c <__libc_init_array+0x40>)
 80078de:	4c0c      	ldr	r4, [pc, #48]	; (8007910 <__libc_init_array+0x44>)
 80078e0:	f002 fb1c 	bl	8009f1c <_init>
 80078e4:	1ba4      	subs	r4, r4, r6
 80078e6:	10a4      	asrs	r4, r4, #2
 80078e8:	2500      	movs	r5, #0
 80078ea:	42a5      	cmp	r5, r4
 80078ec:	d105      	bne.n	80078fa <__libc_init_array+0x2e>
 80078ee:	bd70      	pop	{r4, r5, r6, pc}
 80078f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80078f4:	4798      	blx	r3
 80078f6:	3501      	adds	r5, #1
 80078f8:	e7ee      	b.n	80078d8 <__libc_init_array+0xc>
 80078fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80078fe:	4798      	blx	r3
 8007900:	3501      	adds	r5, #1
 8007902:	e7f2      	b.n	80078ea <__libc_init_array+0x1e>
 8007904:	0800a230 	.word	0x0800a230
 8007908:	0800a230 	.word	0x0800a230
 800790c:	0800a230 	.word	0x0800a230
 8007910:	0800a234 	.word	0x0800a234

08007914 <memset>:
 8007914:	4402      	add	r2, r0
 8007916:	4603      	mov	r3, r0
 8007918:	4293      	cmp	r3, r2
 800791a:	d100      	bne.n	800791e <memset+0xa>
 800791c:	4770      	bx	lr
 800791e:	f803 1b01 	strb.w	r1, [r3], #1
 8007922:	e7f9      	b.n	8007918 <memset+0x4>

08007924 <__cvt>:
 8007924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007926:	ed2d 8b02 	vpush	{d8}
 800792a:	eeb0 8b40 	vmov.f64	d8, d0
 800792e:	b085      	sub	sp, #20
 8007930:	4617      	mov	r7, r2
 8007932:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007934:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8007936:	ee18 2a90 	vmov	r2, s17
 800793a:	f025 0520 	bic.w	r5, r5, #32
 800793e:	2a00      	cmp	r2, #0
 8007940:	bfb6      	itet	lt
 8007942:	222d      	movlt	r2, #45	; 0x2d
 8007944:	2200      	movge	r2, #0
 8007946:	eeb1 8b40 	vneglt.f64	d8, d0
 800794a:	2d46      	cmp	r5, #70	; 0x46
 800794c:	460c      	mov	r4, r1
 800794e:	701a      	strb	r2, [r3, #0]
 8007950:	d004      	beq.n	800795c <__cvt+0x38>
 8007952:	2d45      	cmp	r5, #69	; 0x45
 8007954:	d100      	bne.n	8007958 <__cvt+0x34>
 8007956:	3401      	adds	r4, #1
 8007958:	2102      	movs	r1, #2
 800795a:	e000      	b.n	800795e <__cvt+0x3a>
 800795c:	2103      	movs	r1, #3
 800795e:	ab03      	add	r3, sp, #12
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	ab02      	add	r3, sp, #8
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	4622      	mov	r2, r4
 8007968:	4633      	mov	r3, r6
 800796a:	eeb0 0b48 	vmov.f64	d0, d8
 800796e:	f000 fddb 	bl	8008528 <_dtoa_r>
 8007972:	2d47      	cmp	r5, #71	; 0x47
 8007974:	d101      	bne.n	800797a <__cvt+0x56>
 8007976:	07fb      	lsls	r3, r7, #31
 8007978:	d51e      	bpl.n	80079b8 <__cvt+0x94>
 800797a:	2d46      	cmp	r5, #70	; 0x46
 800797c:	eb00 0304 	add.w	r3, r0, r4
 8007980:	d10c      	bne.n	800799c <__cvt+0x78>
 8007982:	7802      	ldrb	r2, [r0, #0]
 8007984:	2a30      	cmp	r2, #48	; 0x30
 8007986:	d107      	bne.n	8007998 <__cvt+0x74>
 8007988:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800798c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007990:	bf1c      	itt	ne
 8007992:	f1c4 0401 	rsbne	r4, r4, #1
 8007996:	6034      	strne	r4, [r6, #0]
 8007998:	6832      	ldr	r2, [r6, #0]
 800799a:	4413      	add	r3, r2
 800799c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80079a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80079a4:	d007      	beq.n	80079b6 <__cvt+0x92>
 80079a6:	2130      	movs	r1, #48	; 0x30
 80079a8:	9a03      	ldr	r2, [sp, #12]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d204      	bcs.n	80079b8 <__cvt+0x94>
 80079ae:	1c54      	adds	r4, r2, #1
 80079b0:	9403      	str	r4, [sp, #12]
 80079b2:	7011      	strb	r1, [r2, #0]
 80079b4:	e7f8      	b.n	80079a8 <__cvt+0x84>
 80079b6:	9303      	str	r3, [sp, #12]
 80079b8:	9b03      	ldr	r3, [sp, #12]
 80079ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80079bc:	1a1b      	subs	r3, r3, r0
 80079be:	6013      	str	r3, [r2, #0]
 80079c0:	b005      	add	sp, #20
 80079c2:	ecbd 8b02 	vpop	{d8}
 80079c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080079c8 <__exponent>:
 80079c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079ca:	2900      	cmp	r1, #0
 80079cc:	4604      	mov	r4, r0
 80079ce:	bfba      	itte	lt
 80079d0:	4249      	neglt	r1, r1
 80079d2:	232d      	movlt	r3, #45	; 0x2d
 80079d4:	232b      	movge	r3, #43	; 0x2b
 80079d6:	2909      	cmp	r1, #9
 80079d8:	f804 2b02 	strb.w	r2, [r4], #2
 80079dc:	7043      	strb	r3, [r0, #1]
 80079de:	dd20      	ble.n	8007a22 <__exponent+0x5a>
 80079e0:	f10d 0307 	add.w	r3, sp, #7
 80079e4:	461f      	mov	r7, r3
 80079e6:	260a      	movs	r6, #10
 80079e8:	fb91 f5f6 	sdiv	r5, r1, r6
 80079ec:	fb06 1115 	mls	r1, r6, r5, r1
 80079f0:	3130      	adds	r1, #48	; 0x30
 80079f2:	2d09      	cmp	r5, #9
 80079f4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80079f8:	f103 32ff 	add.w	r2, r3, #4294967295
 80079fc:	4629      	mov	r1, r5
 80079fe:	dc09      	bgt.n	8007a14 <__exponent+0x4c>
 8007a00:	3130      	adds	r1, #48	; 0x30
 8007a02:	3b02      	subs	r3, #2
 8007a04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007a08:	42bb      	cmp	r3, r7
 8007a0a:	4622      	mov	r2, r4
 8007a0c:	d304      	bcc.n	8007a18 <__exponent+0x50>
 8007a0e:	1a10      	subs	r0, r2, r0
 8007a10:	b003      	add	sp, #12
 8007a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a14:	4613      	mov	r3, r2
 8007a16:	e7e7      	b.n	80079e8 <__exponent+0x20>
 8007a18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a1c:	f804 2b01 	strb.w	r2, [r4], #1
 8007a20:	e7f2      	b.n	8007a08 <__exponent+0x40>
 8007a22:	2330      	movs	r3, #48	; 0x30
 8007a24:	4419      	add	r1, r3
 8007a26:	7083      	strb	r3, [r0, #2]
 8007a28:	1d02      	adds	r2, r0, #4
 8007a2a:	70c1      	strb	r1, [r0, #3]
 8007a2c:	e7ef      	b.n	8007a0e <__exponent+0x46>
	...

08007a30 <_printf_float>:
 8007a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a34:	b08d      	sub	sp, #52	; 0x34
 8007a36:	460c      	mov	r4, r1
 8007a38:	4616      	mov	r6, r2
 8007a3a:	461f      	mov	r7, r3
 8007a3c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007a40:	4605      	mov	r5, r0
 8007a42:	f001 fc37 	bl	80092b4 <_localeconv_r>
 8007a46:	f8d0 b000 	ldr.w	fp, [r0]
 8007a4a:	4658      	mov	r0, fp
 8007a4c:	f7f8 fbf8 	bl	8000240 <strlen>
 8007a50:	2300      	movs	r3, #0
 8007a52:	930a      	str	r3, [sp, #40]	; 0x28
 8007a54:	f8d8 3000 	ldr.w	r3, [r8]
 8007a58:	9005      	str	r0, [sp, #20]
 8007a5a:	3307      	adds	r3, #7
 8007a5c:	f023 0307 	bic.w	r3, r3, #7
 8007a60:	f103 0108 	add.w	r1, r3, #8
 8007a64:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007a68:	6822      	ldr	r2, [r4, #0]
 8007a6a:	f8c8 1000 	str.w	r1, [r8]
 8007a6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a72:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 8007a76:	ed9f 7ba2 	vldr	d7, [pc, #648]	; 8007d00 <_printf_float+0x2d0>
 8007a7a:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8007a7e:	eeb0 6bc0 	vabs.f64	d6, d0
 8007a82:	eeb4 6b47 	vcmp.f64	d6, d7
 8007a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a8a:	dd24      	ble.n	8007ad6 <_printf_float+0xa6>
 8007a8c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a94:	d502      	bpl.n	8007a9c <_printf_float+0x6c>
 8007a96:	232d      	movs	r3, #45	; 0x2d
 8007a98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a9c:	499a      	ldr	r1, [pc, #616]	; (8007d08 <_printf_float+0x2d8>)
 8007a9e:	4b9b      	ldr	r3, [pc, #620]	; (8007d0c <_printf_float+0x2dc>)
 8007aa0:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007aa4:	bf8c      	ite	hi
 8007aa6:	4688      	movhi	r8, r1
 8007aa8:	4698      	movls	r8, r3
 8007aaa:	f022 0204 	bic.w	r2, r2, #4
 8007aae:	2303      	movs	r3, #3
 8007ab0:	6123      	str	r3, [r4, #16]
 8007ab2:	6022      	str	r2, [r4, #0]
 8007ab4:	f04f 0a00 	mov.w	sl, #0
 8007ab8:	9700      	str	r7, [sp, #0]
 8007aba:	4633      	mov	r3, r6
 8007abc:	aa0b      	add	r2, sp, #44	; 0x2c
 8007abe:	4621      	mov	r1, r4
 8007ac0:	4628      	mov	r0, r5
 8007ac2:	f000 f9e1 	bl	8007e88 <_printf_common>
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	f040 8089 	bne.w	8007bde <_printf_float+0x1ae>
 8007acc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad0:	b00d      	add	sp, #52	; 0x34
 8007ad2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad6:	eeb4 0b40 	vcmp.f64	d0, d0
 8007ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ade:	d702      	bvc.n	8007ae6 <_printf_float+0xb6>
 8007ae0:	498b      	ldr	r1, [pc, #556]	; (8007d10 <_printf_float+0x2e0>)
 8007ae2:	4b8c      	ldr	r3, [pc, #560]	; (8007d14 <_printf_float+0x2e4>)
 8007ae4:	e7dc      	b.n	8007aa0 <_printf_float+0x70>
 8007ae6:	6861      	ldr	r1, [r4, #4]
 8007ae8:	1c4b      	adds	r3, r1, #1
 8007aea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007aee:	ab0a      	add	r3, sp, #40	; 0x28
 8007af0:	a809      	add	r0, sp, #36	; 0x24
 8007af2:	d13b      	bne.n	8007b6c <_printf_float+0x13c>
 8007af4:	2106      	movs	r1, #6
 8007af6:	6061      	str	r1, [r4, #4]
 8007af8:	f04f 0c00 	mov.w	ip, #0
 8007afc:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8007b00:	e9cd 0900 	strd	r0, r9, [sp]
 8007b04:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b08:	6022      	str	r2, [r4, #0]
 8007b0a:	6861      	ldr	r1, [r4, #4]
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	f7ff ff09 	bl	8007924 <__cvt>
 8007b12:	f009 03df 	and.w	r3, r9, #223	; 0xdf
 8007b16:	2b47      	cmp	r3, #71	; 0x47
 8007b18:	4680      	mov	r8, r0
 8007b1a:	d109      	bne.n	8007b30 <_printf_float+0x100>
 8007b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1e:	1cd8      	adds	r0, r3, #3
 8007b20:	db02      	blt.n	8007b28 <_printf_float+0xf8>
 8007b22:	6862      	ldr	r2, [r4, #4]
 8007b24:	4293      	cmp	r3, r2
 8007b26:	dd47      	ble.n	8007bb8 <_printf_float+0x188>
 8007b28:	f1a9 0902 	sub.w	r9, r9, #2
 8007b2c:	fa5f f989 	uxtb.w	r9, r9
 8007b30:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007b34:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b36:	d824      	bhi.n	8007b82 <_printf_float+0x152>
 8007b38:	3901      	subs	r1, #1
 8007b3a:	464a      	mov	r2, r9
 8007b3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007b40:	9109      	str	r1, [sp, #36]	; 0x24
 8007b42:	f7ff ff41 	bl	80079c8 <__exponent>
 8007b46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b48:	1813      	adds	r3, r2, r0
 8007b4a:	2a01      	cmp	r2, #1
 8007b4c:	4682      	mov	sl, r0
 8007b4e:	6123      	str	r3, [r4, #16]
 8007b50:	dc02      	bgt.n	8007b58 <_printf_float+0x128>
 8007b52:	6822      	ldr	r2, [r4, #0]
 8007b54:	07d1      	lsls	r1, r2, #31
 8007b56:	d501      	bpl.n	8007b5c <_printf_float+0x12c>
 8007b58:	3301      	adds	r3, #1
 8007b5a:	6123      	str	r3, [r4, #16]
 8007b5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d0a9      	beq.n	8007ab8 <_printf_float+0x88>
 8007b64:	232d      	movs	r3, #45	; 0x2d
 8007b66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b6a:	e7a5      	b.n	8007ab8 <_printf_float+0x88>
 8007b6c:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
 8007b70:	f000 8178 	beq.w	8007e64 <_printf_float+0x434>
 8007b74:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007b78:	d1be      	bne.n	8007af8 <_printf_float+0xc8>
 8007b7a:	2900      	cmp	r1, #0
 8007b7c:	d1bc      	bne.n	8007af8 <_printf_float+0xc8>
 8007b7e:	2101      	movs	r1, #1
 8007b80:	e7b9      	b.n	8007af6 <_printf_float+0xc6>
 8007b82:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007b86:	d119      	bne.n	8007bbc <_printf_float+0x18c>
 8007b88:	2900      	cmp	r1, #0
 8007b8a:	6863      	ldr	r3, [r4, #4]
 8007b8c:	dd0c      	ble.n	8007ba8 <_printf_float+0x178>
 8007b8e:	6121      	str	r1, [r4, #16]
 8007b90:	b913      	cbnz	r3, 8007b98 <_printf_float+0x168>
 8007b92:	6822      	ldr	r2, [r4, #0]
 8007b94:	07d2      	lsls	r2, r2, #31
 8007b96:	d502      	bpl.n	8007b9e <_printf_float+0x16e>
 8007b98:	3301      	adds	r3, #1
 8007b9a:	440b      	add	r3, r1
 8007b9c:	6123      	str	r3, [r4, #16]
 8007b9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba0:	65a3      	str	r3, [r4, #88]	; 0x58
 8007ba2:	f04f 0a00 	mov.w	sl, #0
 8007ba6:	e7d9      	b.n	8007b5c <_printf_float+0x12c>
 8007ba8:	b913      	cbnz	r3, 8007bb0 <_printf_float+0x180>
 8007baa:	6822      	ldr	r2, [r4, #0]
 8007bac:	07d0      	lsls	r0, r2, #31
 8007bae:	d501      	bpl.n	8007bb4 <_printf_float+0x184>
 8007bb0:	3302      	adds	r3, #2
 8007bb2:	e7f3      	b.n	8007b9c <_printf_float+0x16c>
 8007bb4:	2301      	movs	r3, #1
 8007bb6:	e7f1      	b.n	8007b9c <_printf_float+0x16c>
 8007bb8:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007bbc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	db05      	blt.n	8007bd0 <_printf_float+0x1a0>
 8007bc4:	6822      	ldr	r2, [r4, #0]
 8007bc6:	6123      	str	r3, [r4, #16]
 8007bc8:	07d1      	lsls	r1, r2, #31
 8007bca:	d5e8      	bpl.n	8007b9e <_printf_float+0x16e>
 8007bcc:	3301      	adds	r3, #1
 8007bce:	e7e5      	b.n	8007b9c <_printf_float+0x16c>
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	bfd4      	ite	le
 8007bd4:	f1c3 0302 	rsble	r3, r3, #2
 8007bd8:	2301      	movgt	r3, #1
 8007bda:	4413      	add	r3, r2
 8007bdc:	e7de      	b.n	8007b9c <_printf_float+0x16c>
 8007bde:	6823      	ldr	r3, [r4, #0]
 8007be0:	055a      	lsls	r2, r3, #21
 8007be2:	d407      	bmi.n	8007bf4 <_printf_float+0x1c4>
 8007be4:	6923      	ldr	r3, [r4, #16]
 8007be6:	4642      	mov	r2, r8
 8007be8:	4631      	mov	r1, r6
 8007bea:	4628      	mov	r0, r5
 8007bec:	47b8      	blx	r7
 8007bee:	3001      	adds	r0, #1
 8007bf0:	d12a      	bne.n	8007c48 <_printf_float+0x218>
 8007bf2:	e76b      	b.n	8007acc <_printf_float+0x9c>
 8007bf4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007bf8:	f240 80de 	bls.w	8007db8 <_printf_float+0x388>
 8007bfc:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007c00:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c08:	d133      	bne.n	8007c72 <_printf_float+0x242>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4a42      	ldr	r2, [pc, #264]	; (8007d18 <_printf_float+0x2e8>)
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	f43f af59 	beq.w	8007acc <_printf_float+0x9c>
 8007c1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	db02      	blt.n	8007c28 <_printf_float+0x1f8>
 8007c22:	6823      	ldr	r3, [r4, #0]
 8007c24:	07d8      	lsls	r0, r3, #31
 8007c26:	d50f      	bpl.n	8007c48 <_printf_float+0x218>
 8007c28:	9b05      	ldr	r3, [sp, #20]
 8007c2a:	465a      	mov	r2, fp
 8007c2c:	4631      	mov	r1, r6
 8007c2e:	4628      	mov	r0, r5
 8007c30:	47b8      	blx	r7
 8007c32:	3001      	adds	r0, #1
 8007c34:	f43f af4a 	beq.w	8007acc <_printf_float+0x9c>
 8007c38:	f04f 0800 	mov.w	r8, #0
 8007c3c:	f104 091a 	add.w	r9, r4, #26
 8007c40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c42:	3b01      	subs	r3, #1
 8007c44:	4543      	cmp	r3, r8
 8007c46:	dc09      	bgt.n	8007c5c <_printf_float+0x22c>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	079b      	lsls	r3, r3, #30
 8007c4c:	f100 8105 	bmi.w	8007e5a <_printf_float+0x42a>
 8007c50:	68e0      	ldr	r0, [r4, #12]
 8007c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c54:	4298      	cmp	r0, r3
 8007c56:	bfb8      	it	lt
 8007c58:	4618      	movlt	r0, r3
 8007c5a:	e739      	b.n	8007ad0 <_printf_float+0xa0>
 8007c5c:	2301      	movs	r3, #1
 8007c5e:	464a      	mov	r2, r9
 8007c60:	4631      	mov	r1, r6
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b8      	blx	r7
 8007c66:	3001      	adds	r0, #1
 8007c68:	f43f af30 	beq.w	8007acc <_printf_float+0x9c>
 8007c6c:	f108 0801 	add.w	r8, r8, #1
 8007c70:	e7e6      	b.n	8007c40 <_printf_float+0x210>
 8007c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	dc2b      	bgt.n	8007cd0 <_printf_float+0x2a0>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4a27      	ldr	r2, [pc, #156]	; (8007d18 <_printf_float+0x2e8>)
 8007c7c:	4631      	mov	r1, r6
 8007c7e:	4628      	mov	r0, r5
 8007c80:	47b8      	blx	r7
 8007c82:	3001      	adds	r0, #1
 8007c84:	f43f af22 	beq.w	8007acc <_printf_float+0x9c>
 8007c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8a:	b923      	cbnz	r3, 8007c96 <_printf_float+0x266>
 8007c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c8e:	b913      	cbnz	r3, 8007c96 <_printf_float+0x266>
 8007c90:	6823      	ldr	r3, [r4, #0]
 8007c92:	07d9      	lsls	r1, r3, #31
 8007c94:	d5d8      	bpl.n	8007c48 <_printf_float+0x218>
 8007c96:	9b05      	ldr	r3, [sp, #20]
 8007c98:	465a      	mov	r2, fp
 8007c9a:	4631      	mov	r1, r6
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	47b8      	blx	r7
 8007ca0:	3001      	adds	r0, #1
 8007ca2:	f43f af13 	beq.w	8007acc <_printf_float+0x9c>
 8007ca6:	f04f 0900 	mov.w	r9, #0
 8007caa:	f104 0a1a 	add.w	sl, r4, #26
 8007cae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007cb0:	425b      	negs	r3, r3
 8007cb2:	454b      	cmp	r3, r9
 8007cb4:	dc01      	bgt.n	8007cba <_printf_float+0x28a>
 8007cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb8:	e795      	b.n	8007be6 <_printf_float+0x1b6>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f af01 	beq.w	8007acc <_printf_float+0x9c>
 8007cca:	f109 0901 	add.w	r9, r9, #1
 8007cce:	e7ee      	b.n	8007cae <_printf_float+0x27e>
 8007cd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007cd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	bfa8      	it	ge
 8007cd8:	461a      	movge	r2, r3
 8007cda:	2a00      	cmp	r2, #0
 8007cdc:	4691      	mov	r9, r2
 8007cde:	dd07      	ble.n	8007cf0 <_printf_float+0x2c0>
 8007ce0:	4613      	mov	r3, r2
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	4642      	mov	r2, r8
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	47b8      	blx	r7
 8007cea:	3001      	adds	r0, #1
 8007cec:	f43f aeee 	beq.w	8007acc <_printf_float+0x9c>
 8007cf0:	f104 031a 	add.w	r3, r4, #26
 8007cf4:	f04f 0a00 	mov.w	sl, #0
 8007cf8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007cfc:	9307      	str	r3, [sp, #28]
 8007cfe:	e017      	b.n	8007d30 <_printf_float+0x300>
 8007d00:	ffffffff 	.word	0xffffffff
 8007d04:	7fefffff 	.word	0x7fefffff
 8007d08:	08009f6c 	.word	0x08009f6c
 8007d0c:	08009f68 	.word	0x08009f68
 8007d10:	08009f74 	.word	0x08009f74
 8007d14:	08009f70 	.word	0x08009f70
 8007d18:	08009f78 	.word	0x08009f78
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	9a07      	ldr	r2, [sp, #28]
 8007d20:	4631      	mov	r1, r6
 8007d22:	4628      	mov	r0, r5
 8007d24:	47b8      	blx	r7
 8007d26:	3001      	adds	r0, #1
 8007d28:	f43f aed0 	beq.w	8007acc <_printf_float+0x9c>
 8007d2c:	f10a 0a01 	add.w	sl, sl, #1
 8007d30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007d32:	9306      	str	r3, [sp, #24]
 8007d34:	eba3 0309 	sub.w	r3, r3, r9
 8007d38:	4553      	cmp	r3, sl
 8007d3a:	dcef      	bgt.n	8007d1c <_printf_float+0x2ec>
 8007d3c:	9b06      	ldr	r3, [sp, #24]
 8007d3e:	4498      	add	r8, r3
 8007d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d44:	429a      	cmp	r2, r3
 8007d46:	db15      	blt.n	8007d74 <_printf_float+0x344>
 8007d48:	6823      	ldr	r3, [r4, #0]
 8007d4a:	07da      	lsls	r2, r3, #31
 8007d4c:	d412      	bmi.n	8007d74 <_printf_float+0x344>
 8007d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d50:	9a06      	ldr	r2, [sp, #24]
 8007d52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d54:	1a9a      	subs	r2, r3, r2
 8007d56:	eba3 0a01 	sub.w	sl, r3, r1
 8007d5a:	4592      	cmp	sl, r2
 8007d5c:	bfa8      	it	ge
 8007d5e:	4692      	movge	sl, r2
 8007d60:	f1ba 0f00 	cmp.w	sl, #0
 8007d64:	dc0e      	bgt.n	8007d84 <_printf_float+0x354>
 8007d66:	f04f 0800 	mov.w	r8, #0
 8007d6a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d6e:	f104 091a 	add.w	r9, r4, #26
 8007d72:	e019      	b.n	8007da8 <_printf_float+0x378>
 8007d74:	9b05      	ldr	r3, [sp, #20]
 8007d76:	465a      	mov	r2, fp
 8007d78:	4631      	mov	r1, r6
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	47b8      	blx	r7
 8007d7e:	3001      	adds	r0, #1
 8007d80:	d1e5      	bne.n	8007d4e <_printf_float+0x31e>
 8007d82:	e6a3      	b.n	8007acc <_printf_float+0x9c>
 8007d84:	4653      	mov	r3, sl
 8007d86:	4642      	mov	r2, r8
 8007d88:	4631      	mov	r1, r6
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	47b8      	blx	r7
 8007d8e:	3001      	adds	r0, #1
 8007d90:	d1e9      	bne.n	8007d66 <_printf_float+0x336>
 8007d92:	e69b      	b.n	8007acc <_printf_float+0x9c>
 8007d94:	2301      	movs	r3, #1
 8007d96:	464a      	mov	r2, r9
 8007d98:	4631      	mov	r1, r6
 8007d9a:	4628      	mov	r0, r5
 8007d9c:	47b8      	blx	r7
 8007d9e:	3001      	adds	r0, #1
 8007da0:	f43f ae94 	beq.w	8007acc <_printf_float+0x9c>
 8007da4:	f108 0801 	add.w	r8, r8, #1
 8007da8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007dac:	1a9b      	subs	r3, r3, r2
 8007dae:	eba3 030a 	sub.w	r3, r3, sl
 8007db2:	4543      	cmp	r3, r8
 8007db4:	dcee      	bgt.n	8007d94 <_printf_float+0x364>
 8007db6:	e747      	b.n	8007c48 <_printf_float+0x218>
 8007db8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dba:	2a01      	cmp	r2, #1
 8007dbc:	dc01      	bgt.n	8007dc2 <_printf_float+0x392>
 8007dbe:	07db      	lsls	r3, r3, #31
 8007dc0:	d539      	bpl.n	8007e36 <_printf_float+0x406>
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	4631      	mov	r1, r6
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b8      	blx	r7
 8007dcc:	3001      	adds	r0, #1
 8007dce:	f43f ae7d 	beq.w	8007acc <_printf_float+0x9c>
 8007dd2:	9b05      	ldr	r3, [sp, #20]
 8007dd4:	465a      	mov	r2, fp
 8007dd6:	4631      	mov	r1, r6
 8007dd8:	4628      	mov	r0, r5
 8007dda:	47b8      	blx	r7
 8007ddc:	3001      	adds	r0, #1
 8007dde:	f108 0801 	add.w	r8, r8, #1
 8007de2:	f43f ae73 	beq.w	8007acc <_printf_float+0x9c>
 8007de6:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8007dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dec:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007df4:	f103 33ff 	add.w	r3, r3, #4294967295
 8007df8:	d018      	beq.n	8007e2c <_printf_float+0x3fc>
 8007dfa:	4642      	mov	r2, r8
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	4628      	mov	r0, r5
 8007e00:	47b8      	blx	r7
 8007e02:	3001      	adds	r0, #1
 8007e04:	d10e      	bne.n	8007e24 <_printf_float+0x3f4>
 8007e06:	e661      	b.n	8007acc <_printf_float+0x9c>
 8007e08:	2301      	movs	r3, #1
 8007e0a:	464a      	mov	r2, r9
 8007e0c:	4631      	mov	r1, r6
 8007e0e:	4628      	mov	r0, r5
 8007e10:	47b8      	blx	r7
 8007e12:	3001      	adds	r0, #1
 8007e14:	f43f ae5a 	beq.w	8007acc <_printf_float+0x9c>
 8007e18:	f108 0801 	add.w	r8, r8, #1
 8007e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e1e:	3b01      	subs	r3, #1
 8007e20:	4543      	cmp	r3, r8
 8007e22:	dcf1      	bgt.n	8007e08 <_printf_float+0x3d8>
 8007e24:	4653      	mov	r3, sl
 8007e26:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007e2a:	e6dd      	b.n	8007be8 <_printf_float+0x1b8>
 8007e2c:	f04f 0800 	mov.w	r8, #0
 8007e30:	f104 091a 	add.w	r9, r4, #26
 8007e34:	e7f2      	b.n	8007e1c <_printf_float+0x3ec>
 8007e36:	2301      	movs	r3, #1
 8007e38:	e7df      	b.n	8007dfa <_printf_float+0x3ca>
 8007e3a:	2301      	movs	r3, #1
 8007e3c:	464a      	mov	r2, r9
 8007e3e:	4631      	mov	r1, r6
 8007e40:	4628      	mov	r0, r5
 8007e42:	47b8      	blx	r7
 8007e44:	3001      	adds	r0, #1
 8007e46:	f43f ae41 	beq.w	8007acc <_printf_float+0x9c>
 8007e4a:	f108 0801 	add.w	r8, r8, #1
 8007e4e:	68e3      	ldr	r3, [r4, #12]
 8007e50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e52:	1a9b      	subs	r3, r3, r2
 8007e54:	4543      	cmp	r3, r8
 8007e56:	dcf0      	bgt.n	8007e3a <_printf_float+0x40a>
 8007e58:	e6fa      	b.n	8007c50 <_printf_float+0x220>
 8007e5a:	f04f 0800 	mov.w	r8, #0
 8007e5e:	f104 0919 	add.w	r9, r4, #25
 8007e62:	e7f4      	b.n	8007e4e <_printf_float+0x41e>
 8007e64:	2900      	cmp	r1, #0
 8007e66:	f43f ae8a 	beq.w	8007b7e <_printf_float+0x14e>
 8007e6a:	f04f 0c00 	mov.w	ip, #0
 8007e6e:	e9cd 3c02 	strd	r3, ip, [sp, #8]
 8007e72:	e9cd 0900 	strd	r0, r9, [sp]
 8007e76:	6022      	str	r2, [r4, #0]
 8007e78:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	f7ff fd51 	bl	8007924 <__cvt>
 8007e82:	4680      	mov	r8, r0
 8007e84:	e64a      	b.n	8007b1c <_printf_float+0xec>
 8007e86:	bf00      	nop

08007e88 <_printf_common>:
 8007e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e8c:	4691      	mov	r9, r2
 8007e8e:	461f      	mov	r7, r3
 8007e90:	688a      	ldr	r2, [r1, #8]
 8007e92:	690b      	ldr	r3, [r1, #16]
 8007e94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	bfb8      	it	lt
 8007e9c:	4613      	movlt	r3, r2
 8007e9e:	f8c9 3000 	str.w	r3, [r9]
 8007ea2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007ea6:	4606      	mov	r6, r0
 8007ea8:	460c      	mov	r4, r1
 8007eaa:	b112      	cbz	r2, 8007eb2 <_printf_common+0x2a>
 8007eac:	3301      	adds	r3, #1
 8007eae:	f8c9 3000 	str.w	r3, [r9]
 8007eb2:	6823      	ldr	r3, [r4, #0]
 8007eb4:	0699      	lsls	r1, r3, #26
 8007eb6:	bf42      	ittt	mi
 8007eb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007ebc:	3302      	addmi	r3, #2
 8007ebe:	f8c9 3000 	strmi.w	r3, [r9]
 8007ec2:	6825      	ldr	r5, [r4, #0]
 8007ec4:	f015 0506 	ands.w	r5, r5, #6
 8007ec8:	d107      	bne.n	8007eda <_printf_common+0x52>
 8007eca:	f104 0a19 	add.w	sl, r4, #25
 8007ece:	68e3      	ldr	r3, [r4, #12]
 8007ed0:	f8d9 2000 	ldr.w	r2, [r9]
 8007ed4:	1a9b      	subs	r3, r3, r2
 8007ed6:	42ab      	cmp	r3, r5
 8007ed8:	dc28      	bgt.n	8007f2c <_printf_common+0xa4>
 8007eda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007ede:	6822      	ldr	r2, [r4, #0]
 8007ee0:	3300      	adds	r3, #0
 8007ee2:	bf18      	it	ne
 8007ee4:	2301      	movne	r3, #1
 8007ee6:	0692      	lsls	r2, r2, #26
 8007ee8:	d42d      	bmi.n	8007f46 <_printf_common+0xbe>
 8007eea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007eee:	4639      	mov	r1, r7
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	47c0      	blx	r8
 8007ef4:	3001      	adds	r0, #1
 8007ef6:	d020      	beq.n	8007f3a <_printf_common+0xb2>
 8007ef8:	6823      	ldr	r3, [r4, #0]
 8007efa:	68e5      	ldr	r5, [r4, #12]
 8007efc:	f8d9 2000 	ldr.w	r2, [r9]
 8007f00:	f003 0306 	and.w	r3, r3, #6
 8007f04:	2b04      	cmp	r3, #4
 8007f06:	bf08      	it	eq
 8007f08:	1aad      	subeq	r5, r5, r2
 8007f0a:	68a3      	ldr	r3, [r4, #8]
 8007f0c:	6922      	ldr	r2, [r4, #16]
 8007f0e:	bf0c      	ite	eq
 8007f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f14:	2500      	movne	r5, #0
 8007f16:	4293      	cmp	r3, r2
 8007f18:	bfc4      	itt	gt
 8007f1a:	1a9b      	subgt	r3, r3, r2
 8007f1c:	18ed      	addgt	r5, r5, r3
 8007f1e:	f04f 0900 	mov.w	r9, #0
 8007f22:	341a      	adds	r4, #26
 8007f24:	454d      	cmp	r5, r9
 8007f26:	d11a      	bne.n	8007f5e <_printf_common+0xd6>
 8007f28:	2000      	movs	r0, #0
 8007f2a:	e008      	b.n	8007f3e <_printf_common+0xb6>
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	4652      	mov	r2, sl
 8007f30:	4639      	mov	r1, r7
 8007f32:	4630      	mov	r0, r6
 8007f34:	47c0      	blx	r8
 8007f36:	3001      	adds	r0, #1
 8007f38:	d103      	bne.n	8007f42 <_printf_common+0xba>
 8007f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f42:	3501      	adds	r5, #1
 8007f44:	e7c3      	b.n	8007ece <_printf_common+0x46>
 8007f46:	18e1      	adds	r1, r4, r3
 8007f48:	1c5a      	adds	r2, r3, #1
 8007f4a:	2030      	movs	r0, #48	; 0x30
 8007f4c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007f50:	4422      	add	r2, r4
 8007f52:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007f56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007f5a:	3302      	adds	r3, #2
 8007f5c:	e7c5      	b.n	8007eea <_printf_common+0x62>
 8007f5e:	2301      	movs	r3, #1
 8007f60:	4622      	mov	r2, r4
 8007f62:	4639      	mov	r1, r7
 8007f64:	4630      	mov	r0, r6
 8007f66:	47c0      	blx	r8
 8007f68:	3001      	adds	r0, #1
 8007f6a:	d0e6      	beq.n	8007f3a <_printf_common+0xb2>
 8007f6c:	f109 0901 	add.w	r9, r9, #1
 8007f70:	e7d8      	b.n	8007f24 <_printf_common+0x9c>
	...

08007f74 <_printf_i>:
 8007f74:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007f78:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007f7c:	460c      	mov	r4, r1
 8007f7e:	7e09      	ldrb	r1, [r1, #24]
 8007f80:	b085      	sub	sp, #20
 8007f82:	296e      	cmp	r1, #110	; 0x6e
 8007f84:	4617      	mov	r7, r2
 8007f86:	4606      	mov	r6, r0
 8007f88:	4698      	mov	r8, r3
 8007f8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f8c:	f000 80b3 	beq.w	80080f6 <_printf_i+0x182>
 8007f90:	d822      	bhi.n	8007fd8 <_printf_i+0x64>
 8007f92:	2963      	cmp	r1, #99	; 0x63
 8007f94:	d036      	beq.n	8008004 <_printf_i+0x90>
 8007f96:	d80a      	bhi.n	8007fae <_printf_i+0x3a>
 8007f98:	2900      	cmp	r1, #0
 8007f9a:	f000 80b9 	beq.w	8008110 <_printf_i+0x19c>
 8007f9e:	2958      	cmp	r1, #88	; 0x58
 8007fa0:	f000 8083 	beq.w	80080aa <_printf_i+0x136>
 8007fa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007fa8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007fac:	e032      	b.n	8008014 <_printf_i+0xa0>
 8007fae:	2964      	cmp	r1, #100	; 0x64
 8007fb0:	d001      	beq.n	8007fb6 <_printf_i+0x42>
 8007fb2:	2969      	cmp	r1, #105	; 0x69
 8007fb4:	d1f6      	bne.n	8007fa4 <_printf_i+0x30>
 8007fb6:	6820      	ldr	r0, [r4, #0]
 8007fb8:	6813      	ldr	r3, [r2, #0]
 8007fba:	0605      	lsls	r5, r0, #24
 8007fbc:	f103 0104 	add.w	r1, r3, #4
 8007fc0:	d52a      	bpl.n	8008018 <_printf_i+0xa4>
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	6011      	str	r1, [r2, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	da03      	bge.n	8007fd2 <_printf_i+0x5e>
 8007fca:	222d      	movs	r2, #45	; 0x2d
 8007fcc:	425b      	negs	r3, r3
 8007fce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007fd2:	486f      	ldr	r0, [pc, #444]	; (8008190 <_printf_i+0x21c>)
 8007fd4:	220a      	movs	r2, #10
 8007fd6:	e039      	b.n	800804c <_printf_i+0xd8>
 8007fd8:	2973      	cmp	r1, #115	; 0x73
 8007fda:	f000 809d 	beq.w	8008118 <_printf_i+0x1a4>
 8007fde:	d808      	bhi.n	8007ff2 <_printf_i+0x7e>
 8007fe0:	296f      	cmp	r1, #111	; 0x6f
 8007fe2:	d020      	beq.n	8008026 <_printf_i+0xb2>
 8007fe4:	2970      	cmp	r1, #112	; 0x70
 8007fe6:	d1dd      	bne.n	8007fa4 <_printf_i+0x30>
 8007fe8:	6823      	ldr	r3, [r4, #0]
 8007fea:	f043 0320 	orr.w	r3, r3, #32
 8007fee:	6023      	str	r3, [r4, #0]
 8007ff0:	e003      	b.n	8007ffa <_printf_i+0x86>
 8007ff2:	2975      	cmp	r1, #117	; 0x75
 8007ff4:	d017      	beq.n	8008026 <_printf_i+0xb2>
 8007ff6:	2978      	cmp	r1, #120	; 0x78
 8007ff8:	d1d4      	bne.n	8007fa4 <_printf_i+0x30>
 8007ffa:	2378      	movs	r3, #120	; 0x78
 8007ffc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008000:	4864      	ldr	r0, [pc, #400]	; (8008194 <_printf_i+0x220>)
 8008002:	e055      	b.n	80080b0 <_printf_i+0x13c>
 8008004:	6813      	ldr	r3, [r2, #0]
 8008006:	1d19      	adds	r1, r3, #4
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	6011      	str	r1, [r2, #0]
 800800c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008014:	2301      	movs	r3, #1
 8008016:	e08c      	b.n	8008132 <_printf_i+0x1be>
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6011      	str	r1, [r2, #0]
 800801c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008020:	bf18      	it	ne
 8008022:	b21b      	sxthne	r3, r3
 8008024:	e7cf      	b.n	8007fc6 <_printf_i+0x52>
 8008026:	6813      	ldr	r3, [r2, #0]
 8008028:	6825      	ldr	r5, [r4, #0]
 800802a:	1d18      	adds	r0, r3, #4
 800802c:	6010      	str	r0, [r2, #0]
 800802e:	0628      	lsls	r0, r5, #24
 8008030:	d501      	bpl.n	8008036 <_printf_i+0xc2>
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	e002      	b.n	800803c <_printf_i+0xc8>
 8008036:	0668      	lsls	r0, r5, #25
 8008038:	d5fb      	bpl.n	8008032 <_printf_i+0xbe>
 800803a:	881b      	ldrh	r3, [r3, #0]
 800803c:	4854      	ldr	r0, [pc, #336]	; (8008190 <_printf_i+0x21c>)
 800803e:	296f      	cmp	r1, #111	; 0x6f
 8008040:	bf14      	ite	ne
 8008042:	220a      	movne	r2, #10
 8008044:	2208      	moveq	r2, #8
 8008046:	2100      	movs	r1, #0
 8008048:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800804c:	6865      	ldr	r5, [r4, #4]
 800804e:	60a5      	str	r5, [r4, #8]
 8008050:	2d00      	cmp	r5, #0
 8008052:	f2c0 8095 	blt.w	8008180 <_printf_i+0x20c>
 8008056:	6821      	ldr	r1, [r4, #0]
 8008058:	f021 0104 	bic.w	r1, r1, #4
 800805c:	6021      	str	r1, [r4, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d13d      	bne.n	80080de <_printf_i+0x16a>
 8008062:	2d00      	cmp	r5, #0
 8008064:	f040 808e 	bne.w	8008184 <_printf_i+0x210>
 8008068:	4665      	mov	r5, ip
 800806a:	2a08      	cmp	r2, #8
 800806c:	d10b      	bne.n	8008086 <_printf_i+0x112>
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	07db      	lsls	r3, r3, #31
 8008072:	d508      	bpl.n	8008086 <_printf_i+0x112>
 8008074:	6923      	ldr	r3, [r4, #16]
 8008076:	6862      	ldr	r2, [r4, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	bfde      	ittt	le
 800807c:	2330      	movle	r3, #48	; 0x30
 800807e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008082:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008086:	ebac 0305 	sub.w	r3, ip, r5
 800808a:	6123      	str	r3, [r4, #16]
 800808c:	f8cd 8000 	str.w	r8, [sp]
 8008090:	463b      	mov	r3, r7
 8008092:	aa03      	add	r2, sp, #12
 8008094:	4621      	mov	r1, r4
 8008096:	4630      	mov	r0, r6
 8008098:	f7ff fef6 	bl	8007e88 <_printf_common>
 800809c:	3001      	adds	r0, #1
 800809e:	d14d      	bne.n	800813c <_printf_i+0x1c8>
 80080a0:	f04f 30ff 	mov.w	r0, #4294967295
 80080a4:	b005      	add	sp, #20
 80080a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080aa:	4839      	ldr	r0, [pc, #228]	; (8008190 <_printf_i+0x21c>)
 80080ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80080b0:	6813      	ldr	r3, [r2, #0]
 80080b2:	6821      	ldr	r1, [r4, #0]
 80080b4:	1d1d      	adds	r5, r3, #4
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	6015      	str	r5, [r2, #0]
 80080ba:	060a      	lsls	r2, r1, #24
 80080bc:	d50b      	bpl.n	80080d6 <_printf_i+0x162>
 80080be:	07ca      	lsls	r2, r1, #31
 80080c0:	bf44      	itt	mi
 80080c2:	f041 0120 	orrmi.w	r1, r1, #32
 80080c6:	6021      	strmi	r1, [r4, #0]
 80080c8:	b91b      	cbnz	r3, 80080d2 <_printf_i+0x15e>
 80080ca:	6822      	ldr	r2, [r4, #0]
 80080cc:	f022 0220 	bic.w	r2, r2, #32
 80080d0:	6022      	str	r2, [r4, #0]
 80080d2:	2210      	movs	r2, #16
 80080d4:	e7b7      	b.n	8008046 <_printf_i+0xd2>
 80080d6:	064d      	lsls	r5, r1, #25
 80080d8:	bf48      	it	mi
 80080da:	b29b      	uxthmi	r3, r3
 80080dc:	e7ef      	b.n	80080be <_printf_i+0x14a>
 80080de:	4665      	mov	r5, ip
 80080e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80080e4:	fb02 3311 	mls	r3, r2, r1, r3
 80080e8:	5cc3      	ldrb	r3, [r0, r3]
 80080ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80080ee:	460b      	mov	r3, r1
 80080f0:	2900      	cmp	r1, #0
 80080f2:	d1f5      	bne.n	80080e0 <_printf_i+0x16c>
 80080f4:	e7b9      	b.n	800806a <_printf_i+0xf6>
 80080f6:	6813      	ldr	r3, [r2, #0]
 80080f8:	6825      	ldr	r5, [r4, #0]
 80080fa:	6961      	ldr	r1, [r4, #20]
 80080fc:	1d18      	adds	r0, r3, #4
 80080fe:	6010      	str	r0, [r2, #0]
 8008100:	0628      	lsls	r0, r5, #24
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	d501      	bpl.n	800810a <_printf_i+0x196>
 8008106:	6019      	str	r1, [r3, #0]
 8008108:	e002      	b.n	8008110 <_printf_i+0x19c>
 800810a:	066a      	lsls	r2, r5, #25
 800810c:	d5fb      	bpl.n	8008106 <_printf_i+0x192>
 800810e:	8019      	strh	r1, [r3, #0]
 8008110:	2300      	movs	r3, #0
 8008112:	6123      	str	r3, [r4, #16]
 8008114:	4665      	mov	r5, ip
 8008116:	e7b9      	b.n	800808c <_printf_i+0x118>
 8008118:	6813      	ldr	r3, [r2, #0]
 800811a:	1d19      	adds	r1, r3, #4
 800811c:	6011      	str	r1, [r2, #0]
 800811e:	681d      	ldr	r5, [r3, #0]
 8008120:	6862      	ldr	r2, [r4, #4]
 8008122:	2100      	movs	r1, #0
 8008124:	4628      	mov	r0, r5
 8008126:	f7f8 f893 	bl	8000250 <memchr>
 800812a:	b108      	cbz	r0, 8008130 <_printf_i+0x1bc>
 800812c:	1b40      	subs	r0, r0, r5
 800812e:	6060      	str	r0, [r4, #4]
 8008130:	6863      	ldr	r3, [r4, #4]
 8008132:	6123      	str	r3, [r4, #16]
 8008134:	2300      	movs	r3, #0
 8008136:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800813a:	e7a7      	b.n	800808c <_printf_i+0x118>
 800813c:	6923      	ldr	r3, [r4, #16]
 800813e:	462a      	mov	r2, r5
 8008140:	4639      	mov	r1, r7
 8008142:	4630      	mov	r0, r6
 8008144:	47c0      	blx	r8
 8008146:	3001      	adds	r0, #1
 8008148:	d0aa      	beq.n	80080a0 <_printf_i+0x12c>
 800814a:	6823      	ldr	r3, [r4, #0]
 800814c:	079b      	lsls	r3, r3, #30
 800814e:	d413      	bmi.n	8008178 <_printf_i+0x204>
 8008150:	68e0      	ldr	r0, [r4, #12]
 8008152:	9b03      	ldr	r3, [sp, #12]
 8008154:	4298      	cmp	r0, r3
 8008156:	bfb8      	it	lt
 8008158:	4618      	movlt	r0, r3
 800815a:	e7a3      	b.n	80080a4 <_printf_i+0x130>
 800815c:	2301      	movs	r3, #1
 800815e:	464a      	mov	r2, r9
 8008160:	4639      	mov	r1, r7
 8008162:	4630      	mov	r0, r6
 8008164:	47c0      	blx	r8
 8008166:	3001      	adds	r0, #1
 8008168:	d09a      	beq.n	80080a0 <_printf_i+0x12c>
 800816a:	3501      	adds	r5, #1
 800816c:	68e3      	ldr	r3, [r4, #12]
 800816e:	9a03      	ldr	r2, [sp, #12]
 8008170:	1a9b      	subs	r3, r3, r2
 8008172:	42ab      	cmp	r3, r5
 8008174:	dcf2      	bgt.n	800815c <_printf_i+0x1e8>
 8008176:	e7eb      	b.n	8008150 <_printf_i+0x1dc>
 8008178:	2500      	movs	r5, #0
 800817a:	f104 0919 	add.w	r9, r4, #25
 800817e:	e7f5      	b.n	800816c <_printf_i+0x1f8>
 8008180:	2b00      	cmp	r3, #0
 8008182:	d1ac      	bne.n	80080de <_printf_i+0x16a>
 8008184:	7803      	ldrb	r3, [r0, #0]
 8008186:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800818a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800818e:	e76c      	b.n	800806a <_printf_i+0xf6>
 8008190:	08009f7a 	.word	0x08009f7a
 8008194:	08009f8b 	.word	0x08009f8b

08008198 <iprintf>:
 8008198:	b40f      	push	{r0, r1, r2, r3}
 800819a:	4b0a      	ldr	r3, [pc, #40]	; (80081c4 <iprintf+0x2c>)
 800819c:	b513      	push	{r0, r1, r4, lr}
 800819e:	681c      	ldr	r4, [r3, #0]
 80081a0:	b124      	cbz	r4, 80081ac <iprintf+0x14>
 80081a2:	69a3      	ldr	r3, [r4, #24]
 80081a4:	b913      	cbnz	r3, 80081ac <iprintf+0x14>
 80081a6:	4620      	mov	r0, r4
 80081a8:	f000 fffa 	bl	80091a0 <__sinit>
 80081ac:	ab05      	add	r3, sp, #20
 80081ae:	9a04      	ldr	r2, [sp, #16]
 80081b0:	68a1      	ldr	r1, [r4, #8]
 80081b2:	9301      	str	r3, [sp, #4]
 80081b4:	4620      	mov	r0, r4
 80081b6:	f001 fcbd 	bl	8009b34 <_vfiprintf_r>
 80081ba:	b002      	add	sp, #8
 80081bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081c0:	b004      	add	sp, #16
 80081c2:	4770      	bx	lr
 80081c4:	20000024 	.word	0x20000024

080081c8 <_puts_r>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	460e      	mov	r6, r1
 80081cc:	4605      	mov	r5, r0
 80081ce:	b118      	cbz	r0, 80081d8 <_puts_r+0x10>
 80081d0:	6983      	ldr	r3, [r0, #24]
 80081d2:	b90b      	cbnz	r3, 80081d8 <_puts_r+0x10>
 80081d4:	f000 ffe4 	bl	80091a0 <__sinit>
 80081d8:	69ab      	ldr	r3, [r5, #24]
 80081da:	68ac      	ldr	r4, [r5, #8]
 80081dc:	b913      	cbnz	r3, 80081e4 <_puts_r+0x1c>
 80081de:	4628      	mov	r0, r5
 80081e0:	f000 ffde 	bl	80091a0 <__sinit>
 80081e4:	4b23      	ldr	r3, [pc, #140]	; (8008274 <_puts_r+0xac>)
 80081e6:	429c      	cmp	r4, r3
 80081e8:	d117      	bne.n	800821a <_puts_r+0x52>
 80081ea:	686c      	ldr	r4, [r5, #4]
 80081ec:	89a3      	ldrh	r3, [r4, #12]
 80081ee:	071b      	lsls	r3, r3, #28
 80081f0:	d51d      	bpl.n	800822e <_puts_r+0x66>
 80081f2:	6923      	ldr	r3, [r4, #16]
 80081f4:	b1db      	cbz	r3, 800822e <_puts_r+0x66>
 80081f6:	3e01      	subs	r6, #1
 80081f8:	68a3      	ldr	r3, [r4, #8]
 80081fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80081fe:	3b01      	subs	r3, #1
 8008200:	60a3      	str	r3, [r4, #8]
 8008202:	b9e9      	cbnz	r1, 8008240 <_puts_r+0x78>
 8008204:	2b00      	cmp	r3, #0
 8008206:	da2e      	bge.n	8008266 <_puts_r+0x9e>
 8008208:	4622      	mov	r2, r4
 800820a:	210a      	movs	r1, #10
 800820c:	4628      	mov	r0, r5
 800820e:	f000 f83f 	bl	8008290 <__swbuf_r>
 8008212:	3001      	adds	r0, #1
 8008214:	d011      	beq.n	800823a <_puts_r+0x72>
 8008216:	200a      	movs	r0, #10
 8008218:	e011      	b.n	800823e <_puts_r+0x76>
 800821a:	4b17      	ldr	r3, [pc, #92]	; (8008278 <_puts_r+0xb0>)
 800821c:	429c      	cmp	r4, r3
 800821e:	d101      	bne.n	8008224 <_puts_r+0x5c>
 8008220:	68ac      	ldr	r4, [r5, #8]
 8008222:	e7e3      	b.n	80081ec <_puts_r+0x24>
 8008224:	4b15      	ldr	r3, [pc, #84]	; (800827c <_puts_r+0xb4>)
 8008226:	429c      	cmp	r4, r3
 8008228:	bf08      	it	eq
 800822a:	68ec      	ldreq	r4, [r5, #12]
 800822c:	e7de      	b.n	80081ec <_puts_r+0x24>
 800822e:	4621      	mov	r1, r4
 8008230:	4628      	mov	r0, r5
 8008232:	f000 f87f 	bl	8008334 <__swsetup_r>
 8008236:	2800      	cmp	r0, #0
 8008238:	d0dd      	beq.n	80081f6 <_puts_r+0x2e>
 800823a:	f04f 30ff 	mov.w	r0, #4294967295
 800823e:	bd70      	pop	{r4, r5, r6, pc}
 8008240:	2b00      	cmp	r3, #0
 8008242:	da04      	bge.n	800824e <_puts_r+0x86>
 8008244:	69a2      	ldr	r2, [r4, #24]
 8008246:	429a      	cmp	r2, r3
 8008248:	dc06      	bgt.n	8008258 <_puts_r+0x90>
 800824a:	290a      	cmp	r1, #10
 800824c:	d004      	beq.n	8008258 <_puts_r+0x90>
 800824e:	6823      	ldr	r3, [r4, #0]
 8008250:	1c5a      	adds	r2, r3, #1
 8008252:	6022      	str	r2, [r4, #0]
 8008254:	7019      	strb	r1, [r3, #0]
 8008256:	e7cf      	b.n	80081f8 <_puts_r+0x30>
 8008258:	4622      	mov	r2, r4
 800825a:	4628      	mov	r0, r5
 800825c:	f000 f818 	bl	8008290 <__swbuf_r>
 8008260:	3001      	adds	r0, #1
 8008262:	d1c9      	bne.n	80081f8 <_puts_r+0x30>
 8008264:	e7e9      	b.n	800823a <_puts_r+0x72>
 8008266:	6823      	ldr	r3, [r4, #0]
 8008268:	200a      	movs	r0, #10
 800826a:	1c5a      	adds	r2, r3, #1
 800826c:	6022      	str	r2, [r4, #0]
 800826e:	7018      	strb	r0, [r3, #0]
 8008270:	e7e5      	b.n	800823e <_puts_r+0x76>
 8008272:	bf00      	nop
 8008274:	08009fcc 	.word	0x08009fcc
 8008278:	08009fec 	.word	0x08009fec
 800827c:	08009fac 	.word	0x08009fac

08008280 <puts>:
 8008280:	4b02      	ldr	r3, [pc, #8]	; (800828c <puts+0xc>)
 8008282:	4601      	mov	r1, r0
 8008284:	6818      	ldr	r0, [r3, #0]
 8008286:	f7ff bf9f 	b.w	80081c8 <_puts_r>
 800828a:	bf00      	nop
 800828c:	20000024 	.word	0x20000024

08008290 <__swbuf_r>:
 8008290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008292:	460e      	mov	r6, r1
 8008294:	4614      	mov	r4, r2
 8008296:	4605      	mov	r5, r0
 8008298:	b118      	cbz	r0, 80082a2 <__swbuf_r+0x12>
 800829a:	6983      	ldr	r3, [r0, #24]
 800829c:	b90b      	cbnz	r3, 80082a2 <__swbuf_r+0x12>
 800829e:	f000 ff7f 	bl	80091a0 <__sinit>
 80082a2:	4b21      	ldr	r3, [pc, #132]	; (8008328 <__swbuf_r+0x98>)
 80082a4:	429c      	cmp	r4, r3
 80082a6:	d12a      	bne.n	80082fe <__swbuf_r+0x6e>
 80082a8:	686c      	ldr	r4, [r5, #4]
 80082aa:	69a3      	ldr	r3, [r4, #24]
 80082ac:	60a3      	str	r3, [r4, #8]
 80082ae:	89a3      	ldrh	r3, [r4, #12]
 80082b0:	071a      	lsls	r2, r3, #28
 80082b2:	d52e      	bpl.n	8008312 <__swbuf_r+0x82>
 80082b4:	6923      	ldr	r3, [r4, #16]
 80082b6:	b363      	cbz	r3, 8008312 <__swbuf_r+0x82>
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	6820      	ldr	r0, [r4, #0]
 80082bc:	1ac0      	subs	r0, r0, r3
 80082be:	6963      	ldr	r3, [r4, #20]
 80082c0:	b2f6      	uxtb	r6, r6
 80082c2:	4283      	cmp	r3, r0
 80082c4:	4637      	mov	r7, r6
 80082c6:	dc04      	bgt.n	80082d2 <__swbuf_r+0x42>
 80082c8:	4621      	mov	r1, r4
 80082ca:	4628      	mov	r0, r5
 80082cc:	f000 fefe 	bl	80090cc <_fflush_r>
 80082d0:	bb28      	cbnz	r0, 800831e <__swbuf_r+0x8e>
 80082d2:	68a3      	ldr	r3, [r4, #8]
 80082d4:	3b01      	subs	r3, #1
 80082d6:	60a3      	str	r3, [r4, #8]
 80082d8:	6823      	ldr	r3, [r4, #0]
 80082da:	1c5a      	adds	r2, r3, #1
 80082dc:	6022      	str	r2, [r4, #0]
 80082de:	701e      	strb	r6, [r3, #0]
 80082e0:	6963      	ldr	r3, [r4, #20]
 80082e2:	3001      	adds	r0, #1
 80082e4:	4283      	cmp	r3, r0
 80082e6:	d004      	beq.n	80082f2 <__swbuf_r+0x62>
 80082e8:	89a3      	ldrh	r3, [r4, #12]
 80082ea:	07db      	lsls	r3, r3, #31
 80082ec:	d519      	bpl.n	8008322 <__swbuf_r+0x92>
 80082ee:	2e0a      	cmp	r6, #10
 80082f0:	d117      	bne.n	8008322 <__swbuf_r+0x92>
 80082f2:	4621      	mov	r1, r4
 80082f4:	4628      	mov	r0, r5
 80082f6:	f000 fee9 	bl	80090cc <_fflush_r>
 80082fa:	b190      	cbz	r0, 8008322 <__swbuf_r+0x92>
 80082fc:	e00f      	b.n	800831e <__swbuf_r+0x8e>
 80082fe:	4b0b      	ldr	r3, [pc, #44]	; (800832c <__swbuf_r+0x9c>)
 8008300:	429c      	cmp	r4, r3
 8008302:	d101      	bne.n	8008308 <__swbuf_r+0x78>
 8008304:	68ac      	ldr	r4, [r5, #8]
 8008306:	e7d0      	b.n	80082aa <__swbuf_r+0x1a>
 8008308:	4b09      	ldr	r3, [pc, #36]	; (8008330 <__swbuf_r+0xa0>)
 800830a:	429c      	cmp	r4, r3
 800830c:	bf08      	it	eq
 800830e:	68ec      	ldreq	r4, [r5, #12]
 8008310:	e7cb      	b.n	80082aa <__swbuf_r+0x1a>
 8008312:	4621      	mov	r1, r4
 8008314:	4628      	mov	r0, r5
 8008316:	f000 f80d 	bl	8008334 <__swsetup_r>
 800831a:	2800      	cmp	r0, #0
 800831c:	d0cc      	beq.n	80082b8 <__swbuf_r+0x28>
 800831e:	f04f 37ff 	mov.w	r7, #4294967295
 8008322:	4638      	mov	r0, r7
 8008324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008326:	bf00      	nop
 8008328:	08009fcc 	.word	0x08009fcc
 800832c:	08009fec 	.word	0x08009fec
 8008330:	08009fac 	.word	0x08009fac

08008334 <__swsetup_r>:
 8008334:	4b32      	ldr	r3, [pc, #200]	; (8008400 <__swsetup_r+0xcc>)
 8008336:	b570      	push	{r4, r5, r6, lr}
 8008338:	681d      	ldr	r5, [r3, #0]
 800833a:	4606      	mov	r6, r0
 800833c:	460c      	mov	r4, r1
 800833e:	b125      	cbz	r5, 800834a <__swsetup_r+0x16>
 8008340:	69ab      	ldr	r3, [r5, #24]
 8008342:	b913      	cbnz	r3, 800834a <__swsetup_r+0x16>
 8008344:	4628      	mov	r0, r5
 8008346:	f000 ff2b 	bl	80091a0 <__sinit>
 800834a:	4b2e      	ldr	r3, [pc, #184]	; (8008404 <__swsetup_r+0xd0>)
 800834c:	429c      	cmp	r4, r3
 800834e:	d10f      	bne.n	8008370 <__swsetup_r+0x3c>
 8008350:	686c      	ldr	r4, [r5, #4]
 8008352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008356:	b29a      	uxth	r2, r3
 8008358:	0715      	lsls	r5, r2, #28
 800835a:	d42c      	bmi.n	80083b6 <__swsetup_r+0x82>
 800835c:	06d0      	lsls	r0, r2, #27
 800835e:	d411      	bmi.n	8008384 <__swsetup_r+0x50>
 8008360:	2209      	movs	r2, #9
 8008362:	6032      	str	r2, [r6, #0]
 8008364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008368:	81a3      	strh	r3, [r4, #12]
 800836a:	f04f 30ff 	mov.w	r0, #4294967295
 800836e:	e03e      	b.n	80083ee <__swsetup_r+0xba>
 8008370:	4b25      	ldr	r3, [pc, #148]	; (8008408 <__swsetup_r+0xd4>)
 8008372:	429c      	cmp	r4, r3
 8008374:	d101      	bne.n	800837a <__swsetup_r+0x46>
 8008376:	68ac      	ldr	r4, [r5, #8]
 8008378:	e7eb      	b.n	8008352 <__swsetup_r+0x1e>
 800837a:	4b24      	ldr	r3, [pc, #144]	; (800840c <__swsetup_r+0xd8>)
 800837c:	429c      	cmp	r4, r3
 800837e:	bf08      	it	eq
 8008380:	68ec      	ldreq	r4, [r5, #12]
 8008382:	e7e6      	b.n	8008352 <__swsetup_r+0x1e>
 8008384:	0751      	lsls	r1, r2, #29
 8008386:	d512      	bpl.n	80083ae <__swsetup_r+0x7a>
 8008388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800838a:	b141      	cbz	r1, 800839e <__swsetup_r+0x6a>
 800838c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008390:	4299      	cmp	r1, r3
 8008392:	d002      	beq.n	800839a <__swsetup_r+0x66>
 8008394:	4630      	mov	r0, r6
 8008396:	f001 fafb 	bl	8009990 <_free_r>
 800839a:	2300      	movs	r3, #0
 800839c:	6363      	str	r3, [r4, #52]	; 0x34
 800839e:	89a3      	ldrh	r3, [r4, #12]
 80083a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80083a4:	81a3      	strh	r3, [r4, #12]
 80083a6:	2300      	movs	r3, #0
 80083a8:	6063      	str	r3, [r4, #4]
 80083aa:	6923      	ldr	r3, [r4, #16]
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	89a3      	ldrh	r3, [r4, #12]
 80083b0:	f043 0308 	orr.w	r3, r3, #8
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	6923      	ldr	r3, [r4, #16]
 80083b8:	b94b      	cbnz	r3, 80083ce <__swsetup_r+0x9a>
 80083ba:	89a3      	ldrh	r3, [r4, #12]
 80083bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80083c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80083c4:	d003      	beq.n	80083ce <__swsetup_r+0x9a>
 80083c6:	4621      	mov	r1, r4
 80083c8:	4630      	mov	r0, r6
 80083ca:	f000 ffa5 	bl	8009318 <__smakebuf_r>
 80083ce:	89a2      	ldrh	r2, [r4, #12]
 80083d0:	f012 0301 	ands.w	r3, r2, #1
 80083d4:	d00c      	beq.n	80083f0 <__swsetup_r+0xbc>
 80083d6:	2300      	movs	r3, #0
 80083d8:	60a3      	str	r3, [r4, #8]
 80083da:	6963      	ldr	r3, [r4, #20]
 80083dc:	425b      	negs	r3, r3
 80083de:	61a3      	str	r3, [r4, #24]
 80083e0:	6923      	ldr	r3, [r4, #16]
 80083e2:	b953      	cbnz	r3, 80083fa <__swsetup_r+0xc6>
 80083e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80083ec:	d1ba      	bne.n	8008364 <__swsetup_r+0x30>
 80083ee:	bd70      	pop	{r4, r5, r6, pc}
 80083f0:	0792      	lsls	r2, r2, #30
 80083f2:	bf58      	it	pl
 80083f4:	6963      	ldrpl	r3, [r4, #20]
 80083f6:	60a3      	str	r3, [r4, #8]
 80083f8:	e7f2      	b.n	80083e0 <__swsetup_r+0xac>
 80083fa:	2000      	movs	r0, #0
 80083fc:	e7f7      	b.n	80083ee <__swsetup_r+0xba>
 80083fe:	bf00      	nop
 8008400:	20000024 	.word	0x20000024
 8008404:	08009fcc 	.word	0x08009fcc
 8008408:	08009fec 	.word	0x08009fec
 800840c:	08009fac 	.word	0x08009fac

08008410 <quorem>:
 8008410:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008414:	6903      	ldr	r3, [r0, #16]
 8008416:	690c      	ldr	r4, [r1, #16]
 8008418:	42a3      	cmp	r3, r4
 800841a:	4680      	mov	r8, r0
 800841c:	f2c0 8082 	blt.w	8008524 <quorem+0x114>
 8008420:	3c01      	subs	r4, #1
 8008422:	f101 0714 	add.w	r7, r1, #20
 8008426:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800842a:	f100 0614 	add.w	r6, r0, #20
 800842e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8008432:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008436:	eb06 030c 	add.w	r3, r6, ip
 800843a:	3501      	adds	r5, #1
 800843c:	eb07 090c 	add.w	r9, r7, ip
 8008440:	9301      	str	r3, [sp, #4]
 8008442:	fbb0 f5f5 	udiv	r5, r0, r5
 8008446:	b395      	cbz	r5, 80084ae <quorem+0x9e>
 8008448:	f04f 0a00 	mov.w	sl, #0
 800844c:	4638      	mov	r0, r7
 800844e:	46b6      	mov	lr, r6
 8008450:	46d3      	mov	fp, sl
 8008452:	f850 2b04 	ldr.w	r2, [r0], #4
 8008456:	b293      	uxth	r3, r2
 8008458:	fb05 a303 	mla	r3, r5, r3, sl
 800845c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008460:	b29b      	uxth	r3, r3
 8008462:	ebab 0303 	sub.w	r3, fp, r3
 8008466:	0c12      	lsrs	r2, r2, #16
 8008468:	f8de b000 	ldr.w	fp, [lr]
 800846c:	fb05 a202 	mla	r2, r5, r2, sl
 8008470:	fa13 f38b 	uxtah	r3, r3, fp
 8008474:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008478:	fa1f fb82 	uxth.w	fp, r2
 800847c:	f8de 2000 	ldr.w	r2, [lr]
 8008480:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008484:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008488:	b29b      	uxth	r3, r3
 800848a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800848e:	4581      	cmp	r9, r0
 8008490:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008494:	f84e 3b04 	str.w	r3, [lr], #4
 8008498:	d2db      	bcs.n	8008452 <quorem+0x42>
 800849a:	f856 300c 	ldr.w	r3, [r6, ip]
 800849e:	b933      	cbnz	r3, 80084ae <quorem+0x9e>
 80084a0:	9b01      	ldr	r3, [sp, #4]
 80084a2:	3b04      	subs	r3, #4
 80084a4:	429e      	cmp	r6, r3
 80084a6:	461a      	mov	r2, r3
 80084a8:	d330      	bcc.n	800850c <quorem+0xfc>
 80084aa:	f8c8 4010 	str.w	r4, [r8, #16]
 80084ae:	4640      	mov	r0, r8
 80084b0:	f001 f99a 	bl	80097e8 <__mcmp>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	db25      	blt.n	8008504 <quorem+0xf4>
 80084b8:	3501      	adds	r5, #1
 80084ba:	4630      	mov	r0, r6
 80084bc:	f04f 0c00 	mov.w	ip, #0
 80084c0:	f857 2b04 	ldr.w	r2, [r7], #4
 80084c4:	f8d0 e000 	ldr.w	lr, [r0]
 80084c8:	b293      	uxth	r3, r2
 80084ca:	ebac 0303 	sub.w	r3, ip, r3
 80084ce:	0c12      	lsrs	r2, r2, #16
 80084d0:	fa13 f38e 	uxtah	r3, r3, lr
 80084d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80084d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084dc:	b29b      	uxth	r3, r3
 80084de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084e2:	45b9      	cmp	r9, r7
 80084e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80084e8:	f840 3b04 	str.w	r3, [r0], #4
 80084ec:	d2e8      	bcs.n	80084c0 <quorem+0xb0>
 80084ee:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80084f2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80084f6:	b92a      	cbnz	r2, 8008504 <quorem+0xf4>
 80084f8:	3b04      	subs	r3, #4
 80084fa:	429e      	cmp	r6, r3
 80084fc:	461a      	mov	r2, r3
 80084fe:	d30b      	bcc.n	8008518 <quorem+0x108>
 8008500:	f8c8 4010 	str.w	r4, [r8, #16]
 8008504:	4628      	mov	r0, r5
 8008506:	b003      	add	sp, #12
 8008508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850c:	6812      	ldr	r2, [r2, #0]
 800850e:	3b04      	subs	r3, #4
 8008510:	2a00      	cmp	r2, #0
 8008512:	d1ca      	bne.n	80084aa <quorem+0x9a>
 8008514:	3c01      	subs	r4, #1
 8008516:	e7c5      	b.n	80084a4 <quorem+0x94>
 8008518:	6812      	ldr	r2, [r2, #0]
 800851a:	3b04      	subs	r3, #4
 800851c:	2a00      	cmp	r2, #0
 800851e:	d1ef      	bne.n	8008500 <quorem+0xf0>
 8008520:	3c01      	subs	r4, #1
 8008522:	e7ea      	b.n	80084fa <quorem+0xea>
 8008524:	2000      	movs	r0, #0
 8008526:	e7ee      	b.n	8008506 <quorem+0xf6>

08008528 <_dtoa_r>:
 8008528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	ec57 6b10 	vmov	r6, r7, d0
 8008530:	b095      	sub	sp, #84	; 0x54
 8008532:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008534:	9108      	str	r1, [sp, #32]
 8008536:	4604      	mov	r4, r0
 8008538:	920a      	str	r2, [sp, #40]	; 0x28
 800853a:	9311      	str	r3, [sp, #68]	; 0x44
 800853c:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8008540:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008544:	b93d      	cbnz	r5, 8008556 <_dtoa_r+0x2e>
 8008546:	2010      	movs	r0, #16
 8008548:	f000 ff26 	bl	8009398 <malloc>
 800854c:	6260      	str	r0, [r4, #36]	; 0x24
 800854e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008552:	6005      	str	r5, [r0, #0]
 8008554:	60c5      	str	r5, [r0, #12]
 8008556:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008558:	6819      	ldr	r1, [r3, #0]
 800855a:	b151      	cbz	r1, 8008572 <_dtoa_r+0x4a>
 800855c:	685a      	ldr	r2, [r3, #4]
 800855e:	604a      	str	r2, [r1, #4]
 8008560:	2301      	movs	r3, #1
 8008562:	4093      	lsls	r3, r2
 8008564:	608b      	str	r3, [r1, #8]
 8008566:	4620      	mov	r0, r4
 8008568:	f000 ff5d 	bl	8009426 <_Bfree>
 800856c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800856e:	2200      	movs	r2, #0
 8008570:	601a      	str	r2, [r3, #0]
 8008572:	1e3b      	subs	r3, r7, #0
 8008574:	bfb9      	ittee	lt
 8008576:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800857a:	9303      	strlt	r3, [sp, #12]
 800857c:	2300      	movge	r3, #0
 800857e:	f8c8 3000 	strge.w	r3, [r8]
 8008582:	9d03      	ldr	r5, [sp, #12]
 8008584:	4bac      	ldr	r3, [pc, #688]	; (8008838 <_dtoa_r+0x310>)
 8008586:	bfbc      	itt	lt
 8008588:	2201      	movlt	r2, #1
 800858a:	f8c8 2000 	strlt.w	r2, [r8]
 800858e:	43ab      	bics	r3, r5
 8008590:	d11b      	bne.n	80085ca <_dtoa_r+0xa2>
 8008592:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008594:	f242 730f 	movw	r3, #9999	; 0x270f
 8008598:	6013      	str	r3, [r2, #0]
 800859a:	9b02      	ldr	r3, [sp, #8]
 800859c:	b923      	cbnz	r3, 80085a8 <_dtoa_r+0x80>
 800859e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80085a2:	2d00      	cmp	r5, #0
 80085a4:	f000 84dd 	beq.w	8008f62 <_dtoa_r+0xa3a>
 80085a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80085aa:	b953      	cbnz	r3, 80085c2 <_dtoa_r+0x9a>
 80085ac:	4ba3      	ldr	r3, [pc, #652]	; (800883c <_dtoa_r+0x314>)
 80085ae:	e020      	b.n	80085f2 <_dtoa_r+0xca>
 80085b0:	4ba3      	ldr	r3, [pc, #652]	; (8008840 <_dtoa_r+0x318>)
 80085b2:	9304      	str	r3, [sp, #16]
 80085b4:	3308      	adds	r3, #8
 80085b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80085b8:	6013      	str	r3, [r2, #0]
 80085ba:	9804      	ldr	r0, [sp, #16]
 80085bc:	b015      	add	sp, #84	; 0x54
 80085be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c2:	4b9e      	ldr	r3, [pc, #632]	; (800883c <_dtoa_r+0x314>)
 80085c4:	9304      	str	r3, [sp, #16]
 80085c6:	3303      	adds	r3, #3
 80085c8:	e7f5      	b.n	80085b6 <_dtoa_r+0x8e>
 80085ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80085ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80085d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d6:	ed8d 7b04 	vstr	d7, [sp, #16]
 80085da:	d10c      	bne.n	80085f6 <_dtoa_r+0xce>
 80085dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80085de:	2301      	movs	r3, #1
 80085e0:	6013      	str	r3, [r2, #0]
 80085e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 84b9 	beq.w	8008f5c <_dtoa_r+0xa34>
 80085ea:	4b96      	ldr	r3, [pc, #600]	; (8008844 <_dtoa_r+0x31c>)
 80085ec:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80085ee:	6013      	str	r3, [r2, #0]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	9304      	str	r3, [sp, #16]
 80085f4:	e7e1      	b.n	80085ba <_dtoa_r+0x92>
 80085f6:	a913      	add	r1, sp, #76	; 0x4c
 80085f8:	aa12      	add	r2, sp, #72	; 0x48
 80085fa:	ed9d 0b04 	vldr	d0, [sp, #16]
 80085fe:	4620      	mov	r0, r4
 8008600:	f001 f969 	bl	80098d6 <__d2b>
 8008604:	f3c5 560a 	ubfx	r6, r5, #20, #11
 8008608:	9001      	str	r0, [sp, #4]
 800860a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800860c:	2e00      	cmp	r6, #0
 800860e:	d046      	beq.n	800869e <_dtoa_r+0x176>
 8008610:	9805      	ldr	r0, [sp, #20]
 8008612:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8008616:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800861a:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 800861e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008622:	f2a6 3aff 	subw	sl, r6, #1023	; 0x3ff
 8008626:	2700      	movs	r7, #0
 8008628:	ee07 aa90 	vmov	s15, sl
 800862c:	ec43 2b16 	vmov	d6, r2, r3
 8008630:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8008634:	ed9f 4b7a 	vldr	d4, [pc, #488]	; 8008820 <_dtoa_r+0x2f8>
 8008638:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800863c:	ee36 7b47 	vsub.f64	d7, d6, d7
 8008640:	ed9f 6b79 	vldr	d6, [pc, #484]	; 8008828 <_dtoa_r+0x300>
 8008644:	eea7 6b04 	vfma.f64	d6, d7, d4
 8008648:	eeb0 7b46 	vmov.f64	d7, d6
 800864c:	ed9f 6b78 	vldr	d6, [pc, #480]	; 8008830 <_dtoa_r+0x308>
 8008650:	eea5 7b06 	vfma.f64	d7, d5, d6
 8008654:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8008658:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800865c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008660:	ee16 ba90 	vmov	fp, s13
 8008664:	d508      	bpl.n	8008678 <_dtoa_r+0x150>
 8008666:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800866a:	eeb4 6b47 	vcmp.f64	d6, d7
 800866e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008672:	bf18      	it	ne
 8008674:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8008678:	f1bb 0f16 	cmp.w	fp, #22
 800867c:	d834      	bhi.n	80086e8 <_dtoa_r+0x1c0>
 800867e:	4b72      	ldr	r3, [pc, #456]	; (8008848 <_dtoa_r+0x320>)
 8008680:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008684:	ed93 7b00 	vldr	d7, [r3]
 8008688:	ed9d 6b02 	vldr	d6, [sp, #8]
 800868c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008694:	dd01      	ble.n	800869a <_dtoa_r+0x172>
 8008696:	f10b 3bff 	add.w	fp, fp, #4294967295
 800869a:	2300      	movs	r3, #0
 800869c:	e025      	b.n	80086ea <_dtoa_r+0x1c2>
 800869e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80086a0:	eb01 0a03 	add.w	sl, r1, r3
 80086a4:	f20a 4332 	addw	r3, sl, #1074	; 0x432
 80086a8:	2b20      	cmp	r3, #32
 80086aa:	dd17      	ble.n	80086dc <_dtoa_r+0x1b4>
 80086ac:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80086b0:	9a02      	ldr	r2, [sp, #8]
 80086b2:	409d      	lsls	r5, r3
 80086b4:	f20a 4312 	addw	r3, sl, #1042	; 0x412
 80086b8:	fa22 f303 	lsr.w	r3, r2, r3
 80086bc:	432b      	orrs	r3, r5
 80086be:	ee07 3a90 	vmov	s15, r3
 80086c2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80086c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086ca:	ed8d 7b04 	vstr	d7, [sp, #16]
 80086ce:	9805      	ldr	r0, [sp, #20]
 80086d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086d4:	2701      	movs	r7, #1
 80086d6:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 80086da:	e7a5      	b.n	8008628 <_dtoa_r+0x100>
 80086dc:	9a02      	ldr	r2, [sp, #8]
 80086de:	f1c3 0320 	rsb	r3, r3, #32
 80086e2:	fa02 f303 	lsl.w	r3, r2, r3
 80086e6:	e7ea      	b.n	80086be <_dtoa_r+0x196>
 80086e8:	2301      	movs	r3, #1
 80086ea:	eba1 0a0a 	sub.w	sl, r1, sl
 80086ee:	9310      	str	r3, [sp, #64]	; 0x40
 80086f0:	f1ba 0301 	subs.w	r3, sl, #1
 80086f4:	9307      	str	r3, [sp, #28]
 80086f6:	bf43      	ittte	mi
 80086f8:	2300      	movmi	r3, #0
 80086fa:	f1ca 0a01 	rsbmi	sl, sl, #1
 80086fe:	9307      	strmi	r3, [sp, #28]
 8008700:	f04f 0a00 	movpl.w	sl, #0
 8008704:	f1bb 0f00 	cmp.w	fp, #0
 8008708:	db19      	blt.n	800873e <_dtoa_r+0x216>
 800870a:	9b07      	ldr	r3, [sp, #28]
 800870c:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8008710:	445b      	add	r3, fp
 8008712:	9307      	str	r3, [sp, #28]
 8008714:	f04f 0800 	mov.w	r8, #0
 8008718:	9b08      	ldr	r3, [sp, #32]
 800871a:	2b09      	cmp	r3, #9
 800871c:	d866      	bhi.n	80087ec <_dtoa_r+0x2c4>
 800871e:	2b05      	cmp	r3, #5
 8008720:	bfc4      	itt	gt
 8008722:	3b04      	subgt	r3, #4
 8008724:	9308      	strgt	r3, [sp, #32]
 8008726:	9b08      	ldr	r3, [sp, #32]
 8008728:	f1a3 0302 	sub.w	r3, r3, #2
 800872c:	bfcc      	ite	gt
 800872e:	2500      	movgt	r5, #0
 8008730:	2501      	movle	r5, #1
 8008732:	2b03      	cmp	r3, #3
 8008734:	d866      	bhi.n	8008804 <_dtoa_r+0x2dc>
 8008736:	e8df f003 	tbb	[pc, r3]
 800873a:	5755      	.short	0x5755
 800873c:	4909      	.short	0x4909
 800873e:	2300      	movs	r3, #0
 8008740:	ebaa 0a0b 	sub.w	sl, sl, fp
 8008744:	f1cb 0800 	rsb	r8, fp, #0
 8008748:	930b      	str	r3, [sp, #44]	; 0x2c
 800874a:	e7e5      	b.n	8008718 <_dtoa_r+0x1f0>
 800874c:	2301      	movs	r3, #1
 800874e:	9309      	str	r3, [sp, #36]	; 0x24
 8008750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008752:	2b00      	cmp	r3, #0
 8008754:	dd59      	ble.n	800880a <_dtoa_r+0x2e2>
 8008756:	9306      	str	r3, [sp, #24]
 8008758:	4699      	mov	r9, r3
 800875a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800875c:	2200      	movs	r2, #0
 800875e:	6072      	str	r2, [r6, #4]
 8008760:	2204      	movs	r2, #4
 8008762:	f102 0014 	add.w	r0, r2, #20
 8008766:	4298      	cmp	r0, r3
 8008768:	6871      	ldr	r1, [r6, #4]
 800876a:	d953      	bls.n	8008814 <_dtoa_r+0x2ec>
 800876c:	4620      	mov	r0, r4
 800876e:	f000 fe26 	bl	80093be <_Balloc>
 8008772:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008774:	6030      	str	r0, [r6, #0]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	9304      	str	r3, [sp, #16]
 800877a:	f1b9 0f0e 	cmp.w	r9, #14
 800877e:	f200 80c2 	bhi.w	8008906 <_dtoa_r+0x3de>
 8008782:	2d00      	cmp	r5, #0
 8008784:	f000 80bf 	beq.w	8008906 <_dtoa_r+0x3de>
 8008788:	ed9d 7b02 	vldr	d7, [sp, #8]
 800878c:	f1bb 0f00 	cmp.w	fp, #0
 8008790:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8008794:	f340 80e6 	ble.w	8008964 <_dtoa_r+0x43c>
 8008798:	4a2b      	ldr	r2, [pc, #172]	; (8008848 <_dtoa_r+0x320>)
 800879a:	f00b 030f 	and.w	r3, fp, #15
 800879e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80087a2:	ed93 7b00 	vldr	d7, [r3]
 80087a6:	ea4f 132b 	mov.w	r3, fp, asr #4
 80087aa:	06da      	lsls	r2, r3, #27
 80087ac:	f140 80d8 	bpl.w	8008960 <_dtoa_r+0x438>
 80087b0:	4a26      	ldr	r2, [pc, #152]	; (800884c <_dtoa_r+0x324>)
 80087b2:	ed9d 5b0e 	vldr	d5, [sp, #56]	; 0x38
 80087b6:	ed92 6b08 	vldr	d6, [r2, #32]
 80087ba:	ee85 6b06 	vdiv.f64	d6, d5, d6
 80087be:	ed8d 6b02 	vstr	d6, [sp, #8]
 80087c2:	f003 030f 	and.w	r3, r3, #15
 80087c6:	2203      	movs	r2, #3
 80087c8:	4920      	ldr	r1, [pc, #128]	; (800884c <_dtoa_r+0x324>)
 80087ca:	e04a      	b.n	8008862 <_dtoa_r+0x33a>
 80087cc:	2301      	movs	r3, #1
 80087ce:	9309      	str	r3, [sp, #36]	; 0x24
 80087d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d2:	445b      	add	r3, fp
 80087d4:	f103 0901 	add.w	r9, r3, #1
 80087d8:	9306      	str	r3, [sp, #24]
 80087da:	464b      	mov	r3, r9
 80087dc:	2b01      	cmp	r3, #1
 80087de:	bfb8      	it	lt
 80087e0:	2301      	movlt	r3, #1
 80087e2:	e7ba      	b.n	800875a <_dtoa_r+0x232>
 80087e4:	2300      	movs	r3, #0
 80087e6:	e7b2      	b.n	800874e <_dtoa_r+0x226>
 80087e8:	2300      	movs	r3, #0
 80087ea:	e7f0      	b.n	80087ce <_dtoa_r+0x2a6>
 80087ec:	2501      	movs	r5, #1
 80087ee:	2300      	movs	r3, #0
 80087f0:	e9cd 3508 	strd	r3, r5, [sp, #32]
 80087f4:	f04f 33ff 	mov.w	r3, #4294967295
 80087f8:	9306      	str	r3, [sp, #24]
 80087fa:	4699      	mov	r9, r3
 80087fc:	2200      	movs	r2, #0
 80087fe:	2312      	movs	r3, #18
 8008800:	920a      	str	r2, [sp, #40]	; 0x28
 8008802:	e7aa      	b.n	800875a <_dtoa_r+0x232>
 8008804:	2301      	movs	r3, #1
 8008806:	9309      	str	r3, [sp, #36]	; 0x24
 8008808:	e7f4      	b.n	80087f4 <_dtoa_r+0x2cc>
 800880a:	2301      	movs	r3, #1
 800880c:	9306      	str	r3, [sp, #24]
 800880e:	4699      	mov	r9, r3
 8008810:	461a      	mov	r2, r3
 8008812:	e7f5      	b.n	8008800 <_dtoa_r+0x2d8>
 8008814:	3101      	adds	r1, #1
 8008816:	6071      	str	r1, [r6, #4]
 8008818:	0052      	lsls	r2, r2, #1
 800881a:	e7a2      	b.n	8008762 <_dtoa_r+0x23a>
 800881c:	f3af 8000 	nop.w
 8008820:	636f4361 	.word	0x636f4361
 8008824:	3fd287a7 	.word	0x3fd287a7
 8008828:	8b60c8b3 	.word	0x8b60c8b3
 800882c:	3fc68a28 	.word	0x3fc68a28
 8008830:	509f79fb 	.word	0x509f79fb
 8008834:	3fd34413 	.word	0x3fd34413
 8008838:	7ff00000 	.word	0x7ff00000
 800883c:	08009fa5 	.word	0x08009fa5
 8008840:	08009f9c 	.word	0x08009f9c
 8008844:	08009f79 	.word	0x08009f79
 8008848:	0800a038 	.word	0x0800a038
 800884c:	0800a010 	.word	0x0800a010
 8008850:	07de      	lsls	r6, r3, #31
 8008852:	d504      	bpl.n	800885e <_dtoa_r+0x336>
 8008854:	ed91 6b00 	vldr	d6, [r1]
 8008858:	3201      	adds	r2, #1
 800885a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800885e:	105b      	asrs	r3, r3, #1
 8008860:	3108      	adds	r1, #8
 8008862:	2b00      	cmp	r3, #0
 8008864:	d1f4      	bne.n	8008850 <_dtoa_r+0x328>
 8008866:	ed9d 6b02 	vldr	d6, [sp, #8]
 800886a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800886e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008872:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008874:	2b00      	cmp	r3, #0
 8008876:	f000 80a7 	beq.w	80089c8 <_dtoa_r+0x4a0>
 800887a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800887e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008882:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800888a:	f140 809d 	bpl.w	80089c8 <_dtoa_r+0x4a0>
 800888e:	f1b9 0f00 	cmp.w	r9, #0
 8008892:	f000 8099 	beq.w	80089c8 <_dtoa_r+0x4a0>
 8008896:	9b06      	ldr	r3, [sp, #24]
 8008898:	2b00      	cmp	r3, #0
 800889a:	dd30      	ble.n	80088fe <_dtoa_r+0x3d6>
 800889c:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80088a0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80088a8:	9d06      	ldr	r5, [sp, #24]
 80088aa:	f10b 33ff 	add.w	r3, fp, #4294967295
 80088ae:	3201      	adds	r2, #1
 80088b0:	ed9d 6b02 	vldr	d6, [sp, #8]
 80088b4:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80088b8:	ee07 2a90 	vmov	s15, r2
 80088bc:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80088c0:	eea7 5b06 	vfma.f64	d5, d7, d6
 80088c4:	ed8d 5b02 	vstr	d5, [sp, #8]
 80088c8:	9a03      	ldr	r2, [sp, #12]
 80088ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088ce:	f1a2 7150 	sub.w	r1, r2, #54525952	; 0x3400000
 80088d2:	2d00      	cmp	r5, #0
 80088d4:	d17b      	bne.n	80089ce <_dtoa_r+0x4a6>
 80088d6:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80088da:	ee36 6b47 	vsub.f64	d6, d6, d7
 80088de:	ec41 0b17 	vmov	d7, r0, r1
 80088e2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80088e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088ea:	f300 8253 	bgt.w	8008d94 <_dtoa_r+0x86c>
 80088ee:	eeb1 7b47 	vneg.f64	d7, d7
 80088f2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80088f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088fa:	f100 8249 	bmi.w	8008d90 <_dtoa_r+0x868>
 80088fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008902:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008906:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008908:	2b00      	cmp	r3, #0
 800890a:	f2c0 8119 	blt.w	8008b40 <_dtoa_r+0x618>
 800890e:	f1bb 0f0e 	cmp.w	fp, #14
 8008912:	f300 8115 	bgt.w	8008b40 <_dtoa_r+0x618>
 8008916:	4bc3      	ldr	r3, [pc, #780]	; (8008c24 <_dtoa_r+0x6fc>)
 8008918:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800891c:	ed93 6b00 	vldr	d6, [r3]
 8008920:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008922:	2b00      	cmp	r3, #0
 8008924:	f280 80ba 	bge.w	8008a9c <_dtoa_r+0x574>
 8008928:	f1b9 0f00 	cmp.w	r9, #0
 800892c:	f300 80b6 	bgt.w	8008a9c <_dtoa_r+0x574>
 8008930:	f040 822d 	bne.w	8008d8e <_dtoa_r+0x866>
 8008934:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8008938:	ee26 6b07 	vmul.f64	d6, d6, d7
 800893c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008940:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008948:	464d      	mov	r5, r9
 800894a:	464f      	mov	r7, r9
 800894c:	f280 8204 	bge.w	8008d58 <_dtoa_r+0x830>
 8008950:	9b04      	ldr	r3, [sp, #16]
 8008952:	9a04      	ldr	r2, [sp, #16]
 8008954:	1c5e      	adds	r6, r3, #1
 8008956:	2331      	movs	r3, #49	; 0x31
 8008958:	7013      	strb	r3, [r2, #0]
 800895a:	f10b 0b01 	add.w	fp, fp, #1
 800895e:	e1ff      	b.n	8008d60 <_dtoa_r+0x838>
 8008960:	2202      	movs	r2, #2
 8008962:	e731      	b.n	80087c8 <_dtoa_r+0x2a0>
 8008964:	d02e      	beq.n	80089c4 <_dtoa_r+0x49c>
 8008966:	f1cb 0300 	rsb	r3, fp, #0
 800896a:	4aae      	ldr	r2, [pc, #696]	; (8008c24 <_dtoa_r+0x6fc>)
 800896c:	f003 010f 	and.w	r1, r3, #15
 8008970:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008974:	ed92 7b00 	vldr	d7, [r2]
 8008978:	ed9d 6b0e 	vldr	d6, [sp, #56]	; 0x38
 800897c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8008980:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8008984:	e9dd 120c 	ldrd	r1, r2, [sp, #48]	; 0x30
 8008988:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800898c:	49a6      	ldr	r1, [pc, #664]	; (8008c28 <_dtoa_r+0x700>)
 800898e:	111b      	asrs	r3, r3, #4
 8008990:	2000      	movs	r0, #0
 8008992:	2202      	movs	r2, #2
 8008994:	b93b      	cbnz	r3, 80089a6 <_dtoa_r+0x47e>
 8008996:	2800      	cmp	r0, #0
 8008998:	f43f af6b 	beq.w	8008872 <_dtoa_r+0x34a>
 800899c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80089a0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80089a4:	e765      	b.n	8008872 <_dtoa_r+0x34a>
 80089a6:	07dd      	lsls	r5, r3, #31
 80089a8:	d509      	bpl.n	80089be <_dtoa_r+0x496>
 80089aa:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 80089ae:	ed91 7b00 	vldr	d7, [r1]
 80089b2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80089b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80089ba:	3201      	adds	r2, #1
 80089bc:	2001      	movs	r0, #1
 80089be:	105b      	asrs	r3, r3, #1
 80089c0:	3108      	adds	r1, #8
 80089c2:	e7e7      	b.n	8008994 <_dtoa_r+0x46c>
 80089c4:	2202      	movs	r2, #2
 80089c6:	e754      	b.n	8008872 <_dtoa_r+0x34a>
 80089c8:	465b      	mov	r3, fp
 80089ca:	464d      	mov	r5, r9
 80089cc:	e770      	b.n	80088b0 <_dtoa_r+0x388>
 80089ce:	4a95      	ldr	r2, [pc, #596]	; (8008c24 <_dtoa_r+0x6fc>)
 80089d0:	eb02 02c5 	add.w	r2, r2, r5, lsl #3
 80089d4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80089d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089da:	ec41 0b17 	vmov	d7, r0, r1
 80089de:	b35a      	cbz	r2, 8008a38 <_dtoa_r+0x510>
 80089e0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80089e4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80089e8:	9e04      	ldr	r6, [sp, #16]
 80089ea:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80089ee:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80089f2:	ee35 7b47 	vsub.f64	d7, d5, d7
 80089f6:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80089fa:	ee14 2a90 	vmov	r2, s9
 80089fe:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008a02:	3230      	adds	r2, #48	; 0x30
 8008a04:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008a08:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a10:	f806 2b01 	strb.w	r2, [r6], #1
 8008a14:	d43b      	bmi.n	8008a8e <_dtoa_r+0x566>
 8008a16:	ee32 5b46 	vsub.f64	d5, d2, d6
 8008a1a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8008a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a22:	d472      	bmi.n	8008b0a <_dtoa_r+0x5e2>
 8008a24:	9a04      	ldr	r2, [sp, #16]
 8008a26:	1ab2      	subs	r2, r6, r2
 8008a28:	4295      	cmp	r5, r2
 8008a2a:	f77f af68 	ble.w	80088fe <_dtoa_r+0x3d6>
 8008a2e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8008a32:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008a36:	e7de      	b.n	80089f6 <_dtoa_r+0x4ce>
 8008a38:	9a04      	ldr	r2, [sp, #16]
 8008a3a:	ee24 7b07 	vmul.f64	d7, d4, d7
 8008a3e:	1956      	adds	r6, r2, r5
 8008a40:	4611      	mov	r1, r2
 8008a42:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8008a46:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8008a4a:	ee14 2a90 	vmov	r2, s9
 8008a4e:	3230      	adds	r2, #48	; 0x30
 8008a50:	f801 2b01 	strb.w	r2, [r1], #1
 8008a54:	42b1      	cmp	r1, r6
 8008a56:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008a5a:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008a5e:	d11a      	bne.n	8008a96 <_dtoa_r+0x56e>
 8008a60:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8008a64:	ee37 4b05 	vadd.f64	d4, d7, d5
 8008a68:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8008a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a70:	dc4b      	bgt.n	8008b0a <_dtoa_r+0x5e2>
 8008a72:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008a76:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a7e:	f57f af3e 	bpl.w	80088fe <_dtoa_r+0x3d6>
 8008a82:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008a86:	2a30      	cmp	r2, #48	; 0x30
 8008a88:	f106 31ff 	add.w	r1, r6, #4294967295
 8008a8c:	d001      	beq.n	8008a92 <_dtoa_r+0x56a>
 8008a8e:	469b      	mov	fp, r3
 8008a90:	e02a      	b.n	8008ae8 <_dtoa_r+0x5c0>
 8008a92:	460e      	mov	r6, r1
 8008a94:	e7f5      	b.n	8008a82 <_dtoa_r+0x55a>
 8008a96:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008a9a:	e7d4      	b.n	8008a46 <_dtoa_r+0x51e>
 8008a9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008aa0:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8008aa4:	9e04      	ldr	r6, [sp, #16]
 8008aa6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008aaa:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008aae:	ee15 3a10 	vmov	r3, s10
 8008ab2:	3330      	adds	r3, #48	; 0x30
 8008ab4:	f806 3b01 	strb.w	r3, [r6], #1
 8008ab8:	9b04      	ldr	r3, [sp, #16]
 8008aba:	1af3      	subs	r3, r6, r3
 8008abc:	4599      	cmp	r9, r3
 8008abe:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008ac2:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008ac6:	d133      	bne.n	8008b30 <_dtoa_r+0x608>
 8008ac8:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008acc:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008ad0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ad4:	dc18      	bgt.n	8008b08 <_dtoa_r+0x5e0>
 8008ad6:	eeb4 7b46 	vcmp.f64	d7, d6
 8008ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ade:	d103      	bne.n	8008ae8 <_dtoa_r+0x5c0>
 8008ae0:	ee15 3a10 	vmov	r3, s10
 8008ae4:	07db      	lsls	r3, r3, #31
 8008ae6:	d40f      	bmi.n	8008b08 <_dtoa_r+0x5e0>
 8008ae8:	9901      	ldr	r1, [sp, #4]
 8008aea:	4620      	mov	r0, r4
 8008aec:	f000 fc9b 	bl	8009426 <_Bfree>
 8008af0:	2300      	movs	r3, #0
 8008af2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008af4:	7033      	strb	r3, [r6, #0]
 8008af6:	f10b 0301 	add.w	r3, fp, #1
 8008afa:	6013      	str	r3, [r2, #0]
 8008afc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f43f ad5b 	beq.w	80085ba <_dtoa_r+0x92>
 8008b04:	601e      	str	r6, [r3, #0]
 8008b06:	e558      	b.n	80085ba <_dtoa_r+0x92>
 8008b08:	465b      	mov	r3, fp
 8008b0a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008b0e:	2939      	cmp	r1, #57	; 0x39
 8008b10:	f106 32ff 	add.w	r2, r6, #4294967295
 8008b14:	d106      	bne.n	8008b24 <_dtoa_r+0x5fc>
 8008b16:	9904      	ldr	r1, [sp, #16]
 8008b18:	4291      	cmp	r1, r2
 8008b1a:	d107      	bne.n	8008b2c <_dtoa_r+0x604>
 8008b1c:	2230      	movs	r2, #48	; 0x30
 8008b1e:	700a      	strb	r2, [r1, #0]
 8008b20:	3301      	adds	r3, #1
 8008b22:	460a      	mov	r2, r1
 8008b24:	7811      	ldrb	r1, [r2, #0]
 8008b26:	3101      	adds	r1, #1
 8008b28:	7011      	strb	r1, [r2, #0]
 8008b2a:	e7b0      	b.n	8008a8e <_dtoa_r+0x566>
 8008b2c:	4616      	mov	r6, r2
 8008b2e:	e7ec      	b.n	8008b0a <_dtoa_r+0x5e2>
 8008b30:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008b34:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b3c:	d1b3      	bne.n	8008aa6 <_dtoa_r+0x57e>
 8008b3e:	e7d3      	b.n	8008ae8 <_dtoa_r+0x5c0>
 8008b40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008b42:	2a00      	cmp	r2, #0
 8008b44:	f000 808d 	beq.w	8008c62 <_dtoa_r+0x73a>
 8008b48:	9a08      	ldr	r2, [sp, #32]
 8008b4a:	2a01      	cmp	r2, #1
 8008b4c:	dc72      	bgt.n	8008c34 <_dtoa_r+0x70c>
 8008b4e:	2f00      	cmp	r7, #0
 8008b50:	d06c      	beq.n	8008c2c <_dtoa_r+0x704>
 8008b52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008b56:	4645      	mov	r5, r8
 8008b58:	4656      	mov	r6, sl
 8008b5a:	9a07      	ldr	r2, [sp, #28]
 8008b5c:	2101      	movs	r1, #1
 8008b5e:	441a      	add	r2, r3
 8008b60:	4620      	mov	r0, r4
 8008b62:	449a      	add	sl, r3
 8008b64:	9207      	str	r2, [sp, #28]
 8008b66:	f000 fcfe 	bl	8009566 <__i2b>
 8008b6a:	4607      	mov	r7, r0
 8008b6c:	2e00      	cmp	r6, #0
 8008b6e:	dd0b      	ble.n	8008b88 <_dtoa_r+0x660>
 8008b70:	9b07      	ldr	r3, [sp, #28]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	dd08      	ble.n	8008b88 <_dtoa_r+0x660>
 8008b76:	42b3      	cmp	r3, r6
 8008b78:	9a07      	ldr	r2, [sp, #28]
 8008b7a:	bfa8      	it	ge
 8008b7c:	4633      	movge	r3, r6
 8008b7e:	ebaa 0a03 	sub.w	sl, sl, r3
 8008b82:	1af6      	subs	r6, r6, r3
 8008b84:	1ad3      	subs	r3, r2, r3
 8008b86:	9307      	str	r3, [sp, #28]
 8008b88:	f1b8 0f00 	cmp.w	r8, #0
 8008b8c:	d01d      	beq.n	8008bca <_dtoa_r+0x6a2>
 8008b8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d06a      	beq.n	8008c6a <_dtoa_r+0x742>
 8008b94:	b18d      	cbz	r5, 8008bba <_dtoa_r+0x692>
 8008b96:	4639      	mov	r1, r7
 8008b98:	462a      	mov	r2, r5
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	f000 fd82 	bl	80096a4 <__pow5mult>
 8008ba0:	9a01      	ldr	r2, [sp, #4]
 8008ba2:	4601      	mov	r1, r0
 8008ba4:	4607      	mov	r7, r0
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f000 fce6 	bl	8009578 <__multiply>
 8008bac:	9901      	ldr	r1, [sp, #4]
 8008bae:	900c      	str	r0, [sp, #48]	; 0x30
 8008bb0:	4620      	mov	r0, r4
 8008bb2:	f000 fc38 	bl	8009426 <_Bfree>
 8008bb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bb8:	9301      	str	r3, [sp, #4]
 8008bba:	ebb8 0205 	subs.w	r2, r8, r5
 8008bbe:	d004      	beq.n	8008bca <_dtoa_r+0x6a2>
 8008bc0:	9901      	ldr	r1, [sp, #4]
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	f000 fd6e 	bl	80096a4 <__pow5mult>
 8008bc8:	9001      	str	r0, [sp, #4]
 8008bca:	2101      	movs	r1, #1
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f000 fcca 	bl	8009566 <__i2b>
 8008bd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bd4:	4605      	mov	r5, r0
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 81ca 	beq.w	8008f70 <_dtoa_r+0xa48>
 8008bdc:	461a      	mov	r2, r3
 8008bde:	4601      	mov	r1, r0
 8008be0:	4620      	mov	r0, r4
 8008be2:	f000 fd5f 	bl	80096a4 <__pow5mult>
 8008be6:	9b08      	ldr	r3, [sp, #32]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	4605      	mov	r5, r0
 8008bec:	dc44      	bgt.n	8008c78 <_dtoa_r+0x750>
 8008bee:	9b02      	ldr	r3, [sp, #8]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d13c      	bne.n	8008c6e <_dtoa_r+0x746>
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d137      	bne.n	8008c6e <_dtoa_r+0x746>
 8008bfe:	9b03      	ldr	r3, [sp, #12]
 8008c00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c04:	0d1b      	lsrs	r3, r3, #20
 8008c06:	051b      	lsls	r3, r3, #20
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d033      	beq.n	8008c74 <_dtoa_r+0x74c>
 8008c0c:	9b07      	ldr	r3, [sp, #28]
 8008c0e:	3301      	adds	r3, #1
 8008c10:	f10a 0a01 	add.w	sl, sl, #1
 8008c14:	9307      	str	r3, [sp, #28]
 8008c16:	f04f 0801 	mov.w	r8, #1
 8008c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c1c:	bb73      	cbnz	r3, 8008c7c <_dtoa_r+0x754>
 8008c1e:	2001      	movs	r0, #1
 8008c20:	e034      	b.n	8008c8c <_dtoa_r+0x764>
 8008c22:	bf00      	nop
 8008c24:	0800a038 	.word	0x0800a038
 8008c28:	0800a010 	.word	0x0800a010
 8008c2c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008c2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008c32:	e790      	b.n	8008b56 <_dtoa_r+0x62e>
 8008c34:	f109 35ff 	add.w	r5, r9, #4294967295
 8008c38:	45a8      	cmp	r8, r5
 8008c3a:	bfbf      	itttt	lt
 8008c3c:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8008c3e:	eba5 0808 	sublt.w	r8, r5, r8
 8008c42:	4443      	addlt	r3, r8
 8008c44:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8008c46:	bfb6      	itet	lt
 8008c48:	46a8      	movlt	r8, r5
 8008c4a:	eba8 0505 	subge.w	r5, r8, r5
 8008c4e:	2500      	movlt	r5, #0
 8008c50:	f1b9 0f00 	cmp.w	r9, #0
 8008c54:	bfb9      	ittee	lt
 8008c56:	ebaa 0609 	sublt.w	r6, sl, r9
 8008c5a:	2300      	movlt	r3, #0
 8008c5c:	4656      	movge	r6, sl
 8008c5e:	464b      	movge	r3, r9
 8008c60:	e77b      	b.n	8008b5a <_dtoa_r+0x632>
 8008c62:	4645      	mov	r5, r8
 8008c64:	4656      	mov	r6, sl
 8008c66:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008c68:	e780      	b.n	8008b6c <_dtoa_r+0x644>
 8008c6a:	4642      	mov	r2, r8
 8008c6c:	e7a8      	b.n	8008bc0 <_dtoa_r+0x698>
 8008c6e:	f04f 0800 	mov.w	r8, #0
 8008c72:	e7d2      	b.n	8008c1a <_dtoa_r+0x6f2>
 8008c74:	4698      	mov	r8, r3
 8008c76:	e7d0      	b.n	8008c1a <_dtoa_r+0x6f2>
 8008c78:	f04f 0800 	mov.w	r8, #0
 8008c7c:	692b      	ldr	r3, [r5, #16]
 8008c7e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008c82:	6918      	ldr	r0, [r3, #16]
 8008c84:	f000 fc21 	bl	80094ca <__hi0bits>
 8008c88:	f1c0 0020 	rsb	r0, r0, #32
 8008c8c:	9b07      	ldr	r3, [sp, #28]
 8008c8e:	4418      	add	r0, r3
 8008c90:	f010 001f 	ands.w	r0, r0, #31
 8008c94:	d047      	beq.n	8008d26 <_dtoa_r+0x7fe>
 8008c96:	f1c0 0320 	rsb	r3, r0, #32
 8008c9a:	2b04      	cmp	r3, #4
 8008c9c:	dd3b      	ble.n	8008d16 <_dtoa_r+0x7ee>
 8008c9e:	9b07      	ldr	r3, [sp, #28]
 8008ca0:	f1c0 001c 	rsb	r0, r0, #28
 8008ca4:	4482      	add	sl, r0
 8008ca6:	4406      	add	r6, r0
 8008ca8:	4403      	add	r3, r0
 8008caa:	9307      	str	r3, [sp, #28]
 8008cac:	f1ba 0f00 	cmp.w	sl, #0
 8008cb0:	dd05      	ble.n	8008cbe <_dtoa_r+0x796>
 8008cb2:	4652      	mov	r2, sl
 8008cb4:	9901      	ldr	r1, [sp, #4]
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f000 fd42 	bl	8009740 <__lshift>
 8008cbc:	9001      	str	r0, [sp, #4]
 8008cbe:	9b07      	ldr	r3, [sp, #28]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	dd05      	ble.n	8008cd0 <_dtoa_r+0x7a8>
 8008cc4:	4629      	mov	r1, r5
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	4620      	mov	r0, r4
 8008cca:	f000 fd39 	bl	8009740 <__lshift>
 8008cce:	4605      	mov	r5, r0
 8008cd0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008cd2:	b353      	cbz	r3, 8008d2a <_dtoa_r+0x802>
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	9801      	ldr	r0, [sp, #4]
 8008cd8:	f000 fd86 	bl	80097e8 <__mcmp>
 8008cdc:	2800      	cmp	r0, #0
 8008cde:	da24      	bge.n	8008d2a <_dtoa_r+0x802>
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	220a      	movs	r2, #10
 8008ce4:	9901      	ldr	r1, [sp, #4]
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f000 fbb4 	bl	8009454 <__multadd>
 8008cec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cee:	9001      	str	r0, [sp, #4]
 8008cf0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f000 8142 	beq.w	8008f7e <_dtoa_r+0xa56>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	4639      	mov	r1, r7
 8008cfe:	220a      	movs	r2, #10
 8008d00:	4620      	mov	r0, r4
 8008d02:	f000 fba7 	bl	8009454 <__multadd>
 8008d06:	9b06      	ldr	r3, [sp, #24]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	4607      	mov	r7, r0
 8008d0c:	dc4b      	bgt.n	8008da6 <_dtoa_r+0x87e>
 8008d0e:	9b08      	ldr	r3, [sp, #32]
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	dd48      	ble.n	8008da6 <_dtoa_r+0x87e>
 8008d14:	e011      	b.n	8008d3a <_dtoa_r+0x812>
 8008d16:	d0c9      	beq.n	8008cac <_dtoa_r+0x784>
 8008d18:	9a07      	ldr	r2, [sp, #28]
 8008d1a:	331c      	adds	r3, #28
 8008d1c:	441a      	add	r2, r3
 8008d1e:	449a      	add	sl, r3
 8008d20:	441e      	add	r6, r3
 8008d22:	4613      	mov	r3, r2
 8008d24:	e7c1      	b.n	8008caa <_dtoa_r+0x782>
 8008d26:	4603      	mov	r3, r0
 8008d28:	e7f6      	b.n	8008d18 <_dtoa_r+0x7f0>
 8008d2a:	f1b9 0f00 	cmp.w	r9, #0
 8008d2e:	dc34      	bgt.n	8008d9a <_dtoa_r+0x872>
 8008d30:	9b08      	ldr	r3, [sp, #32]
 8008d32:	2b02      	cmp	r3, #2
 8008d34:	dd31      	ble.n	8008d9a <_dtoa_r+0x872>
 8008d36:	f8cd 9018 	str.w	r9, [sp, #24]
 8008d3a:	9b06      	ldr	r3, [sp, #24]
 8008d3c:	b963      	cbnz	r3, 8008d58 <_dtoa_r+0x830>
 8008d3e:	4629      	mov	r1, r5
 8008d40:	2205      	movs	r2, #5
 8008d42:	4620      	mov	r0, r4
 8008d44:	f000 fb86 	bl	8009454 <__multadd>
 8008d48:	4601      	mov	r1, r0
 8008d4a:	4605      	mov	r5, r0
 8008d4c:	9801      	ldr	r0, [sp, #4]
 8008d4e:	f000 fd4b 	bl	80097e8 <__mcmp>
 8008d52:	2800      	cmp	r0, #0
 8008d54:	f73f adfc 	bgt.w	8008950 <_dtoa_r+0x428>
 8008d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d5a:	9e04      	ldr	r6, [sp, #16]
 8008d5c:	ea6f 0b03 	mvn.w	fp, r3
 8008d60:	f04f 0900 	mov.w	r9, #0
 8008d64:	4629      	mov	r1, r5
 8008d66:	4620      	mov	r0, r4
 8008d68:	f000 fb5d 	bl	8009426 <_Bfree>
 8008d6c:	2f00      	cmp	r7, #0
 8008d6e:	f43f aebb 	beq.w	8008ae8 <_dtoa_r+0x5c0>
 8008d72:	f1b9 0f00 	cmp.w	r9, #0
 8008d76:	d005      	beq.n	8008d84 <_dtoa_r+0x85c>
 8008d78:	45b9      	cmp	r9, r7
 8008d7a:	d003      	beq.n	8008d84 <_dtoa_r+0x85c>
 8008d7c:	4649      	mov	r1, r9
 8008d7e:	4620      	mov	r0, r4
 8008d80:	f000 fb51 	bl	8009426 <_Bfree>
 8008d84:	4639      	mov	r1, r7
 8008d86:	4620      	mov	r0, r4
 8008d88:	f000 fb4d 	bl	8009426 <_Bfree>
 8008d8c:	e6ac      	b.n	8008ae8 <_dtoa_r+0x5c0>
 8008d8e:	2500      	movs	r5, #0
 8008d90:	462f      	mov	r7, r5
 8008d92:	e7e1      	b.n	8008d58 <_dtoa_r+0x830>
 8008d94:	469b      	mov	fp, r3
 8008d96:	462f      	mov	r7, r5
 8008d98:	e5da      	b.n	8008950 <_dtoa_r+0x428>
 8008d9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d9c:	f8cd 9018 	str.w	r9, [sp, #24]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 80f3 	beq.w	8008f8c <_dtoa_r+0xa64>
 8008da6:	2e00      	cmp	r6, #0
 8008da8:	dd05      	ble.n	8008db6 <_dtoa_r+0x88e>
 8008daa:	4639      	mov	r1, r7
 8008dac:	4632      	mov	r2, r6
 8008dae:	4620      	mov	r0, r4
 8008db0:	f000 fcc6 	bl	8009740 <__lshift>
 8008db4:	4607      	mov	r7, r0
 8008db6:	f1b8 0f00 	cmp.w	r8, #0
 8008dba:	d04c      	beq.n	8008e56 <_dtoa_r+0x92e>
 8008dbc:	6879      	ldr	r1, [r7, #4]
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	f000 fafd 	bl	80093be <_Balloc>
 8008dc4:	693a      	ldr	r2, [r7, #16]
 8008dc6:	3202      	adds	r2, #2
 8008dc8:	4606      	mov	r6, r0
 8008dca:	0092      	lsls	r2, r2, #2
 8008dcc:	f107 010c 	add.w	r1, r7, #12
 8008dd0:	300c      	adds	r0, #12
 8008dd2:	f000 fae9 	bl	80093a8 <memcpy>
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	4631      	mov	r1, r6
 8008dda:	4620      	mov	r0, r4
 8008ddc:	f000 fcb0 	bl	8009740 <__lshift>
 8008de0:	9b02      	ldr	r3, [sp, #8]
 8008de2:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	46b9      	mov	r9, r7
 8008dec:	9307      	str	r3, [sp, #28]
 8008dee:	4607      	mov	r7, r0
 8008df0:	4629      	mov	r1, r5
 8008df2:	9801      	ldr	r0, [sp, #4]
 8008df4:	f7ff fb0c 	bl	8008410 <quorem>
 8008df8:	4649      	mov	r1, r9
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008e00:	9801      	ldr	r0, [sp, #4]
 8008e02:	f000 fcf1 	bl	80097e8 <__mcmp>
 8008e06:	463a      	mov	r2, r7
 8008e08:	9002      	str	r0, [sp, #8]
 8008e0a:	4629      	mov	r1, r5
 8008e0c:	4620      	mov	r0, r4
 8008e0e:	f000 fd05 	bl	800981c <__mdiff>
 8008e12:	68c3      	ldr	r3, [r0, #12]
 8008e14:	4602      	mov	r2, r0
 8008e16:	bb03      	cbnz	r3, 8008e5a <_dtoa_r+0x932>
 8008e18:	4601      	mov	r1, r0
 8008e1a:	9009      	str	r0, [sp, #36]	; 0x24
 8008e1c:	9801      	ldr	r0, [sp, #4]
 8008e1e:	f000 fce3 	bl	80097e8 <__mcmp>
 8008e22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e24:	4603      	mov	r3, r0
 8008e26:	4611      	mov	r1, r2
 8008e28:	4620      	mov	r0, r4
 8008e2a:	9309      	str	r3, [sp, #36]	; 0x24
 8008e2c:	f000 fafb 	bl	8009426 <_Bfree>
 8008e30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e32:	b9a3      	cbnz	r3, 8008e5e <_dtoa_r+0x936>
 8008e34:	9a08      	ldr	r2, [sp, #32]
 8008e36:	b992      	cbnz	r2, 8008e5e <_dtoa_r+0x936>
 8008e38:	9a07      	ldr	r2, [sp, #28]
 8008e3a:	b982      	cbnz	r2, 8008e5e <_dtoa_r+0x936>
 8008e3c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008e40:	d029      	beq.n	8008e96 <_dtoa_r+0x96e>
 8008e42:	9b02      	ldr	r3, [sp, #8]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	dd01      	ble.n	8008e4c <_dtoa_r+0x924>
 8008e48:	f106 0831 	add.w	r8, r6, #49	; 0x31
 8008e4c:	f10a 0601 	add.w	r6, sl, #1
 8008e50:	f88a 8000 	strb.w	r8, [sl]
 8008e54:	e786      	b.n	8008d64 <_dtoa_r+0x83c>
 8008e56:	4638      	mov	r0, r7
 8008e58:	e7c2      	b.n	8008de0 <_dtoa_r+0x8b8>
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e7e3      	b.n	8008e26 <_dtoa_r+0x8fe>
 8008e5e:	9a02      	ldr	r2, [sp, #8]
 8008e60:	2a00      	cmp	r2, #0
 8008e62:	db04      	blt.n	8008e6e <_dtoa_r+0x946>
 8008e64:	d124      	bne.n	8008eb0 <_dtoa_r+0x988>
 8008e66:	9a08      	ldr	r2, [sp, #32]
 8008e68:	bb12      	cbnz	r2, 8008eb0 <_dtoa_r+0x988>
 8008e6a:	9a07      	ldr	r2, [sp, #28]
 8008e6c:	bb02      	cbnz	r2, 8008eb0 <_dtoa_r+0x988>
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	ddec      	ble.n	8008e4c <_dtoa_r+0x924>
 8008e72:	2201      	movs	r2, #1
 8008e74:	9901      	ldr	r1, [sp, #4]
 8008e76:	4620      	mov	r0, r4
 8008e78:	f000 fc62 	bl	8009740 <__lshift>
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	9001      	str	r0, [sp, #4]
 8008e80:	f000 fcb2 	bl	80097e8 <__mcmp>
 8008e84:	2800      	cmp	r0, #0
 8008e86:	dc03      	bgt.n	8008e90 <_dtoa_r+0x968>
 8008e88:	d1e0      	bne.n	8008e4c <_dtoa_r+0x924>
 8008e8a:	f018 0f01 	tst.w	r8, #1
 8008e8e:	d0dd      	beq.n	8008e4c <_dtoa_r+0x924>
 8008e90:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008e94:	d1d8      	bne.n	8008e48 <_dtoa_r+0x920>
 8008e96:	2339      	movs	r3, #57	; 0x39
 8008e98:	f10a 0601 	add.w	r6, sl, #1
 8008e9c:	f88a 3000 	strb.w	r3, [sl]
 8008ea0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008ea4:	2b39      	cmp	r3, #57	; 0x39
 8008ea6:	f106 32ff 	add.w	r2, r6, #4294967295
 8008eaa:	d04c      	beq.n	8008f46 <_dtoa_r+0xa1e>
 8008eac:	3301      	adds	r3, #1
 8008eae:	e051      	b.n	8008f54 <_dtoa_r+0xa2c>
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f10a 0601 	add.w	r6, sl, #1
 8008eb6:	dd05      	ble.n	8008ec4 <_dtoa_r+0x99c>
 8008eb8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008ebc:	d0eb      	beq.n	8008e96 <_dtoa_r+0x96e>
 8008ebe:	f108 0801 	add.w	r8, r8, #1
 8008ec2:	e7c5      	b.n	8008e50 <_dtoa_r+0x928>
 8008ec4:	9b04      	ldr	r3, [sp, #16]
 8008ec6:	9a06      	ldr	r2, [sp, #24]
 8008ec8:	f806 8c01 	strb.w	r8, [r6, #-1]
 8008ecc:	1af3      	subs	r3, r6, r3
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d021      	beq.n	8008f16 <_dtoa_r+0x9ee>
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	220a      	movs	r2, #10
 8008ed6:	9901      	ldr	r1, [sp, #4]
 8008ed8:	4620      	mov	r0, r4
 8008eda:	f000 fabb 	bl	8009454 <__multadd>
 8008ede:	45b9      	cmp	r9, r7
 8008ee0:	9001      	str	r0, [sp, #4]
 8008ee2:	f04f 0300 	mov.w	r3, #0
 8008ee6:	f04f 020a 	mov.w	r2, #10
 8008eea:	4649      	mov	r1, r9
 8008eec:	4620      	mov	r0, r4
 8008eee:	d105      	bne.n	8008efc <_dtoa_r+0x9d4>
 8008ef0:	f000 fab0 	bl	8009454 <__multadd>
 8008ef4:	4681      	mov	r9, r0
 8008ef6:	4607      	mov	r7, r0
 8008ef8:	46b2      	mov	sl, r6
 8008efa:	e779      	b.n	8008df0 <_dtoa_r+0x8c8>
 8008efc:	f000 faaa 	bl	8009454 <__multadd>
 8008f00:	4639      	mov	r1, r7
 8008f02:	4681      	mov	r9, r0
 8008f04:	2300      	movs	r3, #0
 8008f06:	220a      	movs	r2, #10
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 faa3 	bl	8009454 <__multadd>
 8008f0e:	4607      	mov	r7, r0
 8008f10:	e7f2      	b.n	8008ef8 <_dtoa_r+0x9d0>
 8008f12:	f04f 0900 	mov.w	r9, #0
 8008f16:	2201      	movs	r2, #1
 8008f18:	9901      	ldr	r1, [sp, #4]
 8008f1a:	4620      	mov	r0, r4
 8008f1c:	f000 fc10 	bl	8009740 <__lshift>
 8008f20:	4629      	mov	r1, r5
 8008f22:	9001      	str	r0, [sp, #4]
 8008f24:	f000 fc60 	bl	80097e8 <__mcmp>
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	dcb9      	bgt.n	8008ea0 <_dtoa_r+0x978>
 8008f2c:	d102      	bne.n	8008f34 <_dtoa_r+0xa0c>
 8008f2e:	f018 0f01 	tst.w	r8, #1
 8008f32:	d1b5      	bne.n	8008ea0 <_dtoa_r+0x978>
 8008f34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008f38:	2b30      	cmp	r3, #48	; 0x30
 8008f3a:	f106 32ff 	add.w	r2, r6, #4294967295
 8008f3e:	f47f af11 	bne.w	8008d64 <_dtoa_r+0x83c>
 8008f42:	4616      	mov	r6, r2
 8008f44:	e7f6      	b.n	8008f34 <_dtoa_r+0xa0c>
 8008f46:	9b04      	ldr	r3, [sp, #16]
 8008f48:	4293      	cmp	r3, r2
 8008f4a:	d105      	bne.n	8008f58 <_dtoa_r+0xa30>
 8008f4c:	9a04      	ldr	r2, [sp, #16]
 8008f4e:	f10b 0b01 	add.w	fp, fp, #1
 8008f52:	2331      	movs	r3, #49	; 0x31
 8008f54:	7013      	strb	r3, [r2, #0]
 8008f56:	e705      	b.n	8008d64 <_dtoa_r+0x83c>
 8008f58:	4616      	mov	r6, r2
 8008f5a:	e7a1      	b.n	8008ea0 <_dtoa_r+0x978>
 8008f5c:	4b16      	ldr	r3, [pc, #88]	; (8008fb8 <_dtoa_r+0xa90>)
 8008f5e:	f7ff bb48 	b.w	80085f2 <_dtoa_r+0xca>
 8008f62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f47f ab23 	bne.w	80085b0 <_dtoa_r+0x88>
 8008f6a:	4b14      	ldr	r3, [pc, #80]	; (8008fbc <_dtoa_r+0xa94>)
 8008f6c:	f7ff bb41 	b.w	80085f2 <_dtoa_r+0xca>
 8008f70:	9b08      	ldr	r3, [sp, #32]
 8008f72:	2b01      	cmp	r3, #1
 8008f74:	f77f ae3b 	ble.w	8008bee <_dtoa_r+0x6c6>
 8008f78:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8008f7c:	e64f      	b.n	8008c1e <_dtoa_r+0x6f6>
 8008f7e:	9b06      	ldr	r3, [sp, #24]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	dc03      	bgt.n	8008f8c <_dtoa_r+0xa64>
 8008f84:	9b08      	ldr	r3, [sp, #32]
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	f73f aed7 	bgt.w	8008d3a <_dtoa_r+0x812>
 8008f8c:	9e04      	ldr	r6, [sp, #16]
 8008f8e:	9801      	ldr	r0, [sp, #4]
 8008f90:	4629      	mov	r1, r5
 8008f92:	f7ff fa3d 	bl	8008410 <quorem>
 8008f96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008f9a:	f806 8b01 	strb.w	r8, [r6], #1
 8008f9e:	9b04      	ldr	r3, [sp, #16]
 8008fa0:	9a06      	ldr	r2, [sp, #24]
 8008fa2:	1af3      	subs	r3, r6, r3
 8008fa4:	429a      	cmp	r2, r3
 8008fa6:	ddb4      	ble.n	8008f12 <_dtoa_r+0x9ea>
 8008fa8:	2300      	movs	r3, #0
 8008faa:	220a      	movs	r2, #10
 8008fac:	9901      	ldr	r1, [sp, #4]
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f000 fa50 	bl	8009454 <__multadd>
 8008fb4:	9001      	str	r0, [sp, #4]
 8008fb6:	e7ea      	b.n	8008f8e <_dtoa_r+0xa66>
 8008fb8:	08009f78 	.word	0x08009f78
 8008fbc:	08009f9c 	.word	0x08009f9c

08008fc0 <__sflush_r>:
 8008fc0:	898a      	ldrh	r2, [r1, #12]
 8008fc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fc6:	4605      	mov	r5, r0
 8008fc8:	0710      	lsls	r0, r2, #28
 8008fca:	460c      	mov	r4, r1
 8008fcc:	d458      	bmi.n	8009080 <__sflush_r+0xc0>
 8008fce:	684b      	ldr	r3, [r1, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	dc05      	bgt.n	8008fe0 <__sflush_r+0x20>
 8008fd4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	dc02      	bgt.n	8008fe0 <__sflush_r+0x20>
 8008fda:	2000      	movs	r0, #0
 8008fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fe0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008fe2:	2e00      	cmp	r6, #0
 8008fe4:	d0f9      	beq.n	8008fda <__sflush_r+0x1a>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008fec:	682f      	ldr	r7, [r5, #0]
 8008fee:	6a21      	ldr	r1, [r4, #32]
 8008ff0:	602b      	str	r3, [r5, #0]
 8008ff2:	d032      	beq.n	800905a <__sflush_r+0x9a>
 8008ff4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	075a      	lsls	r2, r3, #29
 8008ffa:	d505      	bpl.n	8009008 <__sflush_r+0x48>
 8008ffc:	6863      	ldr	r3, [r4, #4]
 8008ffe:	1ac0      	subs	r0, r0, r3
 8009000:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009002:	b10b      	cbz	r3, 8009008 <__sflush_r+0x48>
 8009004:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009006:	1ac0      	subs	r0, r0, r3
 8009008:	2300      	movs	r3, #0
 800900a:	4602      	mov	r2, r0
 800900c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800900e:	6a21      	ldr	r1, [r4, #32]
 8009010:	4628      	mov	r0, r5
 8009012:	47b0      	blx	r6
 8009014:	1c43      	adds	r3, r0, #1
 8009016:	89a3      	ldrh	r3, [r4, #12]
 8009018:	d106      	bne.n	8009028 <__sflush_r+0x68>
 800901a:	6829      	ldr	r1, [r5, #0]
 800901c:	291d      	cmp	r1, #29
 800901e:	d848      	bhi.n	80090b2 <__sflush_r+0xf2>
 8009020:	4a29      	ldr	r2, [pc, #164]	; (80090c8 <__sflush_r+0x108>)
 8009022:	40ca      	lsrs	r2, r1
 8009024:	07d6      	lsls	r6, r2, #31
 8009026:	d544      	bpl.n	80090b2 <__sflush_r+0xf2>
 8009028:	2200      	movs	r2, #0
 800902a:	6062      	str	r2, [r4, #4]
 800902c:	04d9      	lsls	r1, r3, #19
 800902e:	6922      	ldr	r2, [r4, #16]
 8009030:	6022      	str	r2, [r4, #0]
 8009032:	d504      	bpl.n	800903e <__sflush_r+0x7e>
 8009034:	1c42      	adds	r2, r0, #1
 8009036:	d101      	bne.n	800903c <__sflush_r+0x7c>
 8009038:	682b      	ldr	r3, [r5, #0]
 800903a:	b903      	cbnz	r3, 800903e <__sflush_r+0x7e>
 800903c:	6560      	str	r0, [r4, #84]	; 0x54
 800903e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009040:	602f      	str	r7, [r5, #0]
 8009042:	2900      	cmp	r1, #0
 8009044:	d0c9      	beq.n	8008fda <__sflush_r+0x1a>
 8009046:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800904a:	4299      	cmp	r1, r3
 800904c:	d002      	beq.n	8009054 <__sflush_r+0x94>
 800904e:	4628      	mov	r0, r5
 8009050:	f000 fc9e 	bl	8009990 <_free_r>
 8009054:	2000      	movs	r0, #0
 8009056:	6360      	str	r0, [r4, #52]	; 0x34
 8009058:	e7c0      	b.n	8008fdc <__sflush_r+0x1c>
 800905a:	2301      	movs	r3, #1
 800905c:	4628      	mov	r0, r5
 800905e:	47b0      	blx	r6
 8009060:	1c41      	adds	r1, r0, #1
 8009062:	d1c8      	bne.n	8008ff6 <__sflush_r+0x36>
 8009064:	682b      	ldr	r3, [r5, #0]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d0c5      	beq.n	8008ff6 <__sflush_r+0x36>
 800906a:	2b1d      	cmp	r3, #29
 800906c:	d001      	beq.n	8009072 <__sflush_r+0xb2>
 800906e:	2b16      	cmp	r3, #22
 8009070:	d101      	bne.n	8009076 <__sflush_r+0xb6>
 8009072:	602f      	str	r7, [r5, #0]
 8009074:	e7b1      	b.n	8008fda <__sflush_r+0x1a>
 8009076:	89a3      	ldrh	r3, [r4, #12]
 8009078:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800907c:	81a3      	strh	r3, [r4, #12]
 800907e:	e7ad      	b.n	8008fdc <__sflush_r+0x1c>
 8009080:	690f      	ldr	r7, [r1, #16]
 8009082:	2f00      	cmp	r7, #0
 8009084:	d0a9      	beq.n	8008fda <__sflush_r+0x1a>
 8009086:	0793      	lsls	r3, r2, #30
 8009088:	680e      	ldr	r6, [r1, #0]
 800908a:	bf08      	it	eq
 800908c:	694b      	ldreq	r3, [r1, #20]
 800908e:	600f      	str	r7, [r1, #0]
 8009090:	bf18      	it	ne
 8009092:	2300      	movne	r3, #0
 8009094:	eba6 0807 	sub.w	r8, r6, r7
 8009098:	608b      	str	r3, [r1, #8]
 800909a:	f1b8 0f00 	cmp.w	r8, #0
 800909e:	dd9c      	ble.n	8008fda <__sflush_r+0x1a>
 80090a0:	4643      	mov	r3, r8
 80090a2:	463a      	mov	r2, r7
 80090a4:	6a21      	ldr	r1, [r4, #32]
 80090a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80090a8:	4628      	mov	r0, r5
 80090aa:	47b0      	blx	r6
 80090ac:	2800      	cmp	r0, #0
 80090ae:	dc06      	bgt.n	80090be <__sflush_r+0xfe>
 80090b0:	89a3      	ldrh	r3, [r4, #12]
 80090b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090b6:	81a3      	strh	r3, [r4, #12]
 80090b8:	f04f 30ff 	mov.w	r0, #4294967295
 80090bc:	e78e      	b.n	8008fdc <__sflush_r+0x1c>
 80090be:	4407      	add	r7, r0
 80090c0:	eba8 0800 	sub.w	r8, r8, r0
 80090c4:	e7e9      	b.n	800909a <__sflush_r+0xda>
 80090c6:	bf00      	nop
 80090c8:	20400001 	.word	0x20400001

080090cc <_fflush_r>:
 80090cc:	b538      	push	{r3, r4, r5, lr}
 80090ce:	690b      	ldr	r3, [r1, #16]
 80090d0:	4605      	mov	r5, r0
 80090d2:	460c      	mov	r4, r1
 80090d4:	b1db      	cbz	r3, 800910e <_fflush_r+0x42>
 80090d6:	b118      	cbz	r0, 80090e0 <_fflush_r+0x14>
 80090d8:	6983      	ldr	r3, [r0, #24]
 80090da:	b90b      	cbnz	r3, 80090e0 <_fflush_r+0x14>
 80090dc:	f000 f860 	bl	80091a0 <__sinit>
 80090e0:	4b0c      	ldr	r3, [pc, #48]	; (8009114 <_fflush_r+0x48>)
 80090e2:	429c      	cmp	r4, r3
 80090e4:	d109      	bne.n	80090fa <_fflush_r+0x2e>
 80090e6:	686c      	ldr	r4, [r5, #4]
 80090e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ec:	b17b      	cbz	r3, 800910e <_fflush_r+0x42>
 80090ee:	4621      	mov	r1, r4
 80090f0:	4628      	mov	r0, r5
 80090f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80090f6:	f7ff bf63 	b.w	8008fc0 <__sflush_r>
 80090fa:	4b07      	ldr	r3, [pc, #28]	; (8009118 <_fflush_r+0x4c>)
 80090fc:	429c      	cmp	r4, r3
 80090fe:	d101      	bne.n	8009104 <_fflush_r+0x38>
 8009100:	68ac      	ldr	r4, [r5, #8]
 8009102:	e7f1      	b.n	80090e8 <_fflush_r+0x1c>
 8009104:	4b05      	ldr	r3, [pc, #20]	; (800911c <_fflush_r+0x50>)
 8009106:	429c      	cmp	r4, r3
 8009108:	bf08      	it	eq
 800910a:	68ec      	ldreq	r4, [r5, #12]
 800910c:	e7ec      	b.n	80090e8 <_fflush_r+0x1c>
 800910e:	2000      	movs	r0, #0
 8009110:	bd38      	pop	{r3, r4, r5, pc}
 8009112:	bf00      	nop
 8009114:	08009fcc 	.word	0x08009fcc
 8009118:	08009fec 	.word	0x08009fec
 800911c:	08009fac 	.word	0x08009fac

08009120 <std>:
 8009120:	2300      	movs	r3, #0
 8009122:	b510      	push	{r4, lr}
 8009124:	4604      	mov	r4, r0
 8009126:	e9c0 3300 	strd	r3, r3, [r0]
 800912a:	6083      	str	r3, [r0, #8]
 800912c:	8181      	strh	r1, [r0, #12]
 800912e:	6643      	str	r3, [r0, #100]	; 0x64
 8009130:	81c2      	strh	r2, [r0, #14]
 8009132:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009136:	6183      	str	r3, [r0, #24]
 8009138:	4619      	mov	r1, r3
 800913a:	2208      	movs	r2, #8
 800913c:	305c      	adds	r0, #92	; 0x5c
 800913e:	f7fe fbe9 	bl	8007914 <memset>
 8009142:	4b05      	ldr	r3, [pc, #20]	; (8009158 <std+0x38>)
 8009144:	6263      	str	r3, [r4, #36]	; 0x24
 8009146:	4b05      	ldr	r3, [pc, #20]	; (800915c <std+0x3c>)
 8009148:	62a3      	str	r3, [r4, #40]	; 0x28
 800914a:	4b05      	ldr	r3, [pc, #20]	; (8009160 <std+0x40>)
 800914c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800914e:	4b05      	ldr	r3, [pc, #20]	; (8009164 <std+0x44>)
 8009150:	6224      	str	r4, [r4, #32]
 8009152:	6323      	str	r3, [r4, #48]	; 0x30
 8009154:	bd10      	pop	{r4, pc}
 8009156:	bf00      	nop
 8009158:	08009d81 	.word	0x08009d81
 800915c:	08009da3 	.word	0x08009da3
 8009160:	08009ddb 	.word	0x08009ddb
 8009164:	08009dff 	.word	0x08009dff

08009168 <_cleanup_r>:
 8009168:	4901      	ldr	r1, [pc, #4]	; (8009170 <_cleanup_r+0x8>)
 800916a:	f000 b885 	b.w	8009278 <_fwalk_reent>
 800916e:	bf00      	nop
 8009170:	080090cd 	.word	0x080090cd

08009174 <__sfmoreglue>:
 8009174:	b570      	push	{r4, r5, r6, lr}
 8009176:	1e4a      	subs	r2, r1, #1
 8009178:	2568      	movs	r5, #104	; 0x68
 800917a:	4355      	muls	r5, r2
 800917c:	460e      	mov	r6, r1
 800917e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009182:	f000 fc53 	bl	8009a2c <_malloc_r>
 8009186:	4604      	mov	r4, r0
 8009188:	b140      	cbz	r0, 800919c <__sfmoreglue+0x28>
 800918a:	2100      	movs	r1, #0
 800918c:	e9c0 1600 	strd	r1, r6, [r0]
 8009190:	300c      	adds	r0, #12
 8009192:	60a0      	str	r0, [r4, #8]
 8009194:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009198:	f7fe fbbc 	bl	8007914 <memset>
 800919c:	4620      	mov	r0, r4
 800919e:	bd70      	pop	{r4, r5, r6, pc}

080091a0 <__sinit>:
 80091a0:	6983      	ldr	r3, [r0, #24]
 80091a2:	b510      	push	{r4, lr}
 80091a4:	4604      	mov	r4, r0
 80091a6:	bb33      	cbnz	r3, 80091f6 <__sinit+0x56>
 80091a8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80091ac:	6503      	str	r3, [r0, #80]	; 0x50
 80091ae:	4b12      	ldr	r3, [pc, #72]	; (80091f8 <__sinit+0x58>)
 80091b0:	4a12      	ldr	r2, [pc, #72]	; (80091fc <__sinit+0x5c>)
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	6282      	str	r2, [r0, #40]	; 0x28
 80091b6:	4298      	cmp	r0, r3
 80091b8:	bf04      	itt	eq
 80091ba:	2301      	moveq	r3, #1
 80091bc:	6183      	streq	r3, [r0, #24]
 80091be:	f000 f81f 	bl	8009200 <__sfp>
 80091c2:	6060      	str	r0, [r4, #4]
 80091c4:	4620      	mov	r0, r4
 80091c6:	f000 f81b 	bl	8009200 <__sfp>
 80091ca:	60a0      	str	r0, [r4, #8]
 80091cc:	4620      	mov	r0, r4
 80091ce:	f000 f817 	bl	8009200 <__sfp>
 80091d2:	2200      	movs	r2, #0
 80091d4:	60e0      	str	r0, [r4, #12]
 80091d6:	2104      	movs	r1, #4
 80091d8:	6860      	ldr	r0, [r4, #4]
 80091da:	f7ff ffa1 	bl	8009120 <std>
 80091de:	2201      	movs	r2, #1
 80091e0:	2109      	movs	r1, #9
 80091e2:	68a0      	ldr	r0, [r4, #8]
 80091e4:	f7ff ff9c 	bl	8009120 <std>
 80091e8:	2202      	movs	r2, #2
 80091ea:	2112      	movs	r1, #18
 80091ec:	68e0      	ldr	r0, [r4, #12]
 80091ee:	f7ff ff97 	bl	8009120 <std>
 80091f2:	2301      	movs	r3, #1
 80091f4:	61a3      	str	r3, [r4, #24]
 80091f6:	bd10      	pop	{r4, pc}
 80091f8:	08009f64 	.word	0x08009f64
 80091fc:	08009169 	.word	0x08009169

08009200 <__sfp>:
 8009200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009202:	4b1b      	ldr	r3, [pc, #108]	; (8009270 <__sfp+0x70>)
 8009204:	681e      	ldr	r6, [r3, #0]
 8009206:	69b3      	ldr	r3, [r6, #24]
 8009208:	4607      	mov	r7, r0
 800920a:	b913      	cbnz	r3, 8009212 <__sfp+0x12>
 800920c:	4630      	mov	r0, r6
 800920e:	f7ff ffc7 	bl	80091a0 <__sinit>
 8009212:	3648      	adds	r6, #72	; 0x48
 8009214:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009218:	3b01      	subs	r3, #1
 800921a:	d503      	bpl.n	8009224 <__sfp+0x24>
 800921c:	6833      	ldr	r3, [r6, #0]
 800921e:	b133      	cbz	r3, 800922e <__sfp+0x2e>
 8009220:	6836      	ldr	r6, [r6, #0]
 8009222:	e7f7      	b.n	8009214 <__sfp+0x14>
 8009224:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009228:	b16d      	cbz	r5, 8009246 <__sfp+0x46>
 800922a:	3468      	adds	r4, #104	; 0x68
 800922c:	e7f4      	b.n	8009218 <__sfp+0x18>
 800922e:	2104      	movs	r1, #4
 8009230:	4638      	mov	r0, r7
 8009232:	f7ff ff9f 	bl	8009174 <__sfmoreglue>
 8009236:	6030      	str	r0, [r6, #0]
 8009238:	2800      	cmp	r0, #0
 800923a:	d1f1      	bne.n	8009220 <__sfp+0x20>
 800923c:	230c      	movs	r3, #12
 800923e:	603b      	str	r3, [r7, #0]
 8009240:	4604      	mov	r4, r0
 8009242:	4620      	mov	r0, r4
 8009244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009246:	4b0b      	ldr	r3, [pc, #44]	; (8009274 <__sfp+0x74>)
 8009248:	6665      	str	r5, [r4, #100]	; 0x64
 800924a:	e9c4 5500 	strd	r5, r5, [r4]
 800924e:	60a5      	str	r5, [r4, #8]
 8009250:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009254:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009258:	2208      	movs	r2, #8
 800925a:	4629      	mov	r1, r5
 800925c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009260:	f7fe fb58 	bl	8007914 <memset>
 8009264:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009268:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800926c:	e7e9      	b.n	8009242 <__sfp+0x42>
 800926e:	bf00      	nop
 8009270:	08009f64 	.word	0x08009f64
 8009274:	ffff0001 	.word	0xffff0001

08009278 <_fwalk_reent>:
 8009278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800927c:	4680      	mov	r8, r0
 800927e:	4689      	mov	r9, r1
 8009280:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009284:	2600      	movs	r6, #0
 8009286:	b914      	cbnz	r4, 800928e <_fwalk_reent+0x16>
 8009288:	4630      	mov	r0, r6
 800928a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800928e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8009292:	3f01      	subs	r7, #1
 8009294:	d501      	bpl.n	800929a <_fwalk_reent+0x22>
 8009296:	6824      	ldr	r4, [r4, #0]
 8009298:	e7f5      	b.n	8009286 <_fwalk_reent+0xe>
 800929a:	89ab      	ldrh	r3, [r5, #12]
 800929c:	2b01      	cmp	r3, #1
 800929e:	d907      	bls.n	80092b0 <_fwalk_reent+0x38>
 80092a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092a4:	3301      	adds	r3, #1
 80092a6:	d003      	beq.n	80092b0 <_fwalk_reent+0x38>
 80092a8:	4629      	mov	r1, r5
 80092aa:	4640      	mov	r0, r8
 80092ac:	47c8      	blx	r9
 80092ae:	4306      	orrs	r6, r0
 80092b0:	3568      	adds	r5, #104	; 0x68
 80092b2:	e7ee      	b.n	8009292 <_fwalk_reent+0x1a>

080092b4 <_localeconv_r>:
 80092b4:	4b04      	ldr	r3, [pc, #16]	; (80092c8 <_localeconv_r+0x14>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	6a18      	ldr	r0, [r3, #32]
 80092ba:	4b04      	ldr	r3, [pc, #16]	; (80092cc <_localeconv_r+0x18>)
 80092bc:	2800      	cmp	r0, #0
 80092be:	bf08      	it	eq
 80092c0:	4618      	moveq	r0, r3
 80092c2:	30f0      	adds	r0, #240	; 0xf0
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	20000024 	.word	0x20000024
 80092cc:	20000088 	.word	0x20000088

080092d0 <__swhatbuf_r>:
 80092d0:	b570      	push	{r4, r5, r6, lr}
 80092d2:	460e      	mov	r6, r1
 80092d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092d8:	2900      	cmp	r1, #0
 80092da:	b096      	sub	sp, #88	; 0x58
 80092dc:	4614      	mov	r4, r2
 80092de:	461d      	mov	r5, r3
 80092e0:	da07      	bge.n	80092f2 <__swhatbuf_r+0x22>
 80092e2:	2300      	movs	r3, #0
 80092e4:	602b      	str	r3, [r5, #0]
 80092e6:	89b3      	ldrh	r3, [r6, #12]
 80092e8:	061a      	lsls	r2, r3, #24
 80092ea:	d410      	bmi.n	800930e <__swhatbuf_r+0x3e>
 80092ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80092f0:	e00e      	b.n	8009310 <__swhatbuf_r+0x40>
 80092f2:	466a      	mov	r2, sp
 80092f4:	f000 fdaa 	bl	8009e4c <_fstat_r>
 80092f8:	2800      	cmp	r0, #0
 80092fa:	dbf2      	blt.n	80092e2 <__swhatbuf_r+0x12>
 80092fc:	9a01      	ldr	r2, [sp, #4]
 80092fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009302:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009306:	425a      	negs	r2, r3
 8009308:	415a      	adcs	r2, r3
 800930a:	602a      	str	r2, [r5, #0]
 800930c:	e7ee      	b.n	80092ec <__swhatbuf_r+0x1c>
 800930e:	2340      	movs	r3, #64	; 0x40
 8009310:	2000      	movs	r0, #0
 8009312:	6023      	str	r3, [r4, #0]
 8009314:	b016      	add	sp, #88	; 0x58
 8009316:	bd70      	pop	{r4, r5, r6, pc}

08009318 <__smakebuf_r>:
 8009318:	898b      	ldrh	r3, [r1, #12]
 800931a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800931c:	079d      	lsls	r5, r3, #30
 800931e:	4606      	mov	r6, r0
 8009320:	460c      	mov	r4, r1
 8009322:	d507      	bpl.n	8009334 <__smakebuf_r+0x1c>
 8009324:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009328:	6023      	str	r3, [r4, #0]
 800932a:	6123      	str	r3, [r4, #16]
 800932c:	2301      	movs	r3, #1
 800932e:	6163      	str	r3, [r4, #20]
 8009330:	b002      	add	sp, #8
 8009332:	bd70      	pop	{r4, r5, r6, pc}
 8009334:	ab01      	add	r3, sp, #4
 8009336:	466a      	mov	r2, sp
 8009338:	f7ff ffca 	bl	80092d0 <__swhatbuf_r>
 800933c:	9900      	ldr	r1, [sp, #0]
 800933e:	4605      	mov	r5, r0
 8009340:	4630      	mov	r0, r6
 8009342:	f000 fb73 	bl	8009a2c <_malloc_r>
 8009346:	b948      	cbnz	r0, 800935c <__smakebuf_r+0x44>
 8009348:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800934c:	059a      	lsls	r2, r3, #22
 800934e:	d4ef      	bmi.n	8009330 <__smakebuf_r+0x18>
 8009350:	f023 0303 	bic.w	r3, r3, #3
 8009354:	f043 0302 	orr.w	r3, r3, #2
 8009358:	81a3      	strh	r3, [r4, #12]
 800935a:	e7e3      	b.n	8009324 <__smakebuf_r+0xc>
 800935c:	4b0d      	ldr	r3, [pc, #52]	; (8009394 <__smakebuf_r+0x7c>)
 800935e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009360:	89a3      	ldrh	r3, [r4, #12]
 8009362:	6020      	str	r0, [r4, #0]
 8009364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009368:	81a3      	strh	r3, [r4, #12]
 800936a:	9b00      	ldr	r3, [sp, #0]
 800936c:	6163      	str	r3, [r4, #20]
 800936e:	9b01      	ldr	r3, [sp, #4]
 8009370:	6120      	str	r0, [r4, #16]
 8009372:	b15b      	cbz	r3, 800938c <__smakebuf_r+0x74>
 8009374:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009378:	4630      	mov	r0, r6
 800937a:	f000 fd79 	bl	8009e70 <_isatty_r>
 800937e:	b128      	cbz	r0, 800938c <__smakebuf_r+0x74>
 8009380:	89a3      	ldrh	r3, [r4, #12]
 8009382:	f023 0303 	bic.w	r3, r3, #3
 8009386:	f043 0301 	orr.w	r3, r3, #1
 800938a:	81a3      	strh	r3, [r4, #12]
 800938c:	89a3      	ldrh	r3, [r4, #12]
 800938e:	431d      	orrs	r5, r3
 8009390:	81a5      	strh	r5, [r4, #12]
 8009392:	e7cd      	b.n	8009330 <__smakebuf_r+0x18>
 8009394:	08009169 	.word	0x08009169

08009398 <malloc>:
 8009398:	4b02      	ldr	r3, [pc, #8]	; (80093a4 <malloc+0xc>)
 800939a:	4601      	mov	r1, r0
 800939c:	6818      	ldr	r0, [r3, #0]
 800939e:	f000 bb45 	b.w	8009a2c <_malloc_r>
 80093a2:	bf00      	nop
 80093a4:	20000024 	.word	0x20000024

080093a8 <memcpy>:
 80093a8:	b510      	push	{r4, lr}
 80093aa:	1e43      	subs	r3, r0, #1
 80093ac:	440a      	add	r2, r1
 80093ae:	4291      	cmp	r1, r2
 80093b0:	d100      	bne.n	80093b4 <memcpy+0xc>
 80093b2:	bd10      	pop	{r4, pc}
 80093b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093bc:	e7f7      	b.n	80093ae <memcpy+0x6>

080093be <_Balloc>:
 80093be:	b570      	push	{r4, r5, r6, lr}
 80093c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80093c2:	4604      	mov	r4, r0
 80093c4:	460e      	mov	r6, r1
 80093c6:	b93d      	cbnz	r5, 80093d8 <_Balloc+0x1a>
 80093c8:	2010      	movs	r0, #16
 80093ca:	f7ff ffe5 	bl	8009398 <malloc>
 80093ce:	6260      	str	r0, [r4, #36]	; 0x24
 80093d0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80093d4:	6005      	str	r5, [r0, #0]
 80093d6:	60c5      	str	r5, [r0, #12]
 80093d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80093da:	68eb      	ldr	r3, [r5, #12]
 80093dc:	b183      	cbz	r3, 8009400 <_Balloc+0x42>
 80093de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80093e6:	b9b8      	cbnz	r0, 8009418 <_Balloc+0x5a>
 80093e8:	2101      	movs	r1, #1
 80093ea:	fa01 f506 	lsl.w	r5, r1, r6
 80093ee:	1d6a      	adds	r2, r5, #5
 80093f0:	0092      	lsls	r2, r2, #2
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 fabe 	bl	8009974 <_calloc_r>
 80093f8:	b160      	cbz	r0, 8009414 <_Balloc+0x56>
 80093fa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80093fe:	e00e      	b.n	800941e <_Balloc+0x60>
 8009400:	2221      	movs	r2, #33	; 0x21
 8009402:	2104      	movs	r1, #4
 8009404:	4620      	mov	r0, r4
 8009406:	f000 fab5 	bl	8009974 <_calloc_r>
 800940a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800940c:	60e8      	str	r0, [r5, #12]
 800940e:	68db      	ldr	r3, [r3, #12]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d1e4      	bne.n	80093de <_Balloc+0x20>
 8009414:	2000      	movs	r0, #0
 8009416:	bd70      	pop	{r4, r5, r6, pc}
 8009418:	6802      	ldr	r2, [r0, #0]
 800941a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800941e:	2300      	movs	r3, #0
 8009420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009424:	e7f7      	b.n	8009416 <_Balloc+0x58>

08009426 <_Bfree>:
 8009426:	b570      	push	{r4, r5, r6, lr}
 8009428:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800942a:	4606      	mov	r6, r0
 800942c:	460d      	mov	r5, r1
 800942e:	b93c      	cbnz	r4, 8009440 <_Bfree+0x1a>
 8009430:	2010      	movs	r0, #16
 8009432:	f7ff ffb1 	bl	8009398 <malloc>
 8009436:	6270      	str	r0, [r6, #36]	; 0x24
 8009438:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800943c:	6004      	str	r4, [r0, #0]
 800943e:	60c4      	str	r4, [r0, #12]
 8009440:	b13d      	cbz	r5, 8009452 <_Bfree+0x2c>
 8009442:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009444:	686a      	ldr	r2, [r5, #4]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800944c:	6029      	str	r1, [r5, #0]
 800944e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009452:	bd70      	pop	{r4, r5, r6, pc}

08009454 <__multadd>:
 8009454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009458:	690d      	ldr	r5, [r1, #16]
 800945a:	461f      	mov	r7, r3
 800945c:	4606      	mov	r6, r0
 800945e:	460c      	mov	r4, r1
 8009460:	f101 0c14 	add.w	ip, r1, #20
 8009464:	2300      	movs	r3, #0
 8009466:	f8dc 0000 	ldr.w	r0, [ip]
 800946a:	b281      	uxth	r1, r0
 800946c:	fb02 7101 	mla	r1, r2, r1, r7
 8009470:	0c0f      	lsrs	r7, r1, #16
 8009472:	0c00      	lsrs	r0, r0, #16
 8009474:	fb02 7000 	mla	r0, r2, r0, r7
 8009478:	b289      	uxth	r1, r1
 800947a:	3301      	adds	r3, #1
 800947c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009480:	429d      	cmp	r5, r3
 8009482:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009486:	f84c 1b04 	str.w	r1, [ip], #4
 800948a:	dcec      	bgt.n	8009466 <__multadd+0x12>
 800948c:	b1d7      	cbz	r7, 80094c4 <__multadd+0x70>
 800948e:	68a3      	ldr	r3, [r4, #8]
 8009490:	42ab      	cmp	r3, r5
 8009492:	dc12      	bgt.n	80094ba <__multadd+0x66>
 8009494:	6861      	ldr	r1, [r4, #4]
 8009496:	4630      	mov	r0, r6
 8009498:	3101      	adds	r1, #1
 800949a:	f7ff ff90 	bl	80093be <_Balloc>
 800949e:	6922      	ldr	r2, [r4, #16]
 80094a0:	3202      	adds	r2, #2
 80094a2:	f104 010c 	add.w	r1, r4, #12
 80094a6:	4680      	mov	r8, r0
 80094a8:	0092      	lsls	r2, r2, #2
 80094aa:	300c      	adds	r0, #12
 80094ac:	f7ff ff7c 	bl	80093a8 <memcpy>
 80094b0:	4621      	mov	r1, r4
 80094b2:	4630      	mov	r0, r6
 80094b4:	f7ff ffb7 	bl	8009426 <_Bfree>
 80094b8:	4644      	mov	r4, r8
 80094ba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80094be:	3501      	adds	r5, #1
 80094c0:	615f      	str	r7, [r3, #20]
 80094c2:	6125      	str	r5, [r4, #16]
 80094c4:	4620      	mov	r0, r4
 80094c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080094ca <__hi0bits>:
 80094ca:	0c02      	lsrs	r2, r0, #16
 80094cc:	0412      	lsls	r2, r2, #16
 80094ce:	4603      	mov	r3, r0
 80094d0:	b9b2      	cbnz	r2, 8009500 <__hi0bits+0x36>
 80094d2:	0403      	lsls	r3, r0, #16
 80094d4:	2010      	movs	r0, #16
 80094d6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80094da:	bf04      	itt	eq
 80094dc:	021b      	lsleq	r3, r3, #8
 80094de:	3008      	addeq	r0, #8
 80094e0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80094e4:	bf04      	itt	eq
 80094e6:	011b      	lsleq	r3, r3, #4
 80094e8:	3004      	addeq	r0, #4
 80094ea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80094ee:	bf04      	itt	eq
 80094f0:	009b      	lsleq	r3, r3, #2
 80094f2:	3002      	addeq	r0, #2
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	db06      	blt.n	8009506 <__hi0bits+0x3c>
 80094f8:	005b      	lsls	r3, r3, #1
 80094fa:	d503      	bpl.n	8009504 <__hi0bits+0x3a>
 80094fc:	3001      	adds	r0, #1
 80094fe:	4770      	bx	lr
 8009500:	2000      	movs	r0, #0
 8009502:	e7e8      	b.n	80094d6 <__hi0bits+0xc>
 8009504:	2020      	movs	r0, #32
 8009506:	4770      	bx	lr

08009508 <__lo0bits>:
 8009508:	6803      	ldr	r3, [r0, #0]
 800950a:	f013 0207 	ands.w	r2, r3, #7
 800950e:	4601      	mov	r1, r0
 8009510:	d00b      	beq.n	800952a <__lo0bits+0x22>
 8009512:	07da      	lsls	r2, r3, #31
 8009514:	d423      	bmi.n	800955e <__lo0bits+0x56>
 8009516:	0798      	lsls	r0, r3, #30
 8009518:	bf49      	itett	mi
 800951a:	085b      	lsrmi	r3, r3, #1
 800951c:	089b      	lsrpl	r3, r3, #2
 800951e:	2001      	movmi	r0, #1
 8009520:	600b      	strmi	r3, [r1, #0]
 8009522:	bf5c      	itt	pl
 8009524:	600b      	strpl	r3, [r1, #0]
 8009526:	2002      	movpl	r0, #2
 8009528:	4770      	bx	lr
 800952a:	b298      	uxth	r0, r3
 800952c:	b9a8      	cbnz	r0, 800955a <__lo0bits+0x52>
 800952e:	0c1b      	lsrs	r3, r3, #16
 8009530:	2010      	movs	r0, #16
 8009532:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009536:	bf04      	itt	eq
 8009538:	0a1b      	lsreq	r3, r3, #8
 800953a:	3008      	addeq	r0, #8
 800953c:	071a      	lsls	r2, r3, #28
 800953e:	bf04      	itt	eq
 8009540:	091b      	lsreq	r3, r3, #4
 8009542:	3004      	addeq	r0, #4
 8009544:	079a      	lsls	r2, r3, #30
 8009546:	bf04      	itt	eq
 8009548:	089b      	lsreq	r3, r3, #2
 800954a:	3002      	addeq	r0, #2
 800954c:	07da      	lsls	r2, r3, #31
 800954e:	d402      	bmi.n	8009556 <__lo0bits+0x4e>
 8009550:	085b      	lsrs	r3, r3, #1
 8009552:	d006      	beq.n	8009562 <__lo0bits+0x5a>
 8009554:	3001      	adds	r0, #1
 8009556:	600b      	str	r3, [r1, #0]
 8009558:	4770      	bx	lr
 800955a:	4610      	mov	r0, r2
 800955c:	e7e9      	b.n	8009532 <__lo0bits+0x2a>
 800955e:	2000      	movs	r0, #0
 8009560:	4770      	bx	lr
 8009562:	2020      	movs	r0, #32
 8009564:	4770      	bx	lr

08009566 <__i2b>:
 8009566:	b510      	push	{r4, lr}
 8009568:	460c      	mov	r4, r1
 800956a:	2101      	movs	r1, #1
 800956c:	f7ff ff27 	bl	80093be <_Balloc>
 8009570:	2201      	movs	r2, #1
 8009572:	6144      	str	r4, [r0, #20]
 8009574:	6102      	str	r2, [r0, #16]
 8009576:	bd10      	pop	{r4, pc}

08009578 <__multiply>:
 8009578:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800957c:	4614      	mov	r4, r2
 800957e:	690a      	ldr	r2, [r1, #16]
 8009580:	6923      	ldr	r3, [r4, #16]
 8009582:	429a      	cmp	r2, r3
 8009584:	bfb8      	it	lt
 8009586:	460b      	movlt	r3, r1
 8009588:	4688      	mov	r8, r1
 800958a:	bfbc      	itt	lt
 800958c:	46a0      	movlt	r8, r4
 800958e:	461c      	movlt	r4, r3
 8009590:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009594:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009598:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800959c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80095a0:	eb07 0609 	add.w	r6, r7, r9
 80095a4:	42b3      	cmp	r3, r6
 80095a6:	bfb8      	it	lt
 80095a8:	3101      	addlt	r1, #1
 80095aa:	f7ff ff08 	bl	80093be <_Balloc>
 80095ae:	f100 0514 	add.w	r5, r0, #20
 80095b2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80095b6:	462b      	mov	r3, r5
 80095b8:	2200      	movs	r2, #0
 80095ba:	4573      	cmp	r3, lr
 80095bc:	d316      	bcc.n	80095ec <__multiply+0x74>
 80095be:	f104 0214 	add.w	r2, r4, #20
 80095c2:	f108 0114 	add.w	r1, r8, #20
 80095c6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80095ca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80095ce:	9300      	str	r3, [sp, #0]
 80095d0:	9b00      	ldr	r3, [sp, #0]
 80095d2:	9201      	str	r2, [sp, #4]
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d80c      	bhi.n	80095f2 <__multiply+0x7a>
 80095d8:	2e00      	cmp	r6, #0
 80095da:	dd03      	ble.n	80095e4 <__multiply+0x6c>
 80095dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d05d      	beq.n	80096a0 <__multiply+0x128>
 80095e4:	6106      	str	r6, [r0, #16]
 80095e6:	b003      	add	sp, #12
 80095e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095ec:	f843 2b04 	str.w	r2, [r3], #4
 80095f0:	e7e3      	b.n	80095ba <__multiply+0x42>
 80095f2:	f8b2 b000 	ldrh.w	fp, [r2]
 80095f6:	f1bb 0f00 	cmp.w	fp, #0
 80095fa:	d023      	beq.n	8009644 <__multiply+0xcc>
 80095fc:	4689      	mov	r9, r1
 80095fe:	46ac      	mov	ip, r5
 8009600:	f04f 0800 	mov.w	r8, #0
 8009604:	f859 4b04 	ldr.w	r4, [r9], #4
 8009608:	f8dc a000 	ldr.w	sl, [ip]
 800960c:	b2a3      	uxth	r3, r4
 800960e:	fa1f fa8a 	uxth.w	sl, sl
 8009612:	fb0b a303 	mla	r3, fp, r3, sl
 8009616:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800961a:	f8dc 4000 	ldr.w	r4, [ip]
 800961e:	4443      	add	r3, r8
 8009620:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009624:	fb0b 840a 	mla	r4, fp, sl, r8
 8009628:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800962c:	46e2      	mov	sl, ip
 800962e:	b29b      	uxth	r3, r3
 8009630:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009634:	454f      	cmp	r7, r9
 8009636:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800963a:	f84a 3b04 	str.w	r3, [sl], #4
 800963e:	d82b      	bhi.n	8009698 <__multiply+0x120>
 8009640:	f8cc 8004 	str.w	r8, [ip, #4]
 8009644:	9b01      	ldr	r3, [sp, #4]
 8009646:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800964a:	3204      	adds	r2, #4
 800964c:	f1ba 0f00 	cmp.w	sl, #0
 8009650:	d020      	beq.n	8009694 <__multiply+0x11c>
 8009652:	682b      	ldr	r3, [r5, #0]
 8009654:	4689      	mov	r9, r1
 8009656:	46a8      	mov	r8, r5
 8009658:	f04f 0b00 	mov.w	fp, #0
 800965c:	f8b9 c000 	ldrh.w	ip, [r9]
 8009660:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009664:	fb0a 440c 	mla	r4, sl, ip, r4
 8009668:	445c      	add	r4, fp
 800966a:	46c4      	mov	ip, r8
 800966c:	b29b      	uxth	r3, r3
 800966e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009672:	f84c 3b04 	str.w	r3, [ip], #4
 8009676:	f859 3b04 	ldr.w	r3, [r9], #4
 800967a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800967e:	0c1b      	lsrs	r3, r3, #16
 8009680:	fb0a b303 	mla	r3, sl, r3, fp
 8009684:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009688:	454f      	cmp	r7, r9
 800968a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800968e:	d805      	bhi.n	800969c <__multiply+0x124>
 8009690:	f8c8 3004 	str.w	r3, [r8, #4]
 8009694:	3504      	adds	r5, #4
 8009696:	e79b      	b.n	80095d0 <__multiply+0x58>
 8009698:	46d4      	mov	ip, sl
 800969a:	e7b3      	b.n	8009604 <__multiply+0x8c>
 800969c:	46e0      	mov	r8, ip
 800969e:	e7dd      	b.n	800965c <__multiply+0xe4>
 80096a0:	3e01      	subs	r6, #1
 80096a2:	e799      	b.n	80095d8 <__multiply+0x60>

080096a4 <__pow5mult>:
 80096a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096a8:	4615      	mov	r5, r2
 80096aa:	f012 0203 	ands.w	r2, r2, #3
 80096ae:	4606      	mov	r6, r0
 80096b0:	460f      	mov	r7, r1
 80096b2:	d007      	beq.n	80096c4 <__pow5mult+0x20>
 80096b4:	3a01      	subs	r2, #1
 80096b6:	4c21      	ldr	r4, [pc, #132]	; (800973c <__pow5mult+0x98>)
 80096b8:	2300      	movs	r3, #0
 80096ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80096be:	f7ff fec9 	bl	8009454 <__multadd>
 80096c2:	4607      	mov	r7, r0
 80096c4:	10ad      	asrs	r5, r5, #2
 80096c6:	d035      	beq.n	8009734 <__pow5mult+0x90>
 80096c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80096ca:	b93c      	cbnz	r4, 80096dc <__pow5mult+0x38>
 80096cc:	2010      	movs	r0, #16
 80096ce:	f7ff fe63 	bl	8009398 <malloc>
 80096d2:	6270      	str	r0, [r6, #36]	; 0x24
 80096d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80096d8:	6004      	str	r4, [r0, #0]
 80096da:	60c4      	str	r4, [r0, #12]
 80096dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096e4:	b94c      	cbnz	r4, 80096fa <__pow5mult+0x56>
 80096e6:	f240 2171 	movw	r1, #625	; 0x271
 80096ea:	4630      	mov	r0, r6
 80096ec:	f7ff ff3b 	bl	8009566 <__i2b>
 80096f0:	2300      	movs	r3, #0
 80096f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80096f6:	4604      	mov	r4, r0
 80096f8:	6003      	str	r3, [r0, #0]
 80096fa:	f04f 0800 	mov.w	r8, #0
 80096fe:	07eb      	lsls	r3, r5, #31
 8009700:	d50a      	bpl.n	8009718 <__pow5mult+0x74>
 8009702:	4639      	mov	r1, r7
 8009704:	4622      	mov	r2, r4
 8009706:	4630      	mov	r0, r6
 8009708:	f7ff ff36 	bl	8009578 <__multiply>
 800970c:	4639      	mov	r1, r7
 800970e:	4681      	mov	r9, r0
 8009710:	4630      	mov	r0, r6
 8009712:	f7ff fe88 	bl	8009426 <_Bfree>
 8009716:	464f      	mov	r7, r9
 8009718:	106d      	asrs	r5, r5, #1
 800971a:	d00b      	beq.n	8009734 <__pow5mult+0x90>
 800971c:	6820      	ldr	r0, [r4, #0]
 800971e:	b938      	cbnz	r0, 8009730 <__pow5mult+0x8c>
 8009720:	4622      	mov	r2, r4
 8009722:	4621      	mov	r1, r4
 8009724:	4630      	mov	r0, r6
 8009726:	f7ff ff27 	bl	8009578 <__multiply>
 800972a:	6020      	str	r0, [r4, #0]
 800972c:	f8c0 8000 	str.w	r8, [r0]
 8009730:	4604      	mov	r4, r0
 8009732:	e7e4      	b.n	80096fe <__pow5mult+0x5a>
 8009734:	4638      	mov	r0, r7
 8009736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800973a:	bf00      	nop
 800973c:	0800a100 	.word	0x0800a100

08009740 <__lshift>:
 8009740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009744:	460c      	mov	r4, r1
 8009746:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800974a:	6923      	ldr	r3, [r4, #16]
 800974c:	6849      	ldr	r1, [r1, #4]
 800974e:	eb0a 0903 	add.w	r9, sl, r3
 8009752:	68a3      	ldr	r3, [r4, #8]
 8009754:	4607      	mov	r7, r0
 8009756:	4616      	mov	r6, r2
 8009758:	f109 0501 	add.w	r5, r9, #1
 800975c:	42ab      	cmp	r3, r5
 800975e:	db32      	blt.n	80097c6 <__lshift+0x86>
 8009760:	4638      	mov	r0, r7
 8009762:	f7ff fe2c 	bl	80093be <_Balloc>
 8009766:	2300      	movs	r3, #0
 8009768:	4680      	mov	r8, r0
 800976a:	f100 0114 	add.w	r1, r0, #20
 800976e:	461a      	mov	r2, r3
 8009770:	4553      	cmp	r3, sl
 8009772:	db2b      	blt.n	80097cc <__lshift+0x8c>
 8009774:	6920      	ldr	r0, [r4, #16]
 8009776:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800977a:	f104 0314 	add.w	r3, r4, #20
 800977e:	f016 021f 	ands.w	r2, r6, #31
 8009782:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009786:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800978a:	d025      	beq.n	80097d8 <__lshift+0x98>
 800978c:	f1c2 0e20 	rsb	lr, r2, #32
 8009790:	2000      	movs	r0, #0
 8009792:	681e      	ldr	r6, [r3, #0]
 8009794:	468a      	mov	sl, r1
 8009796:	4096      	lsls	r6, r2
 8009798:	4330      	orrs	r0, r6
 800979a:	f84a 0b04 	str.w	r0, [sl], #4
 800979e:	f853 0b04 	ldr.w	r0, [r3], #4
 80097a2:	459c      	cmp	ip, r3
 80097a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80097a8:	d814      	bhi.n	80097d4 <__lshift+0x94>
 80097aa:	6048      	str	r0, [r1, #4]
 80097ac:	b108      	cbz	r0, 80097b2 <__lshift+0x72>
 80097ae:	f109 0502 	add.w	r5, r9, #2
 80097b2:	3d01      	subs	r5, #1
 80097b4:	4638      	mov	r0, r7
 80097b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80097ba:	4621      	mov	r1, r4
 80097bc:	f7ff fe33 	bl	8009426 <_Bfree>
 80097c0:	4640      	mov	r0, r8
 80097c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097c6:	3101      	adds	r1, #1
 80097c8:	005b      	lsls	r3, r3, #1
 80097ca:	e7c7      	b.n	800975c <__lshift+0x1c>
 80097cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80097d0:	3301      	adds	r3, #1
 80097d2:	e7cd      	b.n	8009770 <__lshift+0x30>
 80097d4:	4651      	mov	r1, sl
 80097d6:	e7dc      	b.n	8009792 <__lshift+0x52>
 80097d8:	3904      	subs	r1, #4
 80097da:	f853 2b04 	ldr.w	r2, [r3], #4
 80097de:	f841 2f04 	str.w	r2, [r1, #4]!
 80097e2:	459c      	cmp	ip, r3
 80097e4:	d8f9      	bhi.n	80097da <__lshift+0x9a>
 80097e6:	e7e4      	b.n	80097b2 <__lshift+0x72>

080097e8 <__mcmp>:
 80097e8:	6903      	ldr	r3, [r0, #16]
 80097ea:	690a      	ldr	r2, [r1, #16]
 80097ec:	1a9b      	subs	r3, r3, r2
 80097ee:	b530      	push	{r4, r5, lr}
 80097f0:	d10c      	bne.n	800980c <__mcmp+0x24>
 80097f2:	0092      	lsls	r2, r2, #2
 80097f4:	3014      	adds	r0, #20
 80097f6:	3114      	adds	r1, #20
 80097f8:	1884      	adds	r4, r0, r2
 80097fa:	4411      	add	r1, r2
 80097fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009800:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009804:	4295      	cmp	r5, r2
 8009806:	d003      	beq.n	8009810 <__mcmp+0x28>
 8009808:	d305      	bcc.n	8009816 <__mcmp+0x2e>
 800980a:	2301      	movs	r3, #1
 800980c:	4618      	mov	r0, r3
 800980e:	bd30      	pop	{r4, r5, pc}
 8009810:	42a0      	cmp	r0, r4
 8009812:	d3f3      	bcc.n	80097fc <__mcmp+0x14>
 8009814:	e7fa      	b.n	800980c <__mcmp+0x24>
 8009816:	f04f 33ff 	mov.w	r3, #4294967295
 800981a:	e7f7      	b.n	800980c <__mcmp+0x24>

0800981c <__mdiff>:
 800981c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009820:	460d      	mov	r5, r1
 8009822:	4607      	mov	r7, r0
 8009824:	4611      	mov	r1, r2
 8009826:	4628      	mov	r0, r5
 8009828:	4614      	mov	r4, r2
 800982a:	f7ff ffdd 	bl	80097e8 <__mcmp>
 800982e:	1e06      	subs	r6, r0, #0
 8009830:	d108      	bne.n	8009844 <__mdiff+0x28>
 8009832:	4631      	mov	r1, r6
 8009834:	4638      	mov	r0, r7
 8009836:	f7ff fdc2 	bl	80093be <_Balloc>
 800983a:	2301      	movs	r3, #1
 800983c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009844:	bfa4      	itt	ge
 8009846:	4623      	movge	r3, r4
 8009848:	462c      	movge	r4, r5
 800984a:	4638      	mov	r0, r7
 800984c:	6861      	ldr	r1, [r4, #4]
 800984e:	bfa6      	itte	ge
 8009850:	461d      	movge	r5, r3
 8009852:	2600      	movge	r6, #0
 8009854:	2601      	movlt	r6, #1
 8009856:	f7ff fdb2 	bl	80093be <_Balloc>
 800985a:	692b      	ldr	r3, [r5, #16]
 800985c:	60c6      	str	r6, [r0, #12]
 800985e:	6926      	ldr	r6, [r4, #16]
 8009860:	f105 0914 	add.w	r9, r5, #20
 8009864:	f104 0214 	add.w	r2, r4, #20
 8009868:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800986c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009870:	f100 0514 	add.w	r5, r0, #20
 8009874:	f04f 0e00 	mov.w	lr, #0
 8009878:	f852 ab04 	ldr.w	sl, [r2], #4
 800987c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009880:	fa1e f18a 	uxtah	r1, lr, sl
 8009884:	b2a3      	uxth	r3, r4
 8009886:	1ac9      	subs	r1, r1, r3
 8009888:	0c23      	lsrs	r3, r4, #16
 800988a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800988e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009892:	b289      	uxth	r1, r1
 8009894:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009898:	45c8      	cmp	r8, r9
 800989a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800989e:	4694      	mov	ip, r2
 80098a0:	f845 3b04 	str.w	r3, [r5], #4
 80098a4:	d8e8      	bhi.n	8009878 <__mdiff+0x5c>
 80098a6:	45bc      	cmp	ip, r7
 80098a8:	d304      	bcc.n	80098b4 <__mdiff+0x98>
 80098aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80098ae:	b183      	cbz	r3, 80098d2 <__mdiff+0xb6>
 80098b0:	6106      	str	r6, [r0, #16]
 80098b2:	e7c5      	b.n	8009840 <__mdiff+0x24>
 80098b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80098b8:	fa1e f381 	uxtah	r3, lr, r1
 80098bc:	141a      	asrs	r2, r3, #16
 80098be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80098c2:	b29b      	uxth	r3, r3
 80098c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80098cc:	f845 3b04 	str.w	r3, [r5], #4
 80098d0:	e7e9      	b.n	80098a6 <__mdiff+0x8a>
 80098d2:	3e01      	subs	r6, #1
 80098d4:	e7e9      	b.n	80098aa <__mdiff+0x8e>

080098d6 <__d2b>:
 80098d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80098da:	460e      	mov	r6, r1
 80098dc:	2101      	movs	r1, #1
 80098de:	ec59 8b10 	vmov	r8, r9, d0
 80098e2:	4615      	mov	r5, r2
 80098e4:	f7ff fd6b 	bl	80093be <_Balloc>
 80098e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80098ec:	4607      	mov	r7, r0
 80098ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80098f2:	bb34      	cbnz	r4, 8009942 <__d2b+0x6c>
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	f1b8 0300 	subs.w	r3, r8, #0
 80098fa:	d027      	beq.n	800994c <__d2b+0x76>
 80098fc:	a802      	add	r0, sp, #8
 80098fe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009902:	f7ff fe01 	bl	8009508 <__lo0bits>
 8009906:	9900      	ldr	r1, [sp, #0]
 8009908:	b1f0      	cbz	r0, 8009948 <__d2b+0x72>
 800990a:	9a01      	ldr	r2, [sp, #4]
 800990c:	f1c0 0320 	rsb	r3, r0, #32
 8009910:	fa02 f303 	lsl.w	r3, r2, r3
 8009914:	430b      	orrs	r3, r1
 8009916:	40c2      	lsrs	r2, r0
 8009918:	617b      	str	r3, [r7, #20]
 800991a:	9201      	str	r2, [sp, #4]
 800991c:	9b01      	ldr	r3, [sp, #4]
 800991e:	61bb      	str	r3, [r7, #24]
 8009920:	2b00      	cmp	r3, #0
 8009922:	bf14      	ite	ne
 8009924:	2102      	movne	r1, #2
 8009926:	2101      	moveq	r1, #1
 8009928:	6139      	str	r1, [r7, #16]
 800992a:	b1c4      	cbz	r4, 800995e <__d2b+0x88>
 800992c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009930:	4404      	add	r4, r0
 8009932:	6034      	str	r4, [r6, #0]
 8009934:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009938:	6028      	str	r0, [r5, #0]
 800993a:	4638      	mov	r0, r7
 800993c:	b003      	add	sp, #12
 800993e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009946:	e7d5      	b.n	80098f4 <__d2b+0x1e>
 8009948:	6179      	str	r1, [r7, #20]
 800994a:	e7e7      	b.n	800991c <__d2b+0x46>
 800994c:	a801      	add	r0, sp, #4
 800994e:	f7ff fddb 	bl	8009508 <__lo0bits>
 8009952:	9b01      	ldr	r3, [sp, #4]
 8009954:	617b      	str	r3, [r7, #20]
 8009956:	2101      	movs	r1, #1
 8009958:	6139      	str	r1, [r7, #16]
 800995a:	3020      	adds	r0, #32
 800995c:	e7e5      	b.n	800992a <__d2b+0x54>
 800995e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009962:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009966:	6030      	str	r0, [r6, #0]
 8009968:	6918      	ldr	r0, [r3, #16]
 800996a:	f7ff fdae 	bl	80094ca <__hi0bits>
 800996e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009972:	e7e1      	b.n	8009938 <__d2b+0x62>

08009974 <_calloc_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	fb02 f401 	mul.w	r4, r2, r1
 800997a:	4621      	mov	r1, r4
 800997c:	f000 f856 	bl	8009a2c <_malloc_r>
 8009980:	4605      	mov	r5, r0
 8009982:	b118      	cbz	r0, 800998c <_calloc_r+0x18>
 8009984:	4622      	mov	r2, r4
 8009986:	2100      	movs	r1, #0
 8009988:	f7fd ffc4 	bl	8007914 <memset>
 800998c:	4628      	mov	r0, r5
 800998e:	bd38      	pop	{r3, r4, r5, pc}

08009990 <_free_r>:
 8009990:	b538      	push	{r3, r4, r5, lr}
 8009992:	4605      	mov	r5, r0
 8009994:	2900      	cmp	r1, #0
 8009996:	d045      	beq.n	8009a24 <_free_r+0x94>
 8009998:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800999c:	1f0c      	subs	r4, r1, #4
 800999e:	2b00      	cmp	r3, #0
 80099a0:	bfb8      	it	lt
 80099a2:	18e4      	addlt	r4, r4, r3
 80099a4:	f000 fa98 	bl	8009ed8 <__malloc_lock>
 80099a8:	4a1f      	ldr	r2, [pc, #124]	; (8009a28 <_free_r+0x98>)
 80099aa:	6813      	ldr	r3, [r2, #0]
 80099ac:	4610      	mov	r0, r2
 80099ae:	b933      	cbnz	r3, 80099be <_free_r+0x2e>
 80099b0:	6063      	str	r3, [r4, #4]
 80099b2:	6014      	str	r4, [r2, #0]
 80099b4:	4628      	mov	r0, r5
 80099b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099ba:	f000 ba8e 	b.w	8009eda <__malloc_unlock>
 80099be:	42a3      	cmp	r3, r4
 80099c0:	d90c      	bls.n	80099dc <_free_r+0x4c>
 80099c2:	6821      	ldr	r1, [r4, #0]
 80099c4:	1862      	adds	r2, r4, r1
 80099c6:	4293      	cmp	r3, r2
 80099c8:	bf04      	itt	eq
 80099ca:	681a      	ldreq	r2, [r3, #0]
 80099cc:	685b      	ldreq	r3, [r3, #4]
 80099ce:	6063      	str	r3, [r4, #4]
 80099d0:	bf04      	itt	eq
 80099d2:	1852      	addeq	r2, r2, r1
 80099d4:	6022      	streq	r2, [r4, #0]
 80099d6:	6004      	str	r4, [r0, #0]
 80099d8:	e7ec      	b.n	80099b4 <_free_r+0x24>
 80099da:	4613      	mov	r3, r2
 80099dc:	685a      	ldr	r2, [r3, #4]
 80099de:	b10a      	cbz	r2, 80099e4 <_free_r+0x54>
 80099e0:	42a2      	cmp	r2, r4
 80099e2:	d9fa      	bls.n	80099da <_free_r+0x4a>
 80099e4:	6819      	ldr	r1, [r3, #0]
 80099e6:	1858      	adds	r0, r3, r1
 80099e8:	42a0      	cmp	r0, r4
 80099ea:	d10b      	bne.n	8009a04 <_free_r+0x74>
 80099ec:	6820      	ldr	r0, [r4, #0]
 80099ee:	4401      	add	r1, r0
 80099f0:	1858      	adds	r0, r3, r1
 80099f2:	4282      	cmp	r2, r0
 80099f4:	6019      	str	r1, [r3, #0]
 80099f6:	d1dd      	bne.n	80099b4 <_free_r+0x24>
 80099f8:	6810      	ldr	r0, [r2, #0]
 80099fa:	6852      	ldr	r2, [r2, #4]
 80099fc:	605a      	str	r2, [r3, #4]
 80099fe:	4401      	add	r1, r0
 8009a00:	6019      	str	r1, [r3, #0]
 8009a02:	e7d7      	b.n	80099b4 <_free_r+0x24>
 8009a04:	d902      	bls.n	8009a0c <_free_r+0x7c>
 8009a06:	230c      	movs	r3, #12
 8009a08:	602b      	str	r3, [r5, #0]
 8009a0a:	e7d3      	b.n	80099b4 <_free_r+0x24>
 8009a0c:	6820      	ldr	r0, [r4, #0]
 8009a0e:	1821      	adds	r1, r4, r0
 8009a10:	428a      	cmp	r2, r1
 8009a12:	bf04      	itt	eq
 8009a14:	6811      	ldreq	r1, [r2, #0]
 8009a16:	6852      	ldreq	r2, [r2, #4]
 8009a18:	6062      	str	r2, [r4, #4]
 8009a1a:	bf04      	itt	eq
 8009a1c:	1809      	addeq	r1, r1, r0
 8009a1e:	6021      	streq	r1, [r4, #0]
 8009a20:	605c      	str	r4, [r3, #4]
 8009a22:	e7c7      	b.n	80099b4 <_free_r+0x24>
 8009a24:	bd38      	pop	{r3, r4, r5, pc}
 8009a26:	bf00      	nop
 8009a28:	200395ac 	.word	0x200395ac

08009a2c <_malloc_r>:
 8009a2c:	b570      	push	{r4, r5, r6, lr}
 8009a2e:	1ccd      	adds	r5, r1, #3
 8009a30:	f025 0503 	bic.w	r5, r5, #3
 8009a34:	3508      	adds	r5, #8
 8009a36:	2d0c      	cmp	r5, #12
 8009a38:	bf38      	it	cc
 8009a3a:	250c      	movcc	r5, #12
 8009a3c:	2d00      	cmp	r5, #0
 8009a3e:	4606      	mov	r6, r0
 8009a40:	db01      	blt.n	8009a46 <_malloc_r+0x1a>
 8009a42:	42a9      	cmp	r1, r5
 8009a44:	d903      	bls.n	8009a4e <_malloc_r+0x22>
 8009a46:	230c      	movs	r3, #12
 8009a48:	6033      	str	r3, [r6, #0]
 8009a4a:	2000      	movs	r0, #0
 8009a4c:	bd70      	pop	{r4, r5, r6, pc}
 8009a4e:	f000 fa43 	bl	8009ed8 <__malloc_lock>
 8009a52:	4a21      	ldr	r2, [pc, #132]	; (8009ad8 <_malloc_r+0xac>)
 8009a54:	6814      	ldr	r4, [r2, #0]
 8009a56:	4621      	mov	r1, r4
 8009a58:	b991      	cbnz	r1, 8009a80 <_malloc_r+0x54>
 8009a5a:	4c20      	ldr	r4, [pc, #128]	; (8009adc <_malloc_r+0xb0>)
 8009a5c:	6823      	ldr	r3, [r4, #0]
 8009a5e:	b91b      	cbnz	r3, 8009a68 <_malloc_r+0x3c>
 8009a60:	4630      	mov	r0, r6
 8009a62:	f000 f97d 	bl	8009d60 <_sbrk_r>
 8009a66:	6020      	str	r0, [r4, #0]
 8009a68:	4629      	mov	r1, r5
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	f000 f978 	bl	8009d60 <_sbrk_r>
 8009a70:	1c43      	adds	r3, r0, #1
 8009a72:	d124      	bne.n	8009abe <_malloc_r+0x92>
 8009a74:	230c      	movs	r3, #12
 8009a76:	6033      	str	r3, [r6, #0]
 8009a78:	4630      	mov	r0, r6
 8009a7a:	f000 fa2e 	bl	8009eda <__malloc_unlock>
 8009a7e:	e7e4      	b.n	8009a4a <_malloc_r+0x1e>
 8009a80:	680b      	ldr	r3, [r1, #0]
 8009a82:	1b5b      	subs	r3, r3, r5
 8009a84:	d418      	bmi.n	8009ab8 <_malloc_r+0x8c>
 8009a86:	2b0b      	cmp	r3, #11
 8009a88:	d90f      	bls.n	8009aaa <_malloc_r+0x7e>
 8009a8a:	600b      	str	r3, [r1, #0]
 8009a8c:	50cd      	str	r5, [r1, r3]
 8009a8e:	18cc      	adds	r4, r1, r3
 8009a90:	4630      	mov	r0, r6
 8009a92:	f000 fa22 	bl	8009eda <__malloc_unlock>
 8009a96:	f104 000b 	add.w	r0, r4, #11
 8009a9a:	1d23      	adds	r3, r4, #4
 8009a9c:	f020 0007 	bic.w	r0, r0, #7
 8009aa0:	1ac3      	subs	r3, r0, r3
 8009aa2:	d0d3      	beq.n	8009a4c <_malloc_r+0x20>
 8009aa4:	425a      	negs	r2, r3
 8009aa6:	50e2      	str	r2, [r4, r3]
 8009aa8:	e7d0      	b.n	8009a4c <_malloc_r+0x20>
 8009aaa:	428c      	cmp	r4, r1
 8009aac:	684b      	ldr	r3, [r1, #4]
 8009aae:	bf16      	itet	ne
 8009ab0:	6063      	strne	r3, [r4, #4]
 8009ab2:	6013      	streq	r3, [r2, #0]
 8009ab4:	460c      	movne	r4, r1
 8009ab6:	e7eb      	b.n	8009a90 <_malloc_r+0x64>
 8009ab8:	460c      	mov	r4, r1
 8009aba:	6849      	ldr	r1, [r1, #4]
 8009abc:	e7cc      	b.n	8009a58 <_malloc_r+0x2c>
 8009abe:	1cc4      	adds	r4, r0, #3
 8009ac0:	f024 0403 	bic.w	r4, r4, #3
 8009ac4:	42a0      	cmp	r0, r4
 8009ac6:	d005      	beq.n	8009ad4 <_malloc_r+0xa8>
 8009ac8:	1a21      	subs	r1, r4, r0
 8009aca:	4630      	mov	r0, r6
 8009acc:	f000 f948 	bl	8009d60 <_sbrk_r>
 8009ad0:	3001      	adds	r0, #1
 8009ad2:	d0cf      	beq.n	8009a74 <_malloc_r+0x48>
 8009ad4:	6025      	str	r5, [r4, #0]
 8009ad6:	e7db      	b.n	8009a90 <_malloc_r+0x64>
 8009ad8:	200395ac 	.word	0x200395ac
 8009adc:	200395b0 	.word	0x200395b0

08009ae0 <__sfputc_r>:
 8009ae0:	6893      	ldr	r3, [r2, #8]
 8009ae2:	3b01      	subs	r3, #1
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	b410      	push	{r4}
 8009ae8:	6093      	str	r3, [r2, #8]
 8009aea:	da08      	bge.n	8009afe <__sfputc_r+0x1e>
 8009aec:	6994      	ldr	r4, [r2, #24]
 8009aee:	42a3      	cmp	r3, r4
 8009af0:	db01      	blt.n	8009af6 <__sfputc_r+0x16>
 8009af2:	290a      	cmp	r1, #10
 8009af4:	d103      	bne.n	8009afe <__sfputc_r+0x1e>
 8009af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009afa:	f7fe bbc9 	b.w	8008290 <__swbuf_r>
 8009afe:	6813      	ldr	r3, [r2, #0]
 8009b00:	1c58      	adds	r0, r3, #1
 8009b02:	6010      	str	r0, [r2, #0]
 8009b04:	7019      	strb	r1, [r3, #0]
 8009b06:	4608      	mov	r0, r1
 8009b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b0c:	4770      	bx	lr

08009b0e <__sfputs_r>:
 8009b0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b10:	4606      	mov	r6, r0
 8009b12:	460f      	mov	r7, r1
 8009b14:	4614      	mov	r4, r2
 8009b16:	18d5      	adds	r5, r2, r3
 8009b18:	42ac      	cmp	r4, r5
 8009b1a:	d101      	bne.n	8009b20 <__sfputs_r+0x12>
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	e007      	b.n	8009b30 <__sfputs_r+0x22>
 8009b20:	463a      	mov	r2, r7
 8009b22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b26:	4630      	mov	r0, r6
 8009b28:	f7ff ffda 	bl	8009ae0 <__sfputc_r>
 8009b2c:	1c43      	adds	r3, r0, #1
 8009b2e:	d1f3      	bne.n	8009b18 <__sfputs_r+0xa>
 8009b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b34 <_vfiprintf_r>:
 8009b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b38:	460c      	mov	r4, r1
 8009b3a:	b09d      	sub	sp, #116	; 0x74
 8009b3c:	4617      	mov	r7, r2
 8009b3e:	461d      	mov	r5, r3
 8009b40:	4606      	mov	r6, r0
 8009b42:	b118      	cbz	r0, 8009b4c <_vfiprintf_r+0x18>
 8009b44:	6983      	ldr	r3, [r0, #24]
 8009b46:	b90b      	cbnz	r3, 8009b4c <_vfiprintf_r+0x18>
 8009b48:	f7ff fb2a 	bl	80091a0 <__sinit>
 8009b4c:	4b7c      	ldr	r3, [pc, #496]	; (8009d40 <_vfiprintf_r+0x20c>)
 8009b4e:	429c      	cmp	r4, r3
 8009b50:	d158      	bne.n	8009c04 <_vfiprintf_r+0xd0>
 8009b52:	6874      	ldr	r4, [r6, #4]
 8009b54:	89a3      	ldrh	r3, [r4, #12]
 8009b56:	0718      	lsls	r0, r3, #28
 8009b58:	d55e      	bpl.n	8009c18 <_vfiprintf_r+0xe4>
 8009b5a:	6923      	ldr	r3, [r4, #16]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d05b      	beq.n	8009c18 <_vfiprintf_r+0xe4>
 8009b60:	2300      	movs	r3, #0
 8009b62:	9309      	str	r3, [sp, #36]	; 0x24
 8009b64:	2320      	movs	r3, #32
 8009b66:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009b6a:	2330      	movs	r3, #48	; 0x30
 8009b6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b70:	9503      	str	r5, [sp, #12]
 8009b72:	f04f 0b01 	mov.w	fp, #1
 8009b76:	46b8      	mov	r8, r7
 8009b78:	4645      	mov	r5, r8
 8009b7a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009b7e:	b10b      	cbz	r3, 8009b84 <_vfiprintf_r+0x50>
 8009b80:	2b25      	cmp	r3, #37	; 0x25
 8009b82:	d154      	bne.n	8009c2e <_vfiprintf_r+0xfa>
 8009b84:	ebb8 0a07 	subs.w	sl, r8, r7
 8009b88:	d00b      	beq.n	8009ba2 <_vfiprintf_r+0x6e>
 8009b8a:	4653      	mov	r3, sl
 8009b8c:	463a      	mov	r2, r7
 8009b8e:	4621      	mov	r1, r4
 8009b90:	4630      	mov	r0, r6
 8009b92:	f7ff ffbc 	bl	8009b0e <__sfputs_r>
 8009b96:	3001      	adds	r0, #1
 8009b98:	f000 80c2 	beq.w	8009d20 <_vfiprintf_r+0x1ec>
 8009b9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b9e:	4453      	add	r3, sl
 8009ba0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ba2:	f898 3000 	ldrb.w	r3, [r8]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 80ba 	beq.w	8009d20 <_vfiprintf_r+0x1ec>
 8009bac:	2300      	movs	r3, #0
 8009bae:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009bb6:	9304      	str	r3, [sp, #16]
 8009bb8:	9307      	str	r3, [sp, #28]
 8009bba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009bbe:	931a      	str	r3, [sp, #104]	; 0x68
 8009bc0:	46a8      	mov	r8, r5
 8009bc2:	2205      	movs	r2, #5
 8009bc4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009bc8:	485e      	ldr	r0, [pc, #376]	; (8009d44 <_vfiprintf_r+0x210>)
 8009bca:	f7f6 fb41 	bl	8000250 <memchr>
 8009bce:	9b04      	ldr	r3, [sp, #16]
 8009bd0:	bb78      	cbnz	r0, 8009c32 <_vfiprintf_r+0xfe>
 8009bd2:	06d9      	lsls	r1, r3, #27
 8009bd4:	bf44      	itt	mi
 8009bd6:	2220      	movmi	r2, #32
 8009bd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009bdc:	071a      	lsls	r2, r3, #28
 8009bde:	bf44      	itt	mi
 8009be0:	222b      	movmi	r2, #43	; 0x2b
 8009be2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009be6:	782a      	ldrb	r2, [r5, #0]
 8009be8:	2a2a      	cmp	r2, #42	; 0x2a
 8009bea:	d02a      	beq.n	8009c42 <_vfiprintf_r+0x10e>
 8009bec:	9a07      	ldr	r2, [sp, #28]
 8009bee:	46a8      	mov	r8, r5
 8009bf0:	2000      	movs	r0, #0
 8009bf2:	250a      	movs	r5, #10
 8009bf4:	4641      	mov	r1, r8
 8009bf6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bfa:	3b30      	subs	r3, #48	; 0x30
 8009bfc:	2b09      	cmp	r3, #9
 8009bfe:	d969      	bls.n	8009cd4 <_vfiprintf_r+0x1a0>
 8009c00:	b360      	cbz	r0, 8009c5c <_vfiprintf_r+0x128>
 8009c02:	e024      	b.n	8009c4e <_vfiprintf_r+0x11a>
 8009c04:	4b50      	ldr	r3, [pc, #320]	; (8009d48 <_vfiprintf_r+0x214>)
 8009c06:	429c      	cmp	r4, r3
 8009c08:	d101      	bne.n	8009c0e <_vfiprintf_r+0xda>
 8009c0a:	68b4      	ldr	r4, [r6, #8]
 8009c0c:	e7a2      	b.n	8009b54 <_vfiprintf_r+0x20>
 8009c0e:	4b4f      	ldr	r3, [pc, #316]	; (8009d4c <_vfiprintf_r+0x218>)
 8009c10:	429c      	cmp	r4, r3
 8009c12:	bf08      	it	eq
 8009c14:	68f4      	ldreq	r4, [r6, #12]
 8009c16:	e79d      	b.n	8009b54 <_vfiprintf_r+0x20>
 8009c18:	4621      	mov	r1, r4
 8009c1a:	4630      	mov	r0, r6
 8009c1c:	f7fe fb8a 	bl	8008334 <__swsetup_r>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	d09d      	beq.n	8009b60 <_vfiprintf_r+0x2c>
 8009c24:	f04f 30ff 	mov.w	r0, #4294967295
 8009c28:	b01d      	add	sp, #116	; 0x74
 8009c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c2e:	46a8      	mov	r8, r5
 8009c30:	e7a2      	b.n	8009b78 <_vfiprintf_r+0x44>
 8009c32:	4a44      	ldr	r2, [pc, #272]	; (8009d44 <_vfiprintf_r+0x210>)
 8009c34:	1a80      	subs	r0, r0, r2
 8009c36:	fa0b f000 	lsl.w	r0, fp, r0
 8009c3a:	4318      	orrs	r0, r3
 8009c3c:	9004      	str	r0, [sp, #16]
 8009c3e:	4645      	mov	r5, r8
 8009c40:	e7be      	b.n	8009bc0 <_vfiprintf_r+0x8c>
 8009c42:	9a03      	ldr	r2, [sp, #12]
 8009c44:	1d11      	adds	r1, r2, #4
 8009c46:	6812      	ldr	r2, [r2, #0]
 8009c48:	9103      	str	r1, [sp, #12]
 8009c4a:	2a00      	cmp	r2, #0
 8009c4c:	db01      	blt.n	8009c52 <_vfiprintf_r+0x11e>
 8009c4e:	9207      	str	r2, [sp, #28]
 8009c50:	e004      	b.n	8009c5c <_vfiprintf_r+0x128>
 8009c52:	4252      	negs	r2, r2
 8009c54:	f043 0302 	orr.w	r3, r3, #2
 8009c58:	9207      	str	r2, [sp, #28]
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	f898 3000 	ldrb.w	r3, [r8]
 8009c60:	2b2e      	cmp	r3, #46	; 0x2e
 8009c62:	d10e      	bne.n	8009c82 <_vfiprintf_r+0x14e>
 8009c64:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009c68:	2b2a      	cmp	r3, #42	; 0x2a
 8009c6a:	d138      	bne.n	8009cde <_vfiprintf_r+0x1aa>
 8009c6c:	9b03      	ldr	r3, [sp, #12]
 8009c6e:	1d1a      	adds	r2, r3, #4
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	9203      	str	r2, [sp, #12]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	bfb8      	it	lt
 8009c78:	f04f 33ff 	movlt.w	r3, #4294967295
 8009c7c:	f108 0802 	add.w	r8, r8, #2
 8009c80:	9305      	str	r3, [sp, #20]
 8009c82:	4d33      	ldr	r5, [pc, #204]	; (8009d50 <_vfiprintf_r+0x21c>)
 8009c84:	f898 1000 	ldrb.w	r1, [r8]
 8009c88:	2203      	movs	r2, #3
 8009c8a:	4628      	mov	r0, r5
 8009c8c:	f7f6 fae0 	bl	8000250 <memchr>
 8009c90:	b140      	cbz	r0, 8009ca4 <_vfiprintf_r+0x170>
 8009c92:	2340      	movs	r3, #64	; 0x40
 8009c94:	1b40      	subs	r0, r0, r5
 8009c96:	fa03 f000 	lsl.w	r0, r3, r0
 8009c9a:	9b04      	ldr	r3, [sp, #16]
 8009c9c:	4303      	orrs	r3, r0
 8009c9e:	f108 0801 	add.w	r8, r8, #1
 8009ca2:	9304      	str	r3, [sp, #16]
 8009ca4:	f898 1000 	ldrb.w	r1, [r8]
 8009ca8:	482a      	ldr	r0, [pc, #168]	; (8009d54 <_vfiprintf_r+0x220>)
 8009caa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cae:	2206      	movs	r2, #6
 8009cb0:	f108 0701 	add.w	r7, r8, #1
 8009cb4:	f7f6 facc 	bl	8000250 <memchr>
 8009cb8:	2800      	cmp	r0, #0
 8009cba:	d037      	beq.n	8009d2c <_vfiprintf_r+0x1f8>
 8009cbc:	4b26      	ldr	r3, [pc, #152]	; (8009d58 <_vfiprintf_r+0x224>)
 8009cbe:	bb1b      	cbnz	r3, 8009d08 <_vfiprintf_r+0x1d4>
 8009cc0:	9b03      	ldr	r3, [sp, #12]
 8009cc2:	3307      	adds	r3, #7
 8009cc4:	f023 0307 	bic.w	r3, r3, #7
 8009cc8:	3308      	adds	r3, #8
 8009cca:	9303      	str	r3, [sp, #12]
 8009ccc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cce:	444b      	add	r3, r9
 8009cd0:	9309      	str	r3, [sp, #36]	; 0x24
 8009cd2:	e750      	b.n	8009b76 <_vfiprintf_r+0x42>
 8009cd4:	fb05 3202 	mla	r2, r5, r2, r3
 8009cd8:	2001      	movs	r0, #1
 8009cda:	4688      	mov	r8, r1
 8009cdc:	e78a      	b.n	8009bf4 <_vfiprintf_r+0xc0>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	f108 0801 	add.w	r8, r8, #1
 8009ce4:	9305      	str	r3, [sp, #20]
 8009ce6:	4619      	mov	r1, r3
 8009ce8:	250a      	movs	r5, #10
 8009cea:	4640      	mov	r0, r8
 8009cec:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009cf0:	3a30      	subs	r2, #48	; 0x30
 8009cf2:	2a09      	cmp	r2, #9
 8009cf4:	d903      	bls.n	8009cfe <_vfiprintf_r+0x1ca>
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d0c3      	beq.n	8009c82 <_vfiprintf_r+0x14e>
 8009cfa:	9105      	str	r1, [sp, #20]
 8009cfc:	e7c1      	b.n	8009c82 <_vfiprintf_r+0x14e>
 8009cfe:	fb05 2101 	mla	r1, r5, r1, r2
 8009d02:	2301      	movs	r3, #1
 8009d04:	4680      	mov	r8, r0
 8009d06:	e7f0      	b.n	8009cea <_vfiprintf_r+0x1b6>
 8009d08:	ab03      	add	r3, sp, #12
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	4622      	mov	r2, r4
 8009d0e:	4b13      	ldr	r3, [pc, #76]	; (8009d5c <_vfiprintf_r+0x228>)
 8009d10:	a904      	add	r1, sp, #16
 8009d12:	4630      	mov	r0, r6
 8009d14:	f7fd fe8c 	bl	8007a30 <_printf_float>
 8009d18:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009d1c:	4681      	mov	r9, r0
 8009d1e:	d1d5      	bne.n	8009ccc <_vfiprintf_r+0x198>
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	065b      	lsls	r3, r3, #25
 8009d24:	f53f af7e 	bmi.w	8009c24 <_vfiprintf_r+0xf0>
 8009d28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d2a:	e77d      	b.n	8009c28 <_vfiprintf_r+0xf4>
 8009d2c:	ab03      	add	r3, sp, #12
 8009d2e:	9300      	str	r3, [sp, #0]
 8009d30:	4622      	mov	r2, r4
 8009d32:	4b0a      	ldr	r3, [pc, #40]	; (8009d5c <_vfiprintf_r+0x228>)
 8009d34:	a904      	add	r1, sp, #16
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7fe f91c 	bl	8007f74 <_printf_i>
 8009d3c:	e7ec      	b.n	8009d18 <_vfiprintf_r+0x1e4>
 8009d3e:	bf00      	nop
 8009d40:	08009fcc 	.word	0x08009fcc
 8009d44:	0800a10c 	.word	0x0800a10c
 8009d48:	08009fec 	.word	0x08009fec
 8009d4c:	08009fac 	.word	0x08009fac
 8009d50:	0800a112 	.word	0x0800a112
 8009d54:	0800a116 	.word	0x0800a116
 8009d58:	08007a31 	.word	0x08007a31
 8009d5c:	08009b0f 	.word	0x08009b0f

08009d60 <_sbrk_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4c06      	ldr	r4, [pc, #24]	; (8009d7c <_sbrk_r+0x1c>)
 8009d64:	2300      	movs	r3, #0
 8009d66:	4605      	mov	r5, r0
 8009d68:	4608      	mov	r0, r1
 8009d6a:	6023      	str	r3, [r4, #0]
 8009d6c:	f7f9 fe9a 	bl	8003aa4 <_sbrk>
 8009d70:	1c43      	adds	r3, r0, #1
 8009d72:	d102      	bne.n	8009d7a <_sbrk_r+0x1a>
 8009d74:	6823      	ldr	r3, [r4, #0]
 8009d76:	b103      	cbz	r3, 8009d7a <_sbrk_r+0x1a>
 8009d78:	602b      	str	r3, [r5, #0]
 8009d7a:	bd38      	pop	{r3, r4, r5, pc}
 8009d7c:	20039c00 	.word	0x20039c00

08009d80 <__sread>:
 8009d80:	b510      	push	{r4, lr}
 8009d82:	460c      	mov	r4, r1
 8009d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d88:	f000 f8a8 	bl	8009edc <_read_r>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	bfab      	itete	ge
 8009d90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009d92:	89a3      	ldrhlt	r3, [r4, #12]
 8009d94:	181b      	addge	r3, r3, r0
 8009d96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009d9a:	bfac      	ite	ge
 8009d9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8009d9e:	81a3      	strhlt	r3, [r4, #12]
 8009da0:	bd10      	pop	{r4, pc}

08009da2 <__swrite>:
 8009da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009da6:	461f      	mov	r7, r3
 8009da8:	898b      	ldrh	r3, [r1, #12]
 8009daa:	05db      	lsls	r3, r3, #23
 8009dac:	4605      	mov	r5, r0
 8009dae:	460c      	mov	r4, r1
 8009db0:	4616      	mov	r6, r2
 8009db2:	d505      	bpl.n	8009dc0 <__swrite+0x1e>
 8009db4:	2302      	movs	r3, #2
 8009db6:	2200      	movs	r2, #0
 8009db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009dbc:	f000 f868 	bl	8009e90 <_lseek_r>
 8009dc0:	89a3      	ldrh	r3, [r4, #12]
 8009dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009dca:	81a3      	strh	r3, [r4, #12]
 8009dcc:	4632      	mov	r2, r6
 8009dce:	463b      	mov	r3, r7
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009dd6:	f000 b817 	b.w	8009e08 <_write_r>

08009dda <__sseek>:
 8009dda:	b510      	push	{r4, lr}
 8009ddc:	460c      	mov	r4, r1
 8009dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009de2:	f000 f855 	bl	8009e90 <_lseek_r>
 8009de6:	1c43      	adds	r3, r0, #1
 8009de8:	89a3      	ldrh	r3, [r4, #12]
 8009dea:	bf15      	itete	ne
 8009dec:	6560      	strne	r0, [r4, #84]	; 0x54
 8009dee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009df2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009df6:	81a3      	strheq	r3, [r4, #12]
 8009df8:	bf18      	it	ne
 8009dfa:	81a3      	strhne	r3, [r4, #12]
 8009dfc:	bd10      	pop	{r4, pc}

08009dfe <__sclose>:
 8009dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e02:	f000 b813 	b.w	8009e2c <_close_r>
	...

08009e08 <_write_r>:
 8009e08:	b538      	push	{r3, r4, r5, lr}
 8009e0a:	4c07      	ldr	r4, [pc, #28]	; (8009e28 <_write_r+0x20>)
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	4608      	mov	r0, r1
 8009e10:	4611      	mov	r1, r2
 8009e12:	2200      	movs	r2, #0
 8009e14:	6022      	str	r2, [r4, #0]
 8009e16:	461a      	mov	r2, r3
 8009e18:	f7f9 fdf3 	bl	8003a02 <_write>
 8009e1c:	1c43      	adds	r3, r0, #1
 8009e1e:	d102      	bne.n	8009e26 <_write_r+0x1e>
 8009e20:	6823      	ldr	r3, [r4, #0]
 8009e22:	b103      	cbz	r3, 8009e26 <_write_r+0x1e>
 8009e24:	602b      	str	r3, [r5, #0]
 8009e26:	bd38      	pop	{r3, r4, r5, pc}
 8009e28:	20039c00 	.word	0x20039c00

08009e2c <_close_r>:
 8009e2c:	b538      	push	{r3, r4, r5, lr}
 8009e2e:	4c06      	ldr	r4, [pc, #24]	; (8009e48 <_close_r+0x1c>)
 8009e30:	2300      	movs	r3, #0
 8009e32:	4605      	mov	r5, r0
 8009e34:	4608      	mov	r0, r1
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	f7f9 fdff 	bl	8003a3a <_close>
 8009e3c:	1c43      	adds	r3, r0, #1
 8009e3e:	d102      	bne.n	8009e46 <_close_r+0x1a>
 8009e40:	6823      	ldr	r3, [r4, #0]
 8009e42:	b103      	cbz	r3, 8009e46 <_close_r+0x1a>
 8009e44:	602b      	str	r3, [r5, #0]
 8009e46:	bd38      	pop	{r3, r4, r5, pc}
 8009e48:	20039c00 	.word	0x20039c00

08009e4c <_fstat_r>:
 8009e4c:	b538      	push	{r3, r4, r5, lr}
 8009e4e:	4c07      	ldr	r4, [pc, #28]	; (8009e6c <_fstat_r+0x20>)
 8009e50:	2300      	movs	r3, #0
 8009e52:	4605      	mov	r5, r0
 8009e54:	4608      	mov	r0, r1
 8009e56:	4611      	mov	r1, r2
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	f7f9 fdfa 	bl	8003a52 <_fstat>
 8009e5e:	1c43      	adds	r3, r0, #1
 8009e60:	d102      	bne.n	8009e68 <_fstat_r+0x1c>
 8009e62:	6823      	ldr	r3, [r4, #0]
 8009e64:	b103      	cbz	r3, 8009e68 <_fstat_r+0x1c>
 8009e66:	602b      	str	r3, [r5, #0]
 8009e68:	bd38      	pop	{r3, r4, r5, pc}
 8009e6a:	bf00      	nop
 8009e6c:	20039c00 	.word	0x20039c00

08009e70 <_isatty_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4c06      	ldr	r4, [pc, #24]	; (8009e8c <_isatty_r+0x1c>)
 8009e74:	2300      	movs	r3, #0
 8009e76:	4605      	mov	r5, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	6023      	str	r3, [r4, #0]
 8009e7c:	f7f9 fdf9 	bl	8003a72 <_isatty>
 8009e80:	1c43      	adds	r3, r0, #1
 8009e82:	d102      	bne.n	8009e8a <_isatty_r+0x1a>
 8009e84:	6823      	ldr	r3, [r4, #0]
 8009e86:	b103      	cbz	r3, 8009e8a <_isatty_r+0x1a>
 8009e88:	602b      	str	r3, [r5, #0]
 8009e8a:	bd38      	pop	{r3, r4, r5, pc}
 8009e8c:	20039c00 	.word	0x20039c00

08009e90 <_lseek_r>:
 8009e90:	b538      	push	{r3, r4, r5, lr}
 8009e92:	4c07      	ldr	r4, [pc, #28]	; (8009eb0 <_lseek_r+0x20>)
 8009e94:	4605      	mov	r5, r0
 8009e96:	4608      	mov	r0, r1
 8009e98:	4611      	mov	r1, r2
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	6022      	str	r2, [r4, #0]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	f7f9 fdf2 	bl	8003a88 <_lseek>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_lseek_r+0x1e>
 8009ea8:	6823      	ldr	r3, [r4, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_lseek_r+0x1e>
 8009eac:	602b      	str	r3, [r5, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	20039c00 	.word	0x20039c00

08009eb4 <__ascii_mbtowc>:
 8009eb4:	b082      	sub	sp, #8
 8009eb6:	b901      	cbnz	r1, 8009eba <__ascii_mbtowc+0x6>
 8009eb8:	a901      	add	r1, sp, #4
 8009eba:	b142      	cbz	r2, 8009ece <__ascii_mbtowc+0x1a>
 8009ebc:	b14b      	cbz	r3, 8009ed2 <__ascii_mbtowc+0x1e>
 8009ebe:	7813      	ldrb	r3, [r2, #0]
 8009ec0:	600b      	str	r3, [r1, #0]
 8009ec2:	7812      	ldrb	r2, [r2, #0]
 8009ec4:	1c10      	adds	r0, r2, #0
 8009ec6:	bf18      	it	ne
 8009ec8:	2001      	movne	r0, #1
 8009eca:	b002      	add	sp, #8
 8009ecc:	4770      	bx	lr
 8009ece:	4610      	mov	r0, r2
 8009ed0:	e7fb      	b.n	8009eca <__ascii_mbtowc+0x16>
 8009ed2:	f06f 0001 	mvn.w	r0, #1
 8009ed6:	e7f8      	b.n	8009eca <__ascii_mbtowc+0x16>

08009ed8 <__malloc_lock>:
 8009ed8:	4770      	bx	lr

08009eda <__malloc_unlock>:
 8009eda:	4770      	bx	lr

08009edc <_read_r>:
 8009edc:	b538      	push	{r3, r4, r5, lr}
 8009ede:	4c07      	ldr	r4, [pc, #28]	; (8009efc <_read_r+0x20>)
 8009ee0:	4605      	mov	r5, r0
 8009ee2:	4608      	mov	r0, r1
 8009ee4:	4611      	mov	r1, r2
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	6022      	str	r2, [r4, #0]
 8009eea:	461a      	mov	r2, r3
 8009eec:	f7f9 fd6c 	bl	80039c8 <_read>
 8009ef0:	1c43      	adds	r3, r0, #1
 8009ef2:	d102      	bne.n	8009efa <_read_r+0x1e>
 8009ef4:	6823      	ldr	r3, [r4, #0]
 8009ef6:	b103      	cbz	r3, 8009efa <_read_r+0x1e>
 8009ef8:	602b      	str	r3, [r5, #0]
 8009efa:	bd38      	pop	{r3, r4, r5, pc}
 8009efc:	20039c00 	.word	0x20039c00

08009f00 <__ascii_wctomb>:
 8009f00:	b149      	cbz	r1, 8009f16 <__ascii_wctomb+0x16>
 8009f02:	2aff      	cmp	r2, #255	; 0xff
 8009f04:	bf85      	ittet	hi
 8009f06:	238a      	movhi	r3, #138	; 0x8a
 8009f08:	6003      	strhi	r3, [r0, #0]
 8009f0a:	700a      	strbls	r2, [r1, #0]
 8009f0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f10:	bf98      	it	ls
 8009f12:	2001      	movls	r0, #1
 8009f14:	4770      	bx	lr
 8009f16:	4608      	mov	r0, r1
 8009f18:	4770      	bx	lr
	...

08009f1c <_init>:
 8009f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f1e:	bf00      	nop
 8009f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f22:	bc08      	pop	{r3}
 8009f24:	469e      	mov	lr, r3
 8009f26:	4770      	bx	lr

08009f28 <_fini>:
 8009f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f2a:	bf00      	nop
 8009f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f2e:	bc08      	pop	{r3}
 8009f30:	469e      	mov	lr, r3
 8009f32:	4770      	bx	lr
