// Seed: 3710165134
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
module module_0 (
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    module_1,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wor id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_12,
      id_2,
      id_11,
      id_6,
      id_9
  );
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_14;
  wand  id_15;
  logic id_16;
  ;
  assign id_15 = 1'b0;
  logic ["" : 1] id_17;
  assign id_9 = -1;
endmodule
