Loading plugins phase: Elapsed time ==> 0s.358ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 -s C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.160ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.135ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 10 16:01:56 2016


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 10 16:01:56 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 10 16:01:56 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 10 16:01:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_20\Bus_Connect_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_hojre:PWMUDB:km_run\
	\PWM_hojre:PWMUDB:ctrl_cmpmode2_2\
	\PWM_hojre:PWMUDB:ctrl_cmpmode2_1\
	\PWM_hojre:PWMUDB:ctrl_cmpmode2_0\
	\PWM_hojre:PWMUDB:ctrl_cmpmode1_2\
	\PWM_hojre:PWMUDB:ctrl_cmpmode1_1\
	\PWM_hojre:PWMUDB:ctrl_cmpmode1_0\
	\PWM_hojre:PWMUDB:capt_rising\
	\PWM_hojre:PWMUDB:capt_falling\
	\PWM_hojre:PWMUDB:trig_rise\
	\PWM_hojre:PWMUDB:trig_fall\
	\PWM_hojre:PWMUDB:sc_kill\
	\PWM_hojre:PWMUDB:min_kill\
	\PWM_hojre:PWMUDB:db_tc\
	\PWM_hojre:PWMUDB:dith_sel\
	\PWM_hojre:PWMUDB:compare2\
	Net_165
	Net_166
	Net_167
	\PWM_hojre:PWMUDB:MODULE_1:b_31\
	\PWM_hojre:PWMUDB:MODULE_1:b_30\
	\PWM_hojre:PWMUDB:MODULE_1:b_29\
	\PWM_hojre:PWMUDB:MODULE_1:b_28\
	\PWM_hojre:PWMUDB:MODULE_1:b_27\
	\PWM_hojre:PWMUDB:MODULE_1:b_26\
	\PWM_hojre:PWMUDB:MODULE_1:b_25\
	\PWM_hojre:PWMUDB:MODULE_1:b_24\
	\PWM_hojre:PWMUDB:MODULE_1:b_23\
	\PWM_hojre:PWMUDB:MODULE_1:b_22\
	\PWM_hojre:PWMUDB:MODULE_1:b_21\
	\PWM_hojre:PWMUDB:MODULE_1:b_20\
	\PWM_hojre:PWMUDB:MODULE_1:b_19\
	\PWM_hojre:PWMUDB:MODULE_1:b_18\
	\PWM_hojre:PWMUDB:MODULE_1:b_17\
	\PWM_hojre:PWMUDB:MODULE_1:b_16\
	\PWM_hojre:PWMUDB:MODULE_1:b_15\
	\PWM_hojre:PWMUDB:MODULE_1:b_14\
	\PWM_hojre:PWMUDB:MODULE_1:b_13\
	\PWM_hojre:PWMUDB:MODULE_1:b_12\
	\PWM_hojre:PWMUDB:MODULE_1:b_11\
	\PWM_hojre:PWMUDB:MODULE_1:b_10\
	\PWM_hojre:PWMUDB:MODULE_1:b_9\
	\PWM_hojre:PWMUDB:MODULE_1:b_8\
	\PWM_hojre:PWMUDB:MODULE_1:b_7\
	\PWM_hojre:PWMUDB:MODULE_1:b_6\
	\PWM_hojre:PWMUDB:MODULE_1:b_5\
	\PWM_hojre:PWMUDB:MODULE_1:b_4\
	\PWM_hojre:PWMUDB:MODULE_1:b_3\
	\PWM_hojre:PWMUDB:MODULE_1:b_2\
	\PWM_hojre:PWMUDB:MODULE_1:b_1\
	\PWM_hojre:PWMUDB:MODULE_1:b_0\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_hojre:Net_139\
	\PWM_hojre:Net_138\
	\PWM_hojre:Net_183\
	\PWM_hojre:Net_181\
	\ADC:Net_3125\
	\ADC:Net_3126\
	\PWM_venstre:PWMUDB:km_run\
	\PWM_venstre:PWMUDB:ctrl_cmpmode2_2\
	\PWM_venstre:PWMUDB:ctrl_cmpmode2_1\
	\PWM_venstre:PWMUDB:ctrl_cmpmode2_0\
	\PWM_venstre:PWMUDB:ctrl_cmpmode1_2\
	\PWM_venstre:PWMUDB:ctrl_cmpmode1_1\
	\PWM_venstre:PWMUDB:ctrl_cmpmode1_0\
	\PWM_venstre:PWMUDB:capt_rising\
	\PWM_venstre:PWMUDB:capt_falling\
	\PWM_venstre:PWMUDB:trig_rise\
	\PWM_venstre:PWMUDB:trig_fall\
	\PWM_venstre:PWMUDB:sc_kill\
	\PWM_venstre:PWMUDB:min_kill\
	\PWM_venstre:PWMUDB:db_tc\
	\PWM_venstre:PWMUDB:dith_sel\
	\PWM_venstre:PWMUDB:compare2\
	Net_421
	Net_422
	Net_423
	\PWM_venstre:PWMUDB:MODULE_2:b_31\
	\PWM_venstre:PWMUDB:MODULE_2:b_30\
	\PWM_venstre:PWMUDB:MODULE_2:b_29\
	\PWM_venstre:PWMUDB:MODULE_2:b_28\
	\PWM_venstre:PWMUDB:MODULE_2:b_27\
	\PWM_venstre:PWMUDB:MODULE_2:b_26\
	\PWM_venstre:PWMUDB:MODULE_2:b_25\
	\PWM_venstre:PWMUDB:MODULE_2:b_24\
	\PWM_venstre:PWMUDB:MODULE_2:b_23\
	\PWM_venstre:PWMUDB:MODULE_2:b_22\
	\PWM_venstre:PWMUDB:MODULE_2:b_21\
	\PWM_venstre:PWMUDB:MODULE_2:b_20\
	\PWM_venstre:PWMUDB:MODULE_2:b_19\
	\PWM_venstre:PWMUDB:MODULE_2:b_18\
	\PWM_venstre:PWMUDB:MODULE_2:b_17\
	\PWM_venstre:PWMUDB:MODULE_2:b_16\
	\PWM_venstre:PWMUDB:MODULE_2:b_15\
	\PWM_venstre:PWMUDB:MODULE_2:b_14\
	\PWM_venstre:PWMUDB:MODULE_2:b_13\
	\PWM_venstre:PWMUDB:MODULE_2:b_12\
	\PWM_venstre:PWMUDB:MODULE_2:b_11\
	\PWM_venstre:PWMUDB:MODULE_2:b_10\
	\PWM_venstre:PWMUDB:MODULE_2:b_9\
	\PWM_venstre:PWMUDB:MODULE_2:b_8\
	\PWM_venstre:PWMUDB:MODULE_2:b_7\
	\PWM_venstre:PWMUDB:MODULE_2:b_6\
	\PWM_venstre:PWMUDB:MODULE_2:b_5\
	\PWM_venstre:PWMUDB:MODULE_2:b_4\
	\PWM_venstre:PWMUDB:MODULE_2:b_3\
	\PWM_venstre:PWMUDB:MODULE_2:b_2\
	\PWM_venstre:PWMUDB:MODULE_2:b_1\
	\PWM_venstre:PWMUDB:MODULE_2:b_0\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_venstre:Net_139\
	\PWM_venstre:Net_138\
	\PWM_venstre:Net_183\
	\PWM_venstre:Net_181\
	\UART_print:Net_452\
	\UART_print:Net_1257\
	\UART_print:uncfg_rx_irq\
	\UART_print:Net_1099\
	\UART_print:Net_1258\
	\UART_print:Net_547\
	\UART_print:Net_891\
	\UART_print:Net_1001\
	\UART_print:Net_899\
	\I2C_1:Net_1257\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_1099\
	\I2C_1:Net_1258\
	\I2C_1:Net_547\
	\I2C_1:Net_891\
	\I2C_1:Net_1001\
	\I2C_1:Net_899\

    Synthesized names
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 283 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_hojre:Net_180\ to zero
Aliasing \PWM_hojre:PWMUDB:hwCapture\ to zero
Aliasing \PWM_hojre:Net_178\ to zero
Aliasing \PWM_hojre:PWMUDB:trig_out\ to one
Aliasing \PWM_hojre:Net_186\ to zero
Aliasing \PWM_hojre:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_hojre:Net_179\ to one
Aliasing \PWM_hojre:PWMUDB:ltch_kill_reg\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:km_tc\ to zero
Aliasing \PWM_hojre:PWMUDB:min_kill_reg\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:final_kill\ to one
Aliasing \PWM_hojre:PWMUDB:dith_count_1\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:dith_count_0\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:status_6\ to zero
Aliasing \PWM_hojre:PWMUDB:status_4\ to zero
Aliasing \PWM_hojre:PWMUDB:cmp2\ to zero
Aliasing \PWM_hojre:PWMUDB:cmp1_status_reg\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:cmp2_status_reg\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:final_kill_reg\\R\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_hojre:PWMUDB:cs_addr_0\ to \PWM_hojre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_hojre:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_hojre:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_RIGHT_net_0 to one
Aliasing \ADC:Net_3107\ to zero
Aliasing \ADC:Net_3106\ to zero
Aliasing \ADC:Net_3105\ to zero
Aliasing \ADC:Net_3104\ to zero
Aliasing \ADC:Net_3103\ to zero
Aliasing \ADC:Net_3207_1\ to zero
Aliasing \ADC:Net_3207_0\ to zero
Aliasing \ADC:Net_3235\ to zero
Aliasing tmpOE__Pin_net_0 to one
Aliasing tmpOE__speedPin_net_0 to one
Aliasing \PWM_venstre:Net_68\ to \PWM_hojre:Net_68\
Aliasing \PWM_venstre:Net_180\ to zero
Aliasing \PWM_venstre:PWMUDB:hwCapture\ to zero
Aliasing \PWM_venstre:Net_178\ to zero
Aliasing \PWM_venstre:PWMUDB:trig_out\ to one
Aliasing \PWM_venstre:Net_186\ to zero
Aliasing \PWM_venstre:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_venstre:Net_179\ to one
Aliasing \PWM_venstre:PWMUDB:ltch_kill_reg\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:km_tc\ to zero
Aliasing \PWM_venstre:PWMUDB:min_kill_reg\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:final_kill\ to one
Aliasing \PWM_venstre:PWMUDB:dith_count_1\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:dith_count_0\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:status_6\ to zero
Aliasing \PWM_venstre:PWMUDB:status_4\ to zero
Aliasing \PWM_venstre:PWMUDB:cmp2\ to zero
Aliasing \PWM_venstre:PWMUDB:cmp1_status_reg\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:cmp2_status_reg\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:final_kill_reg\\R\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_venstre:PWMUDB:cs_addr_0\ to \PWM_venstre:PWMUDB:runmode_enable\\R\
Aliasing \PWM_venstre:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_venstre:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__PWM_left_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Echo_net_0 to one
Aliasing tmpOE__Trig_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \Timer:Net_69\ to one
Aliasing \Timer:Net_66\ to \Timer:Net_75\
Aliasing \Timer:Net_82\ to \Timer:Net_75\
Aliasing \Timer:Net_72\ to \Timer:Net_75\
Aliasing \UART_print:Net_459\ to zero
Aliasing \UART_print:Net_1194\ to zero
Aliasing \UART_print:Net_1195\ to zero
Aliasing \UART_print:Net_1196\ to zero
Aliasing \UART_print:tmpOE__tx_net_0\ to one
Aliasing \UART_print:tmpOE__rx_net_0\ to one
Aliasing \UART_print:Net_747\ to zero
Aliasing \I2C_1:Net_459\ to zero
Aliasing \I2C_1:Net_452\ to zero
Aliasing \I2C_1:Net_1194\ to zero
Aliasing \I2C_1:Net_1195\ to zero
Aliasing \I2C_1:Net_1196\ to zero
Aliasing \I2C_1:tmpOE__sda_net_0\ to one
Aliasing \I2C_1:tmpOE__scl_net_0\ to one
Aliasing \I2C_1:Net_747\ to zero
Aliasing \PWM_hojre:PWMUDB:prevCompare1\\D\ to \PWM_hojre:PWMUDB:pwm_temp\
Aliasing \PWM_hojre:PWMUDB:tc_i_reg\\D\ to \PWM_hojre:PWMUDB:status_2\
Aliasing \PWM_venstre:PWMUDB:prevCompare1\\D\ to \PWM_venstre:PWMUDB:pwm_temp\
Aliasing \PWM_venstre:PWMUDB:tc_i_reg\\D\ to \PWM_venstre:PWMUDB:status_2\
Removing Lhs of wire \PWM_hojre:Net_68\[3] = Net_60[333]
Removing Lhs of wire \PWM_hojre:PWMUDB:ctrl_enable\[16] = \PWM_hojre:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_hojre:Net_180\[24] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:hwCapture\[27] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:hwEnable\[28] = \PWM_hojre:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_hojre:Net_178\[30] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:runmode_enable\\R\[35] = zero[7]
Removing Lhs of wire \PWM_hojre:Net_186\[36] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:runmode_enable\\S\[37] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:final_enable\[38] = \PWM_hojre:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_hojre:Net_179\[41] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:ltch_kill_reg\\R\[43] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:ltch_kill_reg\\S\[44] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:km_tc\[45] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:min_kill_reg\\R\[46] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:min_kill_reg\\S\[47] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:final_kill\[50] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \PWM_hojre:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \PWM_hojre:PWMUDB:dith_count_1\\R\[56] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:dith_count_1\\S\[57] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:dith_count_0\\R\[58] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:dith_count_0\\S\[59] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:status_6\[62] = zero[7]
Removing Rhs of wire \PWM_hojre:PWMUDB:status_5\[63] = \PWM_hojre:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \PWM_hojre:PWMUDB:status_4\[64] = zero[7]
Removing Rhs of wire \PWM_hojre:PWMUDB:status_3\[65] = \PWM_hojre:PWMUDB:fifo_full\[84]
Removing Rhs of wire \PWM_hojre:PWMUDB:status_1\[67] = \PWM_hojre:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \PWM_hojre:PWMUDB:status_0\[68] = \PWM_hojre:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp2_status\[73] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp2\[74] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp1_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp1_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp2_status_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp2_status_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:final_kill_reg\\R\[82] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:final_kill_reg\\S\[83] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:cs_addr_2\[85] = \PWM_hojre:PWMUDB:tc_i\[40]
Removing Lhs of wire \PWM_hojre:PWMUDB:cs_addr_1\[86] = \PWM_hojre:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_hojre:PWMUDB:cs_addr_0\[87] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:compare1\[120] = \PWM_hojre:PWMUDB:cmp1_less\[91]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm1_i\[125] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm2_i\[127] = zero[7]
Removing Rhs of wire Net_113[130] = \PWM_hojre:PWMUDB:pwm_i_reg\[122]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm_temp\[133] = \PWM_hojre:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_23\[174] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_22\[175] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_21\[176] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_20\[177] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_19\[178] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_18\[179] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_17\[180] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_16\[181] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_15\[182] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_14\[183] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_13\[184] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_12\[185] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_11\[186] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_10\[187] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_9\[188] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_8\[189] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_7\[190] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_6\[191] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_5\[192] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_4\[193] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_3\[194] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_2\[195] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_1\[196] = \PWM_hojre:PWMUDB:MODIN1_1\[197]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODIN1_1\[197] = \PWM_hojre:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:a_0\[198] = \PWM_hojre:PWMUDB:MODIN1_0\[199]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODIN1_0\[199] = \PWM_hojre:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[331] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[332] = one[4]
Removing Lhs of wire tmpOE__PWM_RIGHT_net_0[341] = one[4]
Removing Lhs of wire \ADC:Net_3107\[420] = zero[7]
Removing Lhs of wire \ADC:Net_3106\[421] = zero[7]
Removing Lhs of wire \ADC:Net_3105\[422] = zero[7]
Removing Lhs of wire \ADC:Net_3104\[423] = zero[7]
Removing Lhs of wire \ADC:Net_3103\[424] = zero[7]
Removing Lhs of wire \ADC:Net_17\[469] = \ADC:Net_1845\[348]
Removing Lhs of wire \ADC:Net_3207_1\[491] = zero[7]
Removing Lhs of wire \ADC:Net_3207_0\[492] = zero[7]
Removing Lhs of wire \ADC:Net_3235\[493] = zero[7]
Removing Lhs of wire tmpOE__Pin_net_0[563] = one[4]
Removing Lhs of wire tmpOE__speedPin_net_0[569] = one[4]
Removing Lhs of wire \PWM_venstre:Net_68\[577] = Net_60[333]
Removing Lhs of wire \PWM_venstre:PWMUDB:ctrl_enable\[588] = \PWM_venstre:PWMUDB:control_7\[580]
Removing Lhs of wire \PWM_venstre:Net_180\[596] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:hwCapture\[599] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:hwEnable\[600] = \PWM_venstre:PWMUDB:control_7\[580]
Removing Lhs of wire \PWM_venstre:Net_178\[602] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:trig_out\[605] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:runmode_enable\\R\[607] = zero[7]
Removing Lhs of wire \PWM_venstre:Net_186\[608] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:runmode_enable\\S\[609] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_enable\[610] = \PWM_venstre:PWMUDB:runmode_enable\[606]
Removing Lhs of wire \PWM_venstre:Net_179\[613] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:ltch_kill_reg\\R\[615] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:ltch_kill_reg\\S\[616] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:km_tc\[617] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:min_kill_reg\\R\[618] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:min_kill_reg\\S\[619] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_kill\[622] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_1\[625] = \PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_1\[864]
Removing Lhs of wire \PWM_venstre:PWMUDB:add_vi_vv_MODGEN_2_0\[627] = \PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_0\[865]
Removing Lhs of wire \PWM_venstre:PWMUDB:dith_count_1\\R\[628] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:dith_count_1\\S\[629] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:dith_count_0\\R\[630] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:dith_count_0\\S\[631] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:status_6\[634] = zero[7]
Removing Rhs of wire \PWM_venstre:PWMUDB:status_5\[635] = \PWM_venstre:PWMUDB:final_kill_reg\[649]
Removing Lhs of wire \PWM_venstre:PWMUDB:status_4\[636] = zero[7]
Removing Rhs of wire \PWM_venstre:PWMUDB:status_3\[637] = \PWM_venstre:PWMUDB:fifo_full\[656]
Removing Rhs of wire \PWM_venstre:PWMUDB:status_1\[639] = \PWM_venstre:PWMUDB:cmp2_status_reg\[648]
Removing Rhs of wire \PWM_venstre:PWMUDB:status_0\[640] = \PWM_venstre:PWMUDB:cmp1_status_reg\[647]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp2_status\[645] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp2\[646] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp1_status_reg\\R\[650] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp1_status_reg\\S\[651] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp2_status_reg\\R\[652] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp2_status_reg\\S\[653] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_kill_reg\\R\[654] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_kill_reg\\S\[655] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:cs_addr_2\[657] = \PWM_venstre:PWMUDB:tc_i\[612]
Removing Lhs of wire \PWM_venstre:PWMUDB:cs_addr_1\[658] = \PWM_venstre:PWMUDB:runmode_enable\[606]
Removing Lhs of wire \PWM_venstre:PWMUDB:cs_addr_0\[659] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:compare1\[692] = \PWM_venstre:PWMUDB:cmp1_less\[663]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm1_i\[697] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm2_i\[699] = zero[7]
Removing Rhs of wire Net_358[702] = \PWM_venstre:PWMUDB:pwm_i_reg\[694]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm_temp\[705] = \PWM_venstre:PWMUDB:cmp1\[643]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_23\[746] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_22\[747] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_21\[748] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_20\[749] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_19\[750] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_18\[751] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_17\[752] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_16\[753] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_15\[754] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_14\[755] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_13\[756] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_12\[757] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_11\[758] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_10\[759] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_9\[760] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_8\[761] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_7\[762] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_6\[763] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_5\[764] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_4\[765] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_3\[766] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_2\[767] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_1\[768] = \PWM_venstre:PWMUDB:MODIN2_1\[769]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODIN2_1\[769] = \PWM_venstre:PWMUDB:dith_count_1\[624]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:a_0\[770] = \PWM_venstre:PWMUDB:MODIN2_0\[771]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODIN2_0\[771] = \PWM_venstre:PWMUDB:dith_count_0\[626]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[903] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[904] = one[4]
Removing Lhs of wire tmpOE__PWM_left_net_0[911] = one[4]
Removing Lhs of wire tmpOE__Pin_1_net_0[917] = one[4]
Removing Lhs of wire tmpOE__Echo_net_0[923] = one[4]
Removing Lhs of wire tmpOE__Trig_net_0[929] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[935] = one[4]
Removing Lhs of wire \Timer:Net_81\[941] = Net_583[953]
Removing Lhs of wire \Timer:Net_75\[942] = Net_19[924]
Removing Lhs of wire \Timer:Net_69\[943] = one[4]
Removing Lhs of wire \Timer:Net_66\[944] = Net_19[924]
Removing Lhs of wire \Timer:Net_82\[945] = Net_19[924]
Removing Lhs of wire \Timer:Net_72\[946] = Net_19[924]
Removing Lhs of wire \UART_print:Net_459\[958] = zero[7]
Removing Lhs of wire \UART_print:Net_652\[959] = zero[7]
Removing Lhs of wire \UART_print:Net_1194\[961] = zero[7]
Removing Lhs of wire \UART_print:Net_1195\[962] = zero[7]
Removing Lhs of wire \UART_print:Net_1196\[963] = zero[7]
Removing Rhs of wire \UART_print:Net_654\[964] = \UART_print:Net_1197\[965]
Removing Lhs of wire \UART_print:Net_1170\[968] = \UART_print:Net_847\[957]
Removing Lhs of wire \UART_print:Net_990\[969] = zero[7]
Removing Lhs of wire \UART_print:Net_909\[970] = zero[7]
Removing Lhs of wire \UART_print:Net_663\[971] = zero[7]
Removing Lhs of wire \UART_print:tmpOE__tx_net_0\[973] = one[4]
Removing Lhs of wire \UART_print:tmpOE__rx_net_0\[982] = one[4]
Removing Lhs of wire \UART_print:Net_1175\[986] = zero[7]
Removing Lhs of wire \UART_print:Net_747\[987] = zero[7]
Removing Lhs of wire \I2C_1:Net_459\[1013] = zero[7]
Removing Lhs of wire \I2C_1:Net_652\[1014] = zero[7]
Removing Lhs of wire \I2C_1:Net_452\[1015] = zero[7]
Removing Lhs of wire \I2C_1:Net_1194\[1016] = zero[7]
Removing Lhs of wire \I2C_1:Net_1195\[1017] = zero[7]
Removing Lhs of wire \I2C_1:Net_1196\[1018] = zero[7]
Removing Lhs of wire \I2C_1:Net_654\[1019] = zero[7]
Removing Lhs of wire \I2C_1:Net_1170\[1022] = \I2C_1:Net_847\[1012]
Removing Lhs of wire \I2C_1:Net_990\[1023] = zero[7]
Removing Lhs of wire \I2C_1:Net_909\[1024] = zero[7]
Removing Lhs of wire \I2C_1:Net_663\[1025] = zero[7]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[1027] = one[4]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[1033] = one[4]
Removing Lhs of wire \I2C_1:Net_1175\[1042] = zero[7]
Removing Lhs of wire \I2C_1:Net_747\[1043] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:prevCapture\\D\[1066] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:trig_last\\D\[1067] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:prevCompare1\\D\[1073] = \PWM_hojre:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp1_status_reg\\D\[1074] = \PWM_hojre:PWMUDB:cmp1_status\[72]
Removing Lhs of wire \PWM_hojre:PWMUDB:cmp2_status_reg\\D\[1075] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm_i_reg\\D\[1077] = \PWM_hojre:PWMUDB:pwm_i\[123]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm1_i_reg\\D\[1078] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:pwm2_i_reg\\D\[1079] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:tc_i_reg\\D\[1080] = \PWM_hojre:PWMUDB:status_2\[66]
Removing Lhs of wire \PWM_venstre:PWMUDB:prevCapture\\D\[1082] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:trig_last\\D\[1083] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:prevCompare1\\D\[1089] = \PWM_venstre:PWMUDB:cmp1\[643]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp1_status_reg\\D\[1090] = \PWM_venstre:PWMUDB:cmp1_status\[644]
Removing Lhs of wire \PWM_venstre:PWMUDB:cmp2_status_reg\\D\[1091] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm_i_reg\\D\[1093] = \PWM_venstre:PWMUDB:pwm_i\[695]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm1_i_reg\\D\[1094] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:pwm2_i_reg\\D\[1095] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:tc_i_reg\\D\[1096] = \PWM_venstre:PWMUDB:status_2\[638]

------------------------------------------------------
Aliased 0 equations, 218 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:cmp1\' (cost = 0):
\PWM_hojre:PWMUDB:cmp1\ <= (\PWM_hojre:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_hojre:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_hojre:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_hojre:PWMUDB:dith_count_1\ and \PWM_hojre:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:cmp1\' (cost = 0):
\PWM_venstre:PWMUDB:cmp1\ <= (\PWM_venstre:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_venstre:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_venstre:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_venstre:PWMUDB:dith_count_1\ and \PWM_venstre:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_hojre:PWMUDB:dith_count_0\ and \PWM_hojre:PWMUDB:dith_count_1\)
	OR (not \PWM_hojre:PWMUDB:dith_count_1\ and \PWM_hojre:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_venstre:PWMUDB:dith_count_0\ and \PWM_venstre:PWMUDB:dith_count_1\)
	OR (not \PWM_venstre:PWMUDB:dith_count_1\ and \PWM_venstre:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_hojre:PWMUDB:final_capture\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_venstre:PWMUDB:final_capture\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_hojre:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_hojre:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_hojre:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_venstre:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_venstre:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_venstre:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_hojre:PWMUDB:final_capture\[89] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[302] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[312] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[322] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_capture\[661] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[874] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[884] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[894] = zero[7]
Removing Lhs of wire \PWM_hojre:PWMUDB:min_kill_reg\\D\[1065] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:runmode_enable\\D\[1068] = \PWM_hojre:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_hojre:PWMUDB:ltch_kill_reg\\D\[1070] = one[4]
Removing Lhs of wire \PWM_hojre:PWMUDB:final_kill_reg\\D\[1076] = zero[7]
Removing Lhs of wire \PWM_venstre:PWMUDB:min_kill_reg\\D\[1081] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:runmode_enable\\D\[1084] = \PWM_venstre:PWMUDB:control_7\[580]
Removing Lhs of wire \PWM_venstre:PWMUDB:ltch_kill_reg\\D\[1086] = one[4]
Removing Lhs of wire \PWM_venstre:PWMUDB:final_kill_reg\\D\[1092] = zero[7]

------------------------------------------------------
Aliased 0 equations, 16 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.485ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Saturday, 10 December 2016 16:01:58
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\PernilleLouise\Documents\Elektro\4. semester\E4PRJ\Projekt\Workspace01\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_hojre:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_venstre:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_hojre:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_hojre:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_hojre:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_hojre:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_hojre:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_hojre:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_venstre:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_print_SCBCLK'. Signal=\UART_print:Net_847_ff3\
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock'. Signal=Net_583_ff8
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_60_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_hojre:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_venstre:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \I2C_1:scl(0)\, \I2C_1:sda(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM_RIGHT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_RIGHT(0)__PA ,
            input => Net_113 ,
            pad => PWM_RIGHT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin(0)__PA ,
            analog_term => Net_436 ,
            pad => Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = speedPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => speedPin(0)__PA ,
            analog_term => Net_437 ,
            pad => speedPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM_left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_left(0)__PA ,
            input => Net_358 ,
            pad => PWM_left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_19 ,
            pad => Echo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trig(0)__PA ,
            pad => Trig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART_print:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_print:tx(0)\__PA ,
            input => \UART_print:Net_1062\ ,
            pad => \UART_print:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_print:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_print:rx(0)\__PA ,
            fb => \UART_print:Net_654\ ,
            pad => \UART_print:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => \I2C_1:Net_581\ ,
            pad => \I2C_1:sda(0)_PAD\ );

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => \I2C_1:Net_580\ ,
            pad => \I2C_1:scl(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_hojre:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:runmode_enable\ * \PWM_hojre:PWMUDB:tc_i\
        );
        Output = \PWM_hojre:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_venstre:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:runmode_enable\ * \PWM_venstre:PWMUDB:tc_i\
        );
        Output = \PWM_venstre:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_hojre:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:control_7\
        );
        Output = \PWM_hojre:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_hojre:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = \PWM_hojre:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_hojre:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_hojre:PWMUDB:prevCompare1\ * \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = \PWM_hojre:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_113, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:runmode_enable\ * 
              \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = Net_113 (fanout=1)

    MacroCell: Name=\PWM_venstre:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:control_7\
        );
        Output = \PWM_venstre:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_venstre:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = \PWM_venstre:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_venstre:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_venstre:PWMUDB:prevCompare1\ * 
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = \PWM_venstre:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_358, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:runmode_enable\ * 
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = Net_358 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_hojre:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_60_digital ,
            cs_addr_2 => \PWM_hojre:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_hojre:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_hojre:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_hojre:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_hojre:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_venstre:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_60_digital ,
            cs_addr_2 => \PWM_venstre:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_venstre:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_venstre:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_venstre:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_venstre:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_hojre:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_60_digital ,
            status_3 => \PWM_hojre:PWMUDB:status_3\ ,
            status_2 => \PWM_hojre:PWMUDB:status_2\ ,
            status_0 => \PWM_hojre:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_venstre:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_60_digital ,
            status_3 => \PWM_venstre:PWMUDB:status_3\ ,
            status_2 => \PWM_venstre:PWMUDB:status_2\ ,
            status_0 => \PWM_venstre:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_hojre:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_60_digital ,
            control_7 => \PWM_hojre:PWMUDB:control_7\ ,
            control_6 => \PWM_hojre:PWMUDB:control_6\ ,
            control_5 => \PWM_hojre:PWMUDB:control_5\ ,
            control_4 => \PWM_hojre:PWMUDB:control_4\ ,
            control_3 => \PWM_hojre:PWMUDB:control_3\ ,
            control_2 => \PWM_hojre:PWMUDB:control_2\ ,
            control_1 => \PWM_hojre:PWMUDB:control_1\ ,
            control_0 => \PWM_hojre:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_venstre:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_60_digital ,
            control_7 => \PWM_venstre:PWMUDB:control_7\ ,
            control_6 => \PWM_venstre:PWMUDB:control_6\ ,
            control_5 => \PWM_venstre:PWMUDB:control_5\ ,
            control_4 => \PWM_venstre:PWMUDB:control_4\ ,
            control_3 => \PWM_venstre:PWMUDB:control_3\ ,
            control_2 => \PWM_venstre:PWMUDB:control_2\ ,
            control_1 => \PWM_venstre:PWMUDB:control_1\ ,
            control_0 => \PWM_venstre:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_577 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_594 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   14 :   22 :   36 : 38.89 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   10 :   22 :   32 : 31.25 %
  Unique P-terms              :   10 :   54 :   64 : 15.63 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.042ms
Tech mapping phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1735641s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.361ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0209122 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_436 {
    p2_5
  }
  Net: Net_437 {
    p2_0
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_plus_2\ {
  }
  Net: \ADC:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw5
    SARMUX0_sw0
  }
  Net: \ADC:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_5                                             -> Net_436
  p2_0                                             -> Net_437
  sarmux_vplus                                     -> \ADC:muxout_plus\
  SARMUX0_sw5                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw0                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC:muxout_minus\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_436
      Outer: SARMUX0_sw5
      Inner: __open__
      Path {
        SARMUX0_sw5
        p2_5
      }
    }
    Arm: 1 {
      Net:   Net_437
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 64, final cost is 64 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_venstre:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_venstre:PWMUDB:prevCompare1\ * 
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = \PWM_venstre:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_venstre:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = \PWM_venstre:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_358, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:runmode_enable\ * 
              \PWM_venstre:PWMUDB:cmp1_less\
        );
        Output = Net_358 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_venstre:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:control_7\
        );
        Output = \PWM_venstre:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_venstre:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_venstre:PWMUDB:runmode_enable\ * \PWM_venstre:PWMUDB:tc_i\
        );
        Output = \PWM_venstre:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_venstre:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_60_digital ,
        cs_addr_2 => \PWM_venstre:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_venstre:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_venstre:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_venstre:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_venstre:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_venstre:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_60_digital ,
        status_3 => \PWM_venstre:PWMUDB:status_3\ ,
        status_2 => \PWM_venstre:PWMUDB:status_2\ ,
        status_0 => \PWM_venstre:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_venstre:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_60_digital ,
        control_7 => \PWM_venstre:PWMUDB:control_7\ ,
        control_6 => \PWM_venstre:PWMUDB:control_6\ ,
        control_5 => \PWM_venstre:PWMUDB:control_5\ ,
        control_4 => \PWM_venstre:PWMUDB:control_4\ ,
        control_3 => \PWM_venstre:PWMUDB:control_3\ ,
        control_2 => \PWM_venstre:PWMUDB:control_2\ ,
        control_1 => \PWM_venstre:PWMUDB:control_1\ ,
        control_0 => \PWM_venstre:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_hojre:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_hojre:PWMUDB:prevCompare1\ * \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = \PWM_hojre:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_hojre:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = \PWM_hojre:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_113, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:runmode_enable\ * 
              \PWM_hojre:PWMUDB:cmp1_less\
        );
        Output = Net_113 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_hojre:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_60_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:control_7\
        );
        Output = \PWM_hojre:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_hojre:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_hojre:PWMUDB:runmode_enable\ * \PWM_hojre:PWMUDB:tc_i\
        );
        Output = \PWM_hojre:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_hojre:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_60_digital ,
        cs_addr_2 => \PWM_hojre:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_hojre:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_hojre:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_hojre:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_hojre:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_hojre:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_60_digital ,
        status_3 => \PWM_hojre:PWMUDB:status_3\ ,
        status_2 => \PWM_hojre:PWMUDB:status_2\ ,
        status_0 => \PWM_hojre:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_hojre:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_60_digital ,
        control_7 => \PWM_hojre:PWMUDB:control_7\ ,
        control_6 => \PWM_hojre:PWMUDB:control_6\ ,
        control_5 => \PWM_hojre:PWMUDB:control_5\ ,
        control_4 => \PWM_hojre:PWMUDB:control_4\ ,
        control_3 => \PWM_hojre:PWMUDB:control_3\ ,
        control_2 => \PWM_hojre:PWMUDB:control_2\ ,
        control_1 => \PWM_hojre:PWMUDB:control_1\ ,
        control_0 => \PWM_hojre:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_594 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =ISR
        PORT MAP (
            interrupt => Net_577 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_left(0)__PA ,
        input => Net_358 ,
        pad => PWM_left(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART_print:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_print:rx(0)\__PA ,
        fb => \UART_print:Net_654\ ,
        pad => \UART_print:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_print:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_print:tx(0)\__PA ,
        input => \UART_print:Net_1062\ ,
        pad => \UART_print:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = PWM_RIGHT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_RIGHT(0)__PA ,
        input => Net_113 ,
        pad => PWM_RIGHT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = speedPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => speedPin(0)__PA ,
        analog_term => Net_437 ,
        pad => speedPin(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin(0)__PA ,
        analog_term => Net_436 ,
        pad => Pin(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_19 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=6]: 
Pin : Name = Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trig(0)__PA ,
        pad => Trig(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => \I2C_1:Net_580\ ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => \I2C_1:Net_581\ ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_2 => \I2C_1:Net_847_ff2\ ,
            ff_div_3 => \UART_print:Net_847_ff3\ ,
            ff_div_8 => Net_583_ff8 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff2\ ,
            interrupt => Net_594 ,
            tx => \I2C_1:Net_1062\ ,
            rts => \I2C_1:Net_1053\ ,
            mosi_m => \I2C_1:Net_1061\ ,
            select_m_3 => \I2C_1:ss_3\ ,
            select_m_2 => \I2C_1:ss_2\ ,
            select_m_1 => \I2C_1:ss_1\ ,
            select_m_0 => \I2C_1:ss_0\ ,
            sclk_m => \I2C_1:Net_1059\ ,
            miso_s => \I2C_1:Net_1055\ ,
            scl => \I2C_1:Net_580\ ,
            sda => \I2C_1:Net_581\ ,
            tx_req => Net_597 ,
            rx_req => Net_596 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_print:SCB\
        PORT MAP (
            clock => \UART_print:Net_847_ff3\ ,
            interrupt => Net_590 ,
            rx => \UART_print:Net_654\ ,
            tx => \UART_print:Net_1062\ ,
            rts => \UART_print:Net_1053\ ,
            mosi_m => \UART_print:Net_1061\ ,
            select_m_3 => \UART_print:ss_3\ ,
            select_m_2 => \UART_print:ss_2\ ,
            select_m_1 => \UART_print:ss_1\ ,
            select_m_0 => \UART_print:ss_0\ ,
            sclk_m => \UART_print:Net_1059\ ,
            miso_s => \UART_print:Net_1055\ ,
            tx_req => Net_593 ,
            rx_req => Net_592 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\Timer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_583_ff8 ,
            capture => Net_19 ,
            count => one ,
            reload => Net_19 ,
            stop => Net_19 ,
            start => Net_19 ,
            tr_underflow => Net_579 ,
            tr_overflow => Net_578 ,
            tr_compare_match => Net_580 ,
            line_out => Net_581 ,
            line_out_compl => Net_582 ,
            interrupt => Net_577 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: 
    PSoC4 SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_571 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_572 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_60_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
WCO group 0: empty

Blocks not positioned by the digital component placer:
    PSoC4 SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_1 => Net_437 ,
            muxin_plus_0 => Net_436 ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cy_registers = ""
            input_mode = "00"
            muxin_width = 2
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |        PWM_left(0) | In(Net_358)
     |   1 |     * |      NONE | RES_PULL_UP_DOWN |           Pin_1(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL | \UART_print:rx(0)\ | FB(\UART_print:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT | \UART_print:tx(0)\ | In(\UART_print:Net_1062\)
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   1 |   2 |     * |      NONE |    RES_PULL_DOWN |       PWM_RIGHT(0) | In(Net_113)
     |   6 |     * |      NONE |         CMOS_OUT |             LED(0) | 
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |        speedPin(0) | Analog(Net_437)
     |   5 |     * |      NONE |      HI_Z_ANALOG |             Pin(0) | Analog(Net_436)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |            Echo(0) | FB(Net_19)
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   3 |   6 |     * |      NONE |         CMOS_OUT |            Trig(0) | 
-----+-----+-------+-----------+------------------+--------------------+--------------------------
   4 |   0 |       |      NONE |    OPEN_DRAIN_LO |     \I2C_1:scl(0)\ | FB(\I2C_1:Net_580\)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |     \I2C_1:sda(0)\ | FB(\I2C_1:Net_581\)
--------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.767ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.883ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.270ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.024ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.067ms
API generation phase: Elapsed time ==> 2s.603ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.004ms
