// Code your design here
module piso(load,shift,clk,Txdata,data);
    input load,shift,clk;
    input [7:0] Txdata;
    output reg data;
    reg [7:0] temp;
    integer i;

    always @(posedge clk) begin
         if (load) begin
             for(i=0;i<=7;i=i+1) begin 
               temp[i]<=Txdata[i];
             end
         end
         if (shift) begin
           temp<={1'b0,temp[7:1]};
         end   
    end  
  assign data=temp[0];
  
endmodule
