Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 19:17:39 2022
| Host         : LAPTOP-OBBPV5AQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_entity_methodology_drc_routed.rpt -pb top_entity_methodology_drc_routed.pb -rpx top_entity_methodology_drc_routed.rpx
| Design       : top_entity
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 118
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 71         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 13         |
| TIMING-20 | Warning          | Non-clocked latch              | 33         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[0].B_DF/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[0].B_DF/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[0].B_DF/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[1].B_DF/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[1].B_DF/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[1].B_DF/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[2].B_DF/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[2].B_DF/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[2].B_DF/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[3].B_DF/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[3].B_DF/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[3].B_DF/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[4].B_DF/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[4].B_DF/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin B_DF_GEN[4].B_DF/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[0].B_SYNC/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[0].B_SYNC/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[0].B_SYNC/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[1].B_SYNC/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[1].B_SYNC/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[1].B_SYNC/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[2].B_SYNC/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[2].B_SYNC/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[2].B_SYNC/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[3].B_SYNC/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[3].B_SYNC/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[3].B_SYNC/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[4].B_SYNC/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[4].B_SYNC/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin B_SYNC_GEN[4].B_SYNC/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_BGR_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_BGR_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_10/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_11/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_2/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_3/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_4/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_5/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_6/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_7/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_8/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[15]_lopt_replica_9/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin COMPONENTE_LUCES/LEDS_OUT_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin DFB_SW_1/sreg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin DFB_SW_1/sreg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin DFB_SW_1/sreg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_1/sreg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin DF_SW_2/sreg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin MAQUINA_ESTADOS/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin MAQUINA_ESTADOS/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_1/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_1/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_1/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_2/SYNC_OUT_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_2/sreg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin SW_SYNC_2/sreg_reg[1]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell DF_SW_1/sreg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[0]_C/CLR, DF_SW_1/sreg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell DF_SW_1/sreg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell DF_SW_1/sreg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[1]_C/CLR, DF_SW_1/sreg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell DF_SW_1/sreg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell DF_SW_1/sreg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[2]_C/CLR, DF_SW_1/sreg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell DF_SW_2/sreg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[0]_C/CLR, DF_SW_2/sreg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell DF_SW_2/sreg[1]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell DF_SW_2/sreg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[1]_C/CLR, DF_SW_2/sreg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell DF_SW_2/sreg[2]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell DF_SW_2/sreg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[2]_C/CLR, DF_SW_2/sreg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell MAQUINA_ESTADOS/LEDS_reg[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) COMPROBADOR_DE_PALABRA/LEDS_reg[0]/PRE
COMPROBADOR_DE_PALABRA/LEDS_reg[1]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell SW_SYNC_1/sreg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_1/sreg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell SW_SYNC_2/sreg[0]_LDC_i_1__0, with 2 or more inputs, drives asynchronous preset/clear pin(s) DF_SW_2/sreg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/LEDS_reg[0] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/LEDS_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/LEDS_reg[1] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/LEDS_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[0] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[1] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[2] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[3] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[4] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[5] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[6] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch COMPROBADOR_DE_PALABRA/comparador.password_reg[7] cannot be properly analyzed as its control pin COMPROBADOR_DE_PALABRA/comparador.password_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch DF_SW_1/sreg[0]_LDC cannot be properly analyzed as its control pin DF_SW_1/sreg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch DF_SW_1/sreg[1]_LDC cannot be properly analyzed as its control pin DF_SW_1/sreg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch DF_SW_1/sreg[2]_LDC cannot be properly analyzed as its control pin DF_SW_1/sreg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch DF_SW_2/sreg[0]_LDC cannot be properly analyzed as its control pin DF_SW_2/sreg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch DF_SW_2/sreg[1]_LDC cannot be properly analyzed as its control pin DF_SW_2/sreg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch DF_SW_2/sreg[2]_LDC cannot be properly analyzed as its control pin DF_SW_2/sreg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/LED_PALABRA_reg[0] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/LED_PALABRA_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/LED_PALABRA_reg[1] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/LED_PALABRA_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/LED_PALABRA_reg[2] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/LED_PALABRA_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/LED_PALABRA_reg[3] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/LED_PALABRA_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[0] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[1] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[2] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[3] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[4] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[5] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[6] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/PALABRA_reg[7] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/PALABRA_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/next_state_reg[0] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/next_state_reg[1] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/next_state_reg[2] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/nextstate_decod.comodin_reg[0] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/nextstate_decod.comodin_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch FORMADOR_DE_PALABRA/nextstate_decod.comodin_reg[1] cannot be properly analyzed as its control pin FORMADOR_DE_PALABRA/nextstate_decod.comodin_reg[1]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 33 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


