;redcode
;assert 1
	SPL 0, <-800
	CMP -277, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -645, #-102
	CMP 300, 90
	SUB -100, -1
	CMP #0, -80
	SUB 100, -100
	ADD -115, @193
	ADD -115, @193
	SPL 0, <-800
	SUB @127, 106
	CMP 300, 90
	SPL 100, 300
	SUB <0, @2
	SUB <0, @2
	SPL -100, -300
	SUB @0, @2
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	ADD 10, 24
	JMP 12, <10
	SLT 100, -100
	SPL 0, <-800
	SUB @127, 106
	SUB #772, 200
	SLT 100, -100
	DJN 1, @-1
	SPL 270, 60
	SPL 0, <-800
	ADD 210, 60
	SPL 270, 60
	ADD 210, 60
	SUB 13, 0
	SLT 100, -100
	MOV -7, <-20
	SPL 0, <-800
	SUB 7, 0
	SUB 13, -0
	SUB 7, 0
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-800
	SUB #772, 200
	SPL 0, <-800
	SPL 0, <-800
	CMP -100, -1
	CMP -277, <-120
	SUB -100, -1
