#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan 23 13:53:38 2025
# Process ID         : 305908
# Current directory  : /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/synth_1
# Command line       : vivado -log pipeline_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_top.tcl
# Log file           : /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/synth_1/pipeline_top.vds
# Journal file       : /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/synth_1/vivado.jou
# Running On         : dragonlord-Legion-5-15ARH7H
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : AMD Ryzen 7 6800H with Radeon Graphics
# CPU Frequency      : 2106.035 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 15907 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18054 MB
# Available Virtual  : 8459 MB
#-----------------------------------------------------------
source pipeline_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/utils_1/imports/synth_1/pipeline_top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/utils_1/imports/synth_1/pipeline_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top pipeline_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 305957
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1853.941 ; gain = 414.859 ; free physical = 156 ; free virtual = 7182
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'fetch_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v:58]
INFO: [Synth 8-9937] previous definition of design element 'fetch_cycle' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v:58]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'decode_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v:122]
INFO: [Synth 8-9937] previous definition of design element 'decode_cycle' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v:122]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'execute_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v:106]
INFO: [Synth 8-9937] previous definition of design element 'execute_cycle' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v:106]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'memory_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v:57]
INFO: [Synth 8-9937] previous definition of design element 'memory_cycle' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v:57]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'writeback_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v:39]
INFO: [Synth 8-9937] previous definition of design element 'writeback_cycle' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v:39]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'hazard_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v:18]
INFO: [Synth 8-9937] previous definition of design element 'hazard_unit' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v:18]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'control_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v:34]
INFO: [Synth 8-9937] previous definition of design element 'control_unit' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v:34]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'registerFile' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v:25]
INFO: [Synth 8-9937] previous definition of design element 'registerFile' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v:25]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'sign_extend' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v:12]
INFO: [Synth 8-9937] previous definition of design element 'sign_extend' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v:12]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'alu_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v:28]
INFO: [Synth 8-9937] previous definition of design element 'alu_decoder' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v:28]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'main_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v:38]
INFO: [Synth 8-9937] previous definition of design element 'main_decoder' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v:38]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'alu' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v:42]
INFO: [Synth 8-9937] previous definition of design element 'alu' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v:42]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'mux' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:9]
INFO: [Synth 8-9937] previous definition of design element 'mux' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:9]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'mux_3_by_1' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:24]
INFO: [Synth 8-9937] previous definition of design element 'mux_3_by_1' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:24]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'pc_adder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v:9]
INFO: [Synth 8-9937] previous definition of design element 'pc_adder' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v:9]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'data_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v:23]
INFO: [Synth 8-9937] previous definition of design element 'data_memory' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v:23]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PC' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v:15]
INFO: [Synth 8-9937] previous definition of design element 'PC' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v:15]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'instruction_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:16]
INFO: [Synth 8-9937] previous definition of design element 'instruction_memory' is here [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:16]
INFO: [Synth 8-6157] synthesizing module 'pipeline_top' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top.v:21]
INFO: [Synth 8-6157] synthesizing module 'fetch_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/PC.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pc_adder.v:4]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:4]
INFO: [Synth 8-3876] $readmem data file 'memfile.hex' is read successfully [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:14]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/instruction_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cycle' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/fetch_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'decode_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/main_decoder.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu_decoder.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/control_unit.v:4]
INFO: [Synth 8-6157] synthesizing module 'registerFile' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v:4]
INFO: [Synth 8-6155] done synthesizing module 'registerFile' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/registerFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/sign_extend.v:4]
INFO: [Synth 8-6155] done synthesizing module 'decode_cycle' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/decode_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'execute_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_3_by_1' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:14]
INFO: [Synth 8-6155] done synthesizing module 'mux_3_by_1' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/mux.v:14]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/alu.v:4]
INFO: [Synth 8-6155] done synthesizing module 'execute_cycle' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/execute_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/data_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'memory_cycle' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/memory_cycle.v:1]
INFO: [Synth 8-6157] synthesizing module 'writeback_cycle' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v:4]
INFO: [Synth 8-6155] done synthesizing module 'writeback_cycle' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/writeback_cycle.v:4]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_top' (0#1) [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/sources_1/imports/source/pipeline_top.v:21]
WARNING: [Synth 8-7129] Port clk in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RegWriteW in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_W[4] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_W[3] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_W[2] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_W[1] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_W[0] in module writeback_cycle is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[19] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[18] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[17] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[16] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[15] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[14] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[13] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[12] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[6] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[5] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[4] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[3] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[2] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[1] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port In[0] in module sign_extend is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[6] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[4] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[3] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[2] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[1] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port funct7[0] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[6] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[4] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[3] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[2] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[1] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port opcode[0] in module alu_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1928.879 ; gain = 489.797 ; free physical = 202 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.723 ; gain = 504.641 ; free physical = 200 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1943.723 ; gain = 504.641 ; free physical = 200 ; free virtual = 7122
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1943.723 ; gain = 0.000 ; free physical = 205 ; free virtual = 7128
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/constrs_1/imports/dragonlord/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/constrs_1/imports/dragonlord/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.srcs/constrs_1/imports/dragonlord/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.473 ; gain = 0.000 ; free physical = 175 ; free virtual = 7097
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2090.473 ; gain = 0.000 ; free physical = 175 ; free virtual = 7097
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2090.473 ; gain = 651.391 ; free physical = 295 ; free virtual = 7202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2098.477 ; gain = 659.395 ; free physical = 295 ; free virtual = 7202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2098.477 ; gain = 659.395 ; free physical = 295 ; free virtual = 7202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2098.477 ; gain = 659.395 ; free physical = 294 ; free virtual = 7203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 14    
	   7 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2098.477 ; gain = 659.395 ; free physical = 263 ; free virtual = 7176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------+------------------------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object                         | Inference | Size (Depth x Width) | Primitives       | 
+-------------+------------------------------------+-----------+----------------------+------------------+
|pipeline_top | memory/data_memory/data_memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
|pipeline_top | decode/registerFile/x_reg          | Implied   | 32 x 32              | RAM32M x 12      | 
+-------------+------------------------------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.477 ; gain = 690.395 ; free physical = 222 ; free virtual = 7114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2176.086 ; gain = 737.004 ; free physical = 189 ; free virtual = 7024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------+------------------------------------+-----------+----------------------+------------------+
|Module Name  | RTL Object                         | Inference | Size (Depth x Width) | Primitives       | 
+-------------+------------------------------------+-----------+----------------------+------------------+
|pipeline_top | memory/data_memory/data_memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128  | 
|pipeline_top | decode/registerFile/x_reg          | Implied   | 32 x 32              | RAM32M x 12      | 
+-------------+------------------------------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2184.094 ; gain = 745.012 ; free physical = 188 ; free virtual = 7024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     9|
|3     |LUT1      |     2|
|4     |LUT2      |   140|
|5     |LUT3      |    44|
|6     |LUT4      |    40|
|7     |LUT5      |    77|
|8     |LUT6      |    50|
|9     |RAM256X1S |   128|
|10    |RAM32M    |    10|
|11    |RAM32X1D  |     4|
|12    |FDCE      |   263|
|13    |FDRE      |     4|
|14    |IBUF      |     3|
|15    |OBUF      |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.906 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2318.906 ; gain = 733.074 ; free physical = 183 ; free virtual = 6903
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2318.914 ; gain = 879.824 ; free physical = 183 ; free virtual = 6903
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2318.914 ; gain = 0.000 ; free physical = 350 ; free virtual = 7069
INFO: [Netlist 29-17] Analyzing 151 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.914 ; gain = 0.000 ; free physical = 329 ; free virtual = 7049
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

Synth Design complete | Checksum: 75b4d9cc
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 60 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2318.914 ; gain = 887.836 ; free physical = 329 ; free virtual = 7049
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1516.263; main = 1516.263; forked = 261.171
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3015.262; main = 2318.910; forked = 916.781
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.918 ; gain = 0.000 ; free physical = 329 ; free virtual = 7049
INFO: [Common 17-1381] The checkpoint '/home/dragonlord/verilog/RISC-V/Pipeline Core/FPGA/RV32I_final/RV32I_final.runs/synth_1/pipeline_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file pipeline_top_utilization_synth.rpt -pb pipeline_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 13:54:00 2025...
