EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 12
Title "MAXWELL Main Board"
Date "2020-06-15"
Rev "0.1"
Comp "Antikernel Labs"
Comment1 "Andrew D. Zonenberg"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1000 1000 1000 1500
U 5EDD7150
F0 "Power Supply" 50
F1 "psu.sch" 50
$EndSheet
$Sheet
S 2500 1000 1050 1500
U 5EDD71A3
F0 "MCU" 50
F1 "mcu.sch" 50
$EndSheet
$Sheet
S 4000 1000 1000 1500
U 5EDD71F2
F0 "RAM" 50
F1 "ram.sch" 50
$EndSheet
$Sheet
S 5500 1000 1000 1500
U 5EDD723A
F0 "Inputs" 50
F1 "inputs.sch" 50
$EndSheet
$Sheet
S 7000 1000 1000 1500
U 5EDDB439
F0 "QSFP+" 50
F1 "qsfp.sch" 50
$EndSheet
$Sheet
S 8500 1000 1000 1500
U 5EE2921B
F0 "RGMII PHY" 50
F1 "rgmii.sch" 50
$EndSheet
$Sheet
S 1000 3000 1000 1500
U 5EEF3B79
F0 "Clocking" 50
F1 "clocking.sch" 50
$EndSheet
$Sheet
S 2500 3000 1050 1500
U 5EEF3BE9
F0 "Trigger/Ref Inputs" 50
F1 "trigger.sch" 50
$EndSheet
$Sheet
S 4000 3000 1000 1500
U 5EF1FA37
F0 "FPGA Support" 50
F1 "fpgasupport.sch" 50
$EndSheet
$Sheet
S 5500 3000 1050 1500
U 5F049B6D
F0 "I/O FPGA" 50
F1 "iofpga.sch" 50
$EndSheet
$EndSCHEMATC
