<center>

## Team 20: RISC-V CPU

---

**_Adam El Jaafari, Archisha Garg, Dimitris Alexopoulos, Toby Browne_**

---

</center>

## Table of Contents

* F1 Program
* Program Counter & Instruction Memory
* Control Unit 
* ALU (Dimitris)
* Data Memory
* Pipelining and Hazard unit 
* Cache
* Individual Statements:
    * [Adam El Jaafari]
    * [Archisha Garg]
    * [Dimitris Alexopoulos]
    * [Toby Browne]
<br>

___

## Quick Start
___


<br>

___

## Overview
___


___

## Contribution Table
___

**Note:** o = Main Contributor; v = Co-Author

Task              | Files                                           | Adam  | Archisha  | Dimitris  | Toby |
:----------------:|:--- ---------------------------------------------
Single Cycle      | 
Repo Setup        | SystemVerilog modules and testbench source code |       |           |           |      |
Entry Script      | Documentation                                   |       |           |           |      |
F1 Program        | Documentation                                   |       |           |           |      |
Program Counter   | Documentation                                   |       |           |           |      |
Instruction Memory| Documentation                                   |       |           |           |      |
Control Unit      | [cu.sv](https://github.com/TheRealGlumfish/Team20/blob/master/rtl/cu.sv)                                                                 |   o   |     o     |     o     |      |
ALU               | [alu.sv](https://github.com/TheRealGlumfish/Team20/blob/master/rtl/alu.sv)                                                                 |       |           |     o     |      |
Sign Extend       | [se.sv](https://github.com/TheRealGlumfish/Team20/blob/master/rtl/se.sv)                                                                 |       |     o     |           |      |
Data Memory       | Documentation                                   |       |           |           |      |
Data Memory       | Documentation                                   |       |           |           |      |
Top Level         | Documentation                                   |       |           |           |   o  |
Pipeline          | 
Pipeline Registers| Documentation                                   |   o   |           |           |      |
Hazard Unit       | [hazard.sv](https://github.com/TheRealGlumfish/Team20/blob/pipeline/rtl/hazard.sv)                                                                 |       |     o     |           |      |
Pipeline Programs | Documentation                                   |       |           |           |      |
Top Level         | Documentation                                   |       |           |           |   o  |
Cache             | 

___

## Specifications
___


___

## File Structure
___


___

## Additional Comments
___

