module nc(I0,I1,S,F);
input [3:0]I0,I1;
input S;
output [3:0]F;
reg [3:0]F;
always @ (I0 or I1 or S)
if (S==0)
[3:0]F=[3:0]I0;
else 
[3:0]F=[3:0]I1;
endmodule 
