111210516陳昱瑄
第一章
[And](https://github.com/shrh80206/_co/blob/master/And.hdl) [Not](https://github.com/shrh80206/_co/blob/master/Not.hdl)
[Or](https://github.com/shrh80206/_co/blob/master/Or.hdl) [Xor](https://github.com/shrh80206/_co/blob/master/Xor.hdl)
[Mux](https://github.com/shrh80206/_co/blob/master/Mux.hdl)
[DMux](https://github.com/shrh80206/_co/blob/master/DMux.hdl)
[Not16](https://github.com/shrh80206/_co/blob/master/Not16.hdl)
[And16](https://github.com/shrh80206/_co/blob/master/And16.hdl)
[Or16](https://github.com/shrh80206/_co/blob/master/Or16.hdl)
[Mux16](https://github.com/shrh80206/_co/blob/master/Mux16.hdl)
[Or8Way](https://github.com/shrh80206/_co/blob/master/Or8Way.hdl)
[Mux4Way16](https://github.com/abc644/_co/blob/master/01/Mux4Way16.hdl)
[Mux8Way16](https://github.com/shrh80206/_co/blob/master/Mux8Way16.hdl)
[DMux4Way](https://github.com/shrh80206/_co/blob/master/DMux4Way.hdl)
[DMux8Way](https://github.com/shrh80206/_co/blob/master/DMux8Way.hdl)
第二章
[HalfAdder ](https://github.com/shrh80206/_co/blob/master/HalfAdder.hdl)
[FullAdder ](https://github.com/shrh80206/_co/blob/master/FullAdder.hdl)
[Add16 ](https://github.com/shrh80206/_co/blob/master/Add16.hdl)
[Inc16](https://github.com/shrh80206/_co/blob/master/Inc16.hdl)
[ALU](https://github.com/shrh80206/_co/blob/master/ALU.hdl)
第三章
[Bit](https://github.com/shrh80206/_co/blob/master/a/Bit.hdl)
[Register](https://github.com/shrh80206/_co/blob/master/a/RAM64.hdl)
[RAM8](https://github.com/shrh80206/_co/blob/master/a/RAM8.hdl)
[RAM64](https://github.com/shrh80206/_co/blob/master/a/RAM64.hdl)
[RAM512](https://github.com/shrh80206/_co/blob/master/b/RAM512.hdl)
[RAM4K](https://github.com/shrh80206/_co/blob/master/b/RAM4K.hdl)
[RAM16K](https://github.com/shrh80206/_co/blob/master/b/RAM16K.hdl)
[PC](https://github.com/shrh80206/_co/blob/master/a/PC.hdl)
