Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 20 16:03:12 2020
| Host         : MRYTG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.451        0.000                      0                   57        0.150        0.000                      0                   57        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.451        0.000                      0                   57        0.150        0.000                      0                   57        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 1.899ns (53.210%)  route 1.670ns (46.790%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           1.032     8.598    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I2_O)        0.299     8.897 r  SevenSegAn[0]_i_1/O
                         net (fo=1, routed)           0.000     8.897    SevenSegAn[0]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[0]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.077    15.347    SevenSegAn_reg[0]
  -------------------------------------------------------------------
                         required time                         15.347    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 1.899ns (53.330%)  route 1.662ns (46.670%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 f  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           1.024     8.590    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I1_O)        0.299     8.889 r  SevenSegAn[2]_i_1/O
                         net (fo=1, routed)           0.000     8.889    SevenSegAn[2]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[2]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.081    15.351    SevenSegAn_reg[2]
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.921ns (53.497%)  route 1.670ns (46.503%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 r  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           1.032     8.598    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I2_O)        0.321     8.919 r  SevenSegAn[1]_i_1/O
                         net (fo=1, routed)           0.000     8.919    SevenSegAn[1]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[1]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.118    15.388    SevenSegAn_reg[1]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.927ns (53.694%)  route 1.662ns (46.306%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 f  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           1.024     8.590    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I1_O)        0.327     8.917 r  SevenSegAn[7]_i_1/O
                         net (fo=1, routed)           0.000     8.917    SevenSegAn[7]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[7]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.118    15.388    SevenSegAn_reg[7]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.890ns (25.468%)  route 2.605ns (74.532%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.236    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X30Y83         FDPE                                         r  UART1/baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.518     5.754 f  UART1/baud_counter_reg[2]/Q
                         net (fo=3, routed)           0.870     6.624    UART1/baud_counter[2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  UART1/FSM_sequential_uart_tx_state[2]_i_3/O
                         net (fo=7, routed)           0.953     7.701    UART1/FSM_sequential_uart_tx_state[2]_i_3_n_0
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124     7.825 r  UART1/uart_tx_count[2]_i_2/O
                         net (fo=1, routed)           0.781     8.606    UART1/uart_tx_count
    SLICE_X32Y84         LUT4 (Prop_lut4_I2_O)        0.124     8.730 r  UART1/uart_tx_count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.730    UART1/uart_tx_count[2]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    14.937    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[2]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)        0.031    15.208    UART1/uart_tx_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 UART1/baud_counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/FSM_sequential_uart_tx_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.189ns  (logic 0.794ns (24.898%)  route 2.395ns (75.102%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.633     5.236    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X30Y83         FDPE                                         r  UART1/baud_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.518     5.754 f  UART1/baud_counter_reg[2]/Q
                         net (fo=3, routed)           0.870     6.624    UART1/baud_counter[2]
    SLICE_X30Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.748 r  UART1/FSM_sequential_uart_tx_state[2]_i_3/O
                         net (fo=7, routed)           0.953     7.701    UART1/FSM_sequential_uart_tx_state[2]_i_3_n_0
    SLICE_X33Y84         LUT5 (Prop_lut5_I1_O)        0.152     7.853 r  UART1/FSM_sequential_uart_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.572     8.425    UART1/FSM_sequential_uart_tx_state[2]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    14.937    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[2]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X32Y84         FDCE (Setup_fdce_C_D)       -0.264    14.913    UART1/FSM_sequential_uart_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.647ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.883ns (55.805%)  route 1.491ns (44.195%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.542 r  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=8, routed)           0.854     8.396    sel0[0]
    SLICE_X88Y87         LUT3 (Prop_lut3_I0_O)        0.306     8.702 r  SevenSegAn[4]_i_1/O
                         net (fo=1, routed)           0.000     8.702    SevenSegAn[4]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[4]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.079    15.349    SevenSegAn_reg[4]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  6.647    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 1.915ns (56.220%)  route 1.491ns (43.780%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.542 f  SevenSegAn_reg[7]_i_2/O[3]
                         net (fo=8, routed)           0.854     8.396    sel0[0]
    SLICE_X88Y87         LUT3 (Prop_lut3_I0_O)        0.338     8.734 r  SevenSegAn[5]_i_1/O
                         net (fo=1, routed)           0.000     8.734    SevenSegAn[5]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[5]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.118    15.388    SevenSegAn_reg[5]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.899ns (56.486%)  route 1.463ns (43.514%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 f  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           0.825     8.391    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I2_O)        0.299     8.690 r  SevenSegAn[3]_i_1/O
                         net (fo=1, routed)           0.000     8.690    SevenSegAn[3]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[3]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.079    15.349    SevenSegAn_reg[3]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 sevenseg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegAn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.928ns (56.858%)  route 1.463ns (43.142%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.725     5.328    CLK_undiv_IBUF_BUFG
    SLICE_X86Y84         FDRE                                         r  sevenseg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  sevenseg_counter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.421    sevenseg_counter_reg[0]
    SLICE_X87Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.001 r  SevenSegAn_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.001    SevenSegAn_reg[7]_i_6_n_0
    SLICE_X87Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  SevenSegAn_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.115    SevenSegAn_reg[7]_i_5_n_0
    SLICE_X87Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  SevenSegAn_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.229    SevenSegAn_reg[7]_i_4_n_0
    SLICE_X87Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  SevenSegAn_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.343    SevenSegAn_reg[7]_i_2_n_0
    SLICE_X87Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.565 f  SevenSegAn_reg[7]_i_3/O[0]
                         net (fo=8, routed)           0.825     8.391    sel0[1]
    SLICE_X88Y87         LUT3 (Prop_lut3_I0_O)        0.328     8.719 r  SevenSegAn[6]_i_1/O
                         net (fo=1, routed)           0.000     8.719    SevenSegAn[6]_i_1_n_0
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000    10.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.608    15.031    CLK_undiv_IBUF_BUFG
    SLICE_X88Y87         FDRE                                         r  SevenSegAn_reg[6]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)        0.118    15.388    SevenSegAn_reg[6]
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  UART1/oversample_baud_counter_reg[1]/Q
                         net (fo=6, routed)           0.098     1.726    UART1/oversample_baud_counter[1]
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  UART1/oversample_baud_tick/O
                         net (fo=1, routed)           0.000     1.771    UART1/p_0_in
    SLICE_X30Y84         FDCE                                         r  UART1/oversample_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  UART1/oversample_baud_tick_reg/C
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.121     1.620    UART1/oversample_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  UART1/oversample_baud_counter_reg[1]/Q
                         net (fo=6, routed)           0.100     1.728    UART1/oversample_baud_counter[1]
    SLICE_X30Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  UART1/oversample_baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.773    UART1/oversample_baud_counter[3]_i_1_n_0
    SLICE_X30Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[3]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.120     1.619    UART1/oversample_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X30Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  UART1/oversample_baud_counter_reg[3]/Q
                         net (fo=5, routed)           0.127     1.777    UART1/oversample_baud_counter[3]
    SLICE_X31Y84         LUT5 (Prop_lut5_I1_O)        0.048     1.825 r  UART1/oversample_baud_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    UART1/oversample_baud_counter[4]_i_1_n_0
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[4]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X31Y84         FDPE (Hold_fdpe_C_D)         0.107     1.606    UART1/oversample_baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART1/FSM_sequential_uart_tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_data_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/FSM_sequential_uart_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 f  UART1/FSM_sequential_uart_tx_state_reg[0]/Q
                         net (fo=8, routed)           0.143     1.771    UART1/uart_tx_state[0]
    SLICE_X33Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  UART1/uart_tx_data_i_2/O
                         net (fo=1, routed)           0.000     1.816    UART1/uart_tx_data_i_2_n_0
    SLICE_X33Y84         FDPE                                         r  UART1/uart_tx_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X33Y84         FDPE                                         r  UART1/uart_tx_data_reg/C
                         clock pessimism             -0.501     1.499    
    SLICE_X33Y84         FDPE (Hold_fdpe_C_D)         0.092     1.591    UART1/uart_tx_data_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.689%)  route 0.136ns (42.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  UART1/oversample_baud_counter_reg[5]/Q
                         net (fo=4, routed)           0.136     1.764    UART1/oversample_baud_counter[5]
    SLICE_X31Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  UART1/oversample_baud_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    UART1/oversample_baud_counter[1]_i_1_n_0
    SLICE_X31Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDCE                                         r  UART1/oversample_baud_counter_reg[1]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X31Y84         FDCE (Hold_fdce_C_D)         0.092     1.578    UART1/oversample_baud_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UART1/oversample_baud_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/oversample_baud_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.157%)  route 0.139ns (42.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.627 r  UART1/oversample_baud_counter_reg[5]/Q
                         net (fo=4, routed)           0.139     1.767    UART1/oversample_baud_counter[5]
    SLICE_X31Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  UART1/oversample_baud_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    UART1/oversample_baud_counter[5]_i_1_n_0
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X31Y84         FDPE                                         r  UART1/oversample_baud_counter_reg[5]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X31Y84         FDPE (Hold_fdpe_C_D)         0.092     1.578    UART1/oversample_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 UART1/uart_tx_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  UART1/uart_tx_count_reg[0]/Q
                         net (fo=5, routed)           0.154     1.782    UART1/uart_tx_count_reg_n_0_[0]
    SLICE_X32Y84         LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  UART1/uart_tx_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    UART1/uart_tx_count[1]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[1]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.092     1.578    UART1/uart_tx_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 UART1/uart_tx_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART1/uart_tx_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.416%)  route 0.183ns (49.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.567     1.486    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  UART1/uart_tx_count_reg[0]/Q
                         net (fo=5, routed)           0.183     1.810    UART1/uart_tx_count_reg_n_0_[0]
    SLICE_X32Y84         LUT5 (Prop_lut5_I4_O)        0.045     1.855 r  UART1/uart_tx_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    UART1/uart_tx_count[0]_i_1_n_0
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.836     2.001    UART1/CLK_undiv_IBUF_BUFG
    SLICE_X32Y84         FDCE                                         r  UART1/uart_tx_count_reg[0]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X32Y84         FDCE (Hold_fdce_C_D)         0.092     1.578    UART1/uart_tx_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sevenseg_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.604     1.523    CLK_undiv_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  sevenseg_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sevenseg_counter_reg[14]/Q
                         net (fo=2, routed)           0.133     1.797    sevenseg_counter_reg[14]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  sevenseg_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    sevenseg_counter_reg[12]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  sevenseg_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    CLK_undiv_IBUF_BUFG
    SLICE_X86Y87         FDRE                                         r  sevenseg_counter_reg[14]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    sevenseg_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sevenseg_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenseg_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.603     1.522    CLK_undiv_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  sevenseg_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sevenseg_counter_reg[10]/Q
                         net (fo=2, routed)           0.133     1.796    sevenseg_counter_reg[10]
    SLICE_X86Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  sevenseg_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    sevenseg_counter_reg[8]_i_1_n_5
    SLICE_X86Y86         FDRE                                         r  sevenseg_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_undiv (IN)
                         net (fo=0)                   0.000     0.000    CLK_undiv
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_undiv_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_undiv_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_undiv_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.874     2.039    CLK_undiv_IBUF_BUFG
    SLICE_X86Y86         FDRE                                         r  sevenseg_counter_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X86Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    sevenseg_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_undiv }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_undiv_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y92    CLK_DIVIDER_ON_SET.CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y92    CLK_DIVIDER_ON_SET.clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    SevenSegAn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    SevenSegAn_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    sevenseg_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    sevenseg_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    sevenseg_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    sevenseg_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    sevenseg_counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    sevenseg_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    sevenseg_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    sevenseg_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    sevenseg_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    sevenseg_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    sevenseg_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    SevenSegAn_reg[0]/C



