# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do pipelined_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work rtl_work 
# Copying /home/taolam/intelFPGA_lite/24.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/riscv_pipeline.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/riscv_pipeline.v 
# -- Compiling module riscv_pipeline
# 
# Top level modules:
# 	riscv_pipeline
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/imem.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/regfile.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/alu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/dmem.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/control_unit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 05:57:51 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/forwarding_unit.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:51 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/forwarding_unit.v 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/hazard_detection.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/hazard_detection.v 
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/if_stage.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/if_stage.v 
# -- Compiling module if_stage
# 
# Top level modules:
# 	if_stage
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/id_stage.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/id_stage.v 
# -- Compiling module id_stage
# 
# Top level modules:
# 	id_stage
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/ex_stage.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/ex_stage.v 
# -- Compiling module ex_stage
# 
# Top level modules:
# 	ex_stage
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/mem_stage.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/mem_stage.v 
# -- Compiling module mem_stage
# 
# Top level modules:
# 	mem_stage
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/wb_stage.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/wb_stage.v 
# -- Compiling module wb_stage
# 
# Top level modules:
# 	wb_stage
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/taolam/risc-v_project/pipelined {/home/taolam/risc-v_project/pipelined/tb_riscv_pipeline.v}
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 05:57:52 on Apr 18,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/taolam/risc-v_project/pipelined" /home/taolam/risc-v_project/pipelined/tb_riscv_pipeline.v 
# -- Compiling module tb_riscv_pipeline
# 
# Top level modules:
# 	tb_riscv_pipeline
# End time: 05:57:52 on Apr 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_riscv_pipeline
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_riscv_pipeline 
# Start time: 05:57:52 on Apr 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_riscv_pipeline(fast)
# Loading work.riscv_pipeline(fast)
# Loading work.if_stage(fast)
# Loading work.imem(fast)
# Loading work.id_stage(fast)
# Loading work.regfile(fast)
# Loading work.control_unit(fast)
# Loading work.ex_stage(fast)
# Loading work.alu(fast)
# Loading work.mem_stage(fast)
# Loading work.dmem(fast)
# Loading work.wb_stage(fast)
# Loading work.forwarding_unit(fast)
# Loading work.hazard_detection(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Testing IF Stage...
# Time=0 | PC=00000000 | IF/ID_Inst=00500093 | ID/EX_Reg1=         0 | ID/EX_Reg2=         0 | EX/MEM_ALU=00000000 | MEM/WB_Result=00000000 | x3=         x | x5=         x
# Time=15 | PC=00000004 | IF/ID_Inst=00700113 | ID/EX_Reg1=         0 | ID/EX_Reg2=         x | EX/MEM_ALU=00000000 | MEM/WB_Result=00000000 | x3=         x | x5=         x
# IF Stage FAIL: PC=00000004, Instr=00700113
# Time=25 | PC=00000008 | IF/ID_Inst=002081b3 | ID/EX_Reg1=         0 | ID/EX_Reg2=         x | EX/MEM_ALU=00000005 | MEM/WB_Result=00000000 | x3=         x | x5=         x
# Time=35 | PC=0000000c | IF/ID_Inst=00300113 | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=00000007 | MEM/WB_Result=00000005 | x3=         x | x5=         x
# ID Stage FAIL: Reg1=         x, Reg2=         x, Opcode=33
# Time=45 | PC=00000010 | IF/ID_Inst=002082b3 | ID/EX_Reg1=         0 | ID/EX_Reg2=         x | EX/MEM_ALU=0000000c | MEM/WB_Result=00000007 | x3=         x | x5=         x
# Time=55 | PC=00000014 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         5 | ID/EX_Reg2=         x | EX/MEM_ALU=0000000c | MEM/WB_Result=0000000c | x3=         x | x5=         x
# EX Stage FAIL: ALU_Result=0000000c
# Time=65 | PC=00000018 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=00000011 | MEM/WB_Result=0000000c | x3=        12 | x5=         x
# Time=75 | PC=0000001c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=00000011 | x3=        12 | x5=         x
# MEM Stage FAIL: MEM_Result=00000011
# Time=85 | PC=00000020 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=95 | PC=00000024 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# WB Stage FAIL: WB_Result=xxxxxxxx, x1=         5
# Time=105 | PC=00000028 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=115 | PC=0000002c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=125 | PC=00000030 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=135 | PC=00000034 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=145 | PC=00000038 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=155 | PC=0000003c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=165 | PC=00000040 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=175 | PC=00000044 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=185 | PC=00000048 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=195 | PC=0000004c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=205 | PC=00000050 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=215 | PC=00000054 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=225 | PC=00000058 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=235 | PC=0000005c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=245 | PC=00000060 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=255 | PC=00000064 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=265 | PC=00000068 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=275 | PC=0000006c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=285 | PC=00000070 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=295 | PC=00000074 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=305 | PC=00000078 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=315 | PC=0000007c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=325 | PC=00000080 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=335 | PC=00000084 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=345 | PC=00000088 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=355 | PC=0000008c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=365 | PC=00000090 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=375 | PC=00000094 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=385 | PC=00000098 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=395 | PC=0000009c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=405 | PC=000000a0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=415 | PC=000000a4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=425 | PC=000000a8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=435 | PC=000000ac | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=445 | PC=000000b0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=455 | PC=000000b4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=465 | PC=000000b8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=475 | PC=000000bc | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=485 | PC=000000c0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=495 | PC=000000c4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=505 | PC=000000c8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=515 | PC=000000cc | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=525 | PC=000000d0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=535 | PC=000000d4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=545 | PC=000000d8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=555 | PC=000000dc | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=565 | PC=000000e0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=575 | PC=000000e4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=585 | PC=000000e8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=595 | PC=000000ec | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=605 | PC=000000f0 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=615 | PC=000000f4 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=625 | PC=000000f8 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=635 | PC=000000fc | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=645 | PC=00000100 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=655 | PC=00000104 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=665 | PC=00000108 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=675 | PC=0000010c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=685 | PC=00000110 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=695 | PC=00000114 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=705 | PC=00000118 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=715 | PC=0000011c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=725 | PC=00000120 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=735 | PC=00000124 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=745 | PC=00000128 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=755 | PC=0000012c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=765 | PC=00000130 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=775 | PC=00000134 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=785 | PC=00000138 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=795 | PC=0000013c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=805 | PC=00000140 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=815 | PC=00000144 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=825 | PC=00000148 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=835 | PC=0000014c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=845 | PC=00000150 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=855 | PC=00000154 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=865 | PC=00000158 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=875 | PC=0000015c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=885 | PC=00000160 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=895 | PC=00000164 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=905 | PC=00000168 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=915 | PC=0000016c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=925 | PC=00000170 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=935 | PC=00000174 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=945 | PC=00000178 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=955 | PC=0000017c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=965 | PC=00000180 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=975 | PC=00000184 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=985 | PC=00000188 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=995 | PC=0000018c | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# Time=1005 | PC=00000190 | IF/ID_Inst=xxxxxxxx | ID/EX_Reg1=         x | ID/EX_Reg2=         x | EX/MEM_ALU=xxxxxxxx | MEM/WB_Result=xxxxxxxx | x3=        12 | x5=        17
# ** Note: $finish    : /home/taolam/risc-v_project/pipelined/tb_riscv_pipeline.v(15)
#    Time: 1010 ps  Iteration: 0  Instance: /tb_riscv_pipeline
# 1
# Break in Module tb_riscv_pipeline at /home/taolam/risc-v_project/pipelined/tb_riscv_pipeline.v line 15
# End time: 05:58:43 on Apr 18,2025, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
