
ProjetA25_CentreDeTri.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d688  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  0800d810  0800d810  0000e810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d840  0800d840  0000f688  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d840  0800d840  0000e840  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d848  0800d848  0000f688  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d848  0800d848  0000e848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d84c  0800d84c  0000e84c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000688  20000000  0800d850  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f688  2**0
                  CONTENTS
 10 .bss          00000b10  20000688  20000688  0000f688  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001198  20001198  0000f688  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f688  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c2e1  00000000  00000000  0000f6b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000057fb  00000000  00000000  0002b999  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a48  00000000  00000000  00031198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013c5  00000000  00000000  00032be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027e31  00000000  00000000  00033fa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00028c03  00000000  00000000  0005bdd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d63f2  00000000  00000000  000849d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015adcb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000695c  00000000  00000000  0015ae10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000076  00000000  00000000  0016176c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000688 	.word	0x20000688
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d7f8 	.word	0x0800d7f8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000068c 	.word	0x2000068c
 80001c4:	0800d7f8 	.word	0x0800d7f8

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <vOutputGLcd>:
//    Equate : Aucun	
//    #Define : Aucun   
//                                    
//******************************************************************************   
void vOutputGLcd(uint8_t ucAdresse, uint8_t ucDonnee)
{   
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	460a      	mov	r2, r1
 80004fe:	71fb      	strb	r3, [r7, #7]
 8000500:	4613      	mov	r3, r2
 8000502:	71bb      	strb	r3, [r7, #6]
  uint8_t ucTest; 
  
  ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);  
 8000504:	2204      	movs	r2, #4
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f000 f9cb 	bl	80008a4 <ucReadIO>
 800050e:	4603      	mov	r3, r0
 8000510:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000512:	e006      	b.n	8000522 <vOutputGLcd+0x2e>
    ucTest = ucReadIO (CS0, 1, ADRBUSYFLAG);
 8000514:	2204      	movs	r2, #4
 8000516:	2101      	movs	r1, #1
 8000518:	2000      	movs	r0, #0
 800051a:	f000 f9c3 	bl	80008a4 <ucReadIO>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
  while ((ucTest & 0x80) == 0x80)                    //Attente du BUSY FLAG.
 8000522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000526:	2b00      	cmp	r3, #0
 8000528:	dbf4      	blt.n	8000514 <vOutputGLcd+0x20>
  
  vWriteIO(ucDonnee, CS0, 1, (ucAdresse & 0x0B));    //Ecriture de la donnee.
 800052a:	79fb      	ldrb	r3, [r7, #7]
 800052c:	f003 030b 	and.w	r3, r3, #11
 8000530:	b2db      	uxtb	r3, r3
 8000532:	79b8      	ldrb	r0, [r7, #6]
 8000534:	2201      	movs	r2, #1
 8000536:	2100      	movs	r1, #0
 8000538:	f000 fb46 	bl	8000bc8 <vWriteIO>
}    
 800053c:	bf00      	nop
 800053e:	3710      	adds	r7, #16
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}

08000544 <vInitGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vInitGLcd(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
//Cote gauche 
  vOutputGLcd(ADRINSTRLEFTW, 0x3E);  //Display OFF. 
 8000548:	213e      	movs	r1, #62	@ 0x3e
 800054a:	2002      	movs	r0, #2
 800054c:	f7ff ffd2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xC0);  //Start line.     
 8000550:	21c0      	movs	r1, #192	@ 0xc0
 8000552:	2002      	movs	r0, #2
 8000554:	f7ff ffce 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0xB8);  //Page a 0.
 8000558:	21b8      	movs	r1, #184	@ 0xb8
 800055a:	2002      	movs	r0, #2
 800055c:	f7ff ffca 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x40);  //Adresse Y a 0.      
 8000560:	2140      	movs	r1, #64	@ 0x40
 8000562:	2002      	movs	r0, #2
 8000564:	f7ff ffc6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRLEFTW, 0x3F);  //Display ON.
 8000568:	213f      	movs	r1, #63	@ 0x3f
 800056a:	2002      	movs	r0, #2
 800056c:	f7ff ffc2 	bl	80004f4 <vOutputGLcd>
//Cote droit  
  vOutputGLcd(ADRINSTRRIGHTW, 0x3E);  //Display OFF.
 8000570:	213e      	movs	r1, #62	@ 0x3e
 8000572:	2001      	movs	r0, #1
 8000574:	f7ff ffbe 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xC0);  //Start line.     
 8000578:	21c0      	movs	r1, #192	@ 0xc0
 800057a:	2001      	movs	r0, #1
 800057c:	f7ff ffba 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0xB8);  //Page a 0.
 8000580:	21b8      	movs	r1, #184	@ 0xb8
 8000582:	2001      	movs	r0, #1
 8000584:	f7ff ffb6 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x40);  //Adresse Y a 0.      
 8000588:	2140      	movs	r1, #64	@ 0x40
 800058a:	2001      	movs	r0, #1
 800058c:	f7ff ffb2 	bl	80004f4 <vOutputGLcd>
  vOutputGLcd(ADRINSTRRIGHTW, 0x3F);  //Display ON.
 8000590:	213f      	movs	r1, #63	@ 0x3f
 8000592:	2001      	movs	r0, #1
 8000594:	f7ff ffae 	bl	80004f4 <vOutputGLcd>
}
 8000598:	bf00      	nop
 800059a:	bd80      	pop	{r7, pc}

0800059c <vClearGLcd>:
//    Equate : Aucun
//    #Define : ADRINSTRRIGHTW, ADRINSTRLEFTW, ADRDATALEFTW, ADRDATARIGHTW
//                                    
//******************************************************************************
void vClearGLcd(uint8_t ucData)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  int i, j;

  for (j=0; j<8; j++)
 80005a6:	2300      	movs	r3, #0
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	e02e      	b.n	800060a <vClearGLcd+0x6e>
  {              
    vOutputGLcd(ADRINSTRRIGHTW, (0xB8+j));  //Page                                 
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	3b48      	subs	r3, #72	@ 0x48
 80005b2:	b2db      	uxtb	r3, r3
 80005b4:	4619      	mov	r1, r3
 80005b6:	2001      	movs	r0, #1
 80005b8:	f7ff ff9c 	bl	80004f4 <vOutputGLcd>
    vOutputGLcd(ADRINSTRLEFTW, (0xB8+j));   //Page    
 80005bc:	68bb      	ldr	r3, [r7, #8]
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	3b48      	subs	r3, #72	@ 0x48
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4619      	mov	r1, r3
 80005c6:	2002      	movs	r0, #2
 80005c8:	f7ff ff94 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005cc:	2300      	movs	r3, #0
 80005ce:	60fb      	str	r3, [r7, #12]
 80005d0:	e007      	b.n	80005e2 <vClearGLcd+0x46>
    {
      vOutputGLcd(ADRDATALEFTW, ucData); 
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	4619      	mov	r1, r3
 80005d6:	200a      	movs	r0, #10
 80005d8:	f7ff ff8c 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	3301      	adds	r3, #1
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	68fb      	ldr	r3, [r7, #12]
 80005e4:	2b3f      	cmp	r3, #63	@ 0x3f
 80005e6:	ddf4      	ble.n	80005d2 <vClearGLcd+0x36>
    }     
    for (i=0; i<64; i++)
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e007      	b.n	80005fe <vClearGLcd+0x62>
    {
      vOutputGLcd(ADRDATARIGHTW, ucData); 
 80005ee:	79fb      	ldrb	r3, [r7, #7]
 80005f0:	4619      	mov	r1, r3
 80005f2:	2009      	movs	r0, #9
 80005f4:	f7ff ff7e 	bl	80004f4 <vOutputGLcd>
    for (i=0; i<64; i++)
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	3301      	adds	r3, #1
 80005fc:	60fb      	str	r3, [r7, #12]
 80005fe:	68fb      	ldr	r3, [r7, #12]
 8000600:	2b3f      	cmp	r3, #63	@ 0x3f
 8000602:	ddf4      	ble.n	80005ee <vClearGLcd+0x52>
  for (j=0; j<8; j++)
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	3301      	adds	r3, #1
 8000608:	60bb      	str	r3, [r7, #8]
 800060a:	68bb      	ldr	r3, [r7, #8]
 800060c:	2b07      	cmp	r3, #7
 800060e:	ddcd      	ble.n	80005ac <vClearGLcd+0x10>
    }     
  }     
}   
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <vPutCharGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutCharGLcd(uint8_t ucChar, uint8_t ucLigne, uint8_t ucColonne, uint8_t ucFont)
{      
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
uint8_t ucAdresse; 
int8_t i, iChar; 
uint8_t ucX, ucData;  
  iChar = ucChar - 0x20;                //Choix de la ligne dans le tableau.  
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	3b20      	subs	r3, #32
 800063e:	b2db      	uxtb	r3, r3
 8000640:	733b      	strb	r3, [r7, #12]
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 8000642:	793b      	ldrb	r3, [r7, #4]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d102      	bne.n	800064e <vPutCharGLcd+0x32>
  {
    ucX = (ucColonne * 4);              //Calcul de la position en X.
 8000648:	797b      	ldrb	r3, [r7, #5]
 800064a:	009b      	lsls	r3, r3, #2
 800064c:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 800064e:	793b      	ldrb	r3, [r7, #4]
 8000650:	2b05      	cmp	r3, #5
 8000652:	d107      	bne.n	8000664 <vPutCharGLcd+0x48>
  { 
    ucX = ((ucColonne * 6) + 4);        //Calcul de la position en X.
 8000654:	797b      	ldrb	r3, [r7, #5]
 8000656:	461a      	mov	r2, r3
 8000658:	0052      	lsls	r2, r2, #1
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	b2db      	uxtb	r3, r3
 8000660:	3304      	adds	r3, #4
 8000662:	737b      	strb	r3, [r7, #13]
  }
  if (ucFont == 7)                      //Si on utilise le font de 3 pixels.
 8000664:	793b      	ldrb	r3, [r7, #4]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d102      	bne.n	8000670 <vPutCharGLcd+0x54>
  {
    ucX = (ucColonne * 8);              //Calcul de la position en X.
 800066a:	797b      	ldrb	r3, [r7, #5]
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	737b      	strb	r3, [r7, #13]
  }                                      
  //Choix du cote de l'ecran    
  if (ucX >= 64) 
 8000670:	7b7b      	ldrb	r3, [r7, #13]
 8000672:	2b3f      	cmp	r3, #63	@ 0x3f
 8000674:	d905      	bls.n	8000682 <vPutCharGLcd+0x66>
  { 
    ucAdresse = ADRDATARIGHTW;
 8000676:	2309      	movs	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]
    ucX = ucX - 64;
 800067a:	7b7b      	ldrb	r3, [r7, #13]
 800067c:	3b40      	subs	r3, #64	@ 0x40
 800067e:	737b      	strb	r3, [r7, #13]
 8000680:	e001      	b.n	8000686 <vPutCharGLcd+0x6a>
  }  
  else
    ucAdresse = ADRDATALEFTW;     
 8000682:	230a      	movs	r3, #10
 8000684:	73fb      	strb	r3, [r7, #15]
//Position de l'adresse Y.
  ucData = 0x40 | ucX;  
 8000686:	7b7b      	ldrb	r3, [r7, #13]
 8000688:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800068c:	72fb      	strb	r3, [r7, #11]
//  LCDDI = 0;    
  vOutputGLcd((ucAdresse & 0x07), ucData);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	f003 0307 	and.w	r3, r3, #7
 8000694:	b2db      	uxtb	r3, r3
 8000696:	7afa      	ldrb	r2, [r7, #11]
 8000698:	4611      	mov	r1, r2
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff ff2a 	bl	80004f4 <vOutputGLcd>
//Position de la page. 
  ucData = 0xB8 | ucLigne;
 80006a0:	79bb      	ldrb	r3, [r7, #6]
 80006a2:	f063 0347 	orn	r3, r3, #71	@ 0x47
 80006a6:	72fb      	strb	r3, [r7, #11]
  vOutputGLcd((ucAdresse & 0x07), ucData); 
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	f003 0307 	and.w	r3, r3, #7
 80006ae:	b2db      	uxtb	r3, r3
 80006b0:	7afa      	ldrb	r2, [r7, #11]
 80006b2:	4611      	mov	r1, r2
 80006b4:	4618      	mov	r0, r3
 80006b6:	f7ff ff1d 	bl	80004f4 <vOutputGLcd>
//  LCDDI = 1;     
  if (ucFont == 3)                      //Si on utilise le font de 3 pixels.
 80006ba:	793b      	ldrb	r3, [r7, #4]
 80006bc:	2b03      	cmp	r3, #3
 80006be:	d121      	bne.n	8000704 <vPutCharGLcd+0xe8>
  {
    for (i = 0; i <= 2; i++)
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
 80006c4:	e01a      	b.n	80006fc <vPutCharGLcd+0xe0>
    {    
      ucData = ucFontSystem3x6[iChar][i];
 80006c6:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80006ca:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80006ce:	4834      	ldr	r0, [pc, #208]	@ (80007a0 <vPutCharGLcd+0x184>)
 80006d0:	4613      	mov	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	4413      	add	r3, r2
 80006d6:	4403      	add	r3, r0
 80006d8:	440b      	add	r3, r1
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 80006de:	7bfb      	ldrb	r3, [r7, #15]
 80006e0:	f043 0308 	orr.w	r3, r3, #8
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7afa      	ldrb	r2, [r7, #11]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff02 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 2; i++)
 80006f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	73bb      	strb	r3, [r7, #14]
 80006fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000700:	2b02      	cmp	r3, #2
 8000702:	dde0      	ble.n	80006c6 <vPutCharGLcd+0xaa>
    }
  }
  if (ucFont == 5)                      //Si on utilise le font de 5 pixels.
 8000704:	793b      	ldrb	r3, [r7, #4]
 8000706:	2b05      	cmp	r3, #5
 8000708:	d121      	bne.n	800074e <vPutCharGLcd+0x132>
  { 
    for (i = 0; i <= 4; i++)
 800070a:	2300      	movs	r3, #0
 800070c:	73bb      	strb	r3, [r7, #14]
 800070e:	e01a      	b.n	8000746 <vPutCharGLcd+0x12a>
    {    
      ucData = ucFontSystem5x8[iChar][i];
 8000710:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8000714:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000718:	4822      	ldr	r0, [pc, #136]	@ (80007a4 <vPutCharGLcd+0x188>)
 800071a:	4613      	mov	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	4413      	add	r3, r2
 8000720:	4403      	add	r3, r0
 8000722:	440b      	add	r3, r1
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000728:	7bfb      	ldrb	r3, [r7, #15]
 800072a:	f043 0308 	orr.w	r3, r3, #8
 800072e:	b2db      	uxtb	r3, r3
 8000730:	7afa      	ldrb	r2, [r7, #11]
 8000732:	4611      	mov	r1, r2
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff fedd 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 4; i++)
 800073a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800073e:	b2db      	uxtb	r3, r3
 8000740:	3301      	adds	r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	73bb      	strb	r3, [r7, #14]
 8000746:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800074a:	2b04      	cmp	r3, #4
 800074c:	dde0      	ble.n	8000710 <vPutCharGLcd+0xf4>
    } 
  }
  if (ucFont == 7)                      //Si on utilise le font de 7 pixels.
 800074e:	793b      	ldrb	r3, [r7, #4]
 8000750:	2b07      	cmp	r3, #7
 8000752:	d121      	bne.n	8000798 <vPutCharGLcd+0x17c>
  {
    for (i = 0; i <= 6; i++)
 8000754:	2300      	movs	r3, #0
 8000756:	73bb      	strb	r3, [r7, #14]
 8000758:	e01a      	b.n	8000790 <vPutCharGLcd+0x174>
    {    
      ucData = ucFontSystem7x8[iChar][i];
 800075a:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800075e:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8000762:	4811      	ldr	r0, [pc, #68]	@ (80007a8 <vPutCharGLcd+0x18c>)
 8000764:	4613      	mov	r3, r2
 8000766:	00db      	lsls	r3, r3, #3
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4403      	add	r3, r0
 800076c:	440b      	add	r3, r1
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	72fb      	strb	r3, [r7, #11]
      vOutputGLcd((ucAdresse | 0x08), ucData);  
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	f043 0308 	orr.w	r3, r3, #8
 8000778:	b2db      	uxtb	r3, r3
 800077a:	7afa      	ldrb	r2, [r7, #11]
 800077c:	4611      	mov	r1, r2
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff feb8 	bl	80004f4 <vOutputGLcd>
    for (i = 0; i <= 6; i++)
 8000784:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	3301      	adds	r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	73bb      	strb	r3, [r7, #14]
 8000790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000794:	2b06      	cmp	r3, #6
 8000796:	dde0      	ble.n	800075a <vPutCharGLcd+0x13e>
    }
  }
}
 8000798:	bf00      	nop
 800079a:	3714      	adds	r7, #20
 800079c:	46bd      	mov	sp, r7
 800079e:	bd90      	pop	{r4, r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	200000c4 	.word	0x200000c4
 80007a8:	200002ac 	.word	0x200002ac

080007ac <vPutStringGLcd>:
//    Equate : Aucun	
//    #Define : Aucun
//                                    
//******************************************************************************
void vPutStringGLcd(uint8_t ucTab[], int8_t iLigneLcd, uint8_t ucFont)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b084      	sub	sp, #16
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	460b      	mov	r3, r1
 80007b6:	70fb      	strb	r3, [r7, #3]
 80007b8:	4613      	mov	r3, r2
 80007ba:	70bb      	strb	r3, [r7, #2]
  int i; 
  {
     if (ucFont == 3)
 80007bc:	78bb      	ldrb	r3, [r7, #2]
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d112      	bne.n	80007e8 <vPutStringGLcd+0x3c>
     {
        for (i = 0; i <= 31; i++)
 80007c2:	2300      	movs	r3, #0
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	e00c      	b.n	80007e2 <vPutStringGLcd+0x36>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 3);
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	687a      	ldr	r2, [r7, #4]
 80007cc:	4413      	add	r3, r2
 80007ce:	7818      	ldrb	r0, [r3, #0]
 80007d0:	78f9      	ldrb	r1, [r7, #3]
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	2303      	movs	r3, #3
 80007d8:	f7ff ff20 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 31; i++)
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	3301      	adds	r3, #1
 80007e0:	60fb      	str	r3, [r7, #12]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	2b1f      	cmp	r3, #31
 80007e6:	ddef      	ble.n	80007c8 <vPutStringGLcd+0x1c>
        }
     }
     if (ucFont == 5)
 80007e8:	78bb      	ldrb	r3, [r7, #2]
 80007ea:	2b05      	cmp	r3, #5
 80007ec:	d112      	bne.n	8000814 <vPutStringGLcd+0x68>
     {
        for (i = 0; i <= 19; i++)
 80007ee:	2300      	movs	r3, #0
 80007f0:	60fb      	str	r3, [r7, #12]
 80007f2:	e00c      	b.n	800080e <vPutStringGLcd+0x62>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 5);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	687a      	ldr	r2, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7818      	ldrb	r0, [r3, #0]
 80007fc:	78f9      	ldrb	r1, [r7, #3]
 80007fe:	68fb      	ldr	r3, [r7, #12]
 8000800:	b2da      	uxtb	r2, r3
 8000802:	2305      	movs	r3, #5
 8000804:	f7ff ff0a 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 19; i++)
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	3301      	adds	r3, #1
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	2b13      	cmp	r3, #19
 8000812:	ddef      	ble.n	80007f4 <vPutStringGLcd+0x48>
        }
     } 
     if (ucFont == 7)
 8000814:	78bb      	ldrb	r3, [r7, #2]
 8000816:	2b07      	cmp	r3, #7
 8000818:	d112      	bne.n	8000840 <vPutStringGLcd+0x94>
     {
        for (i = 0; i <= 15; i++)
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	e00c      	b.n	800083a <vPutStringGLcd+0x8e>
        {
          vPutCharGLcd(ucTab[i], iLigneLcd, i, 7);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	687a      	ldr	r2, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	7818      	ldrb	r0, [r3, #0]
 8000828:	78f9      	ldrb	r1, [r7, #3]
 800082a:	68fb      	ldr	r3, [r7, #12]
 800082c:	b2da      	uxtb	r2, r3
 800082e:	2307      	movs	r3, #7
 8000830:	f7ff fef4 	bl	800061c <vPutCharGLcd>
        for (i = 0; i <= 15; i++)
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	3301      	adds	r3, #1
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2b0f      	cmp	r3, #15
 800083e:	ddef      	ble.n	8000820 <vPutStringGLcd+0x74>
        }
     }
  }
}  
 8000840:	bf00      	nop
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <vData_IN>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_IN (void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800084e:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8000852:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000854:	2300      	movs	r3, #0
 8000856:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	4619      	mov	r1, r3
 8000860:	4803      	ldr	r0, [pc, #12]	@ (8000870 <vData_IN+0x28>)
 8000862:	f004 fd8b 	bl	800537c <HAL_GPIO_Init>
}
 8000866:	bf00      	nop
 8000868:	3718      	adds	r7, #24
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000

08000874 <vData_OUT>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vData_OUT (void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b086      	sub	sp, #24
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin|D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 800087a:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 800087e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000880:	2301      	movs	r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800088c:	1d3b      	adds	r3, r7, #4
 800088e:	4619      	mov	r1, r3
 8000890:	4803      	ldr	r0, [pc, #12]	@ (80008a0 <vData_OUT+0x2c>)
 8000892:	f004 fd73 	bl	800537c <HAL_GPIO_Init>
}
 8000896:	bf00      	nop
 8000898:	3718      	adds	r7, #24
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	40021000 	.word	0x40021000

080008a4 <ucReadIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 	
//******************************************************************************
uint8_t ucReadIO (uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	460b      	mov	r3, r1
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	4613      	mov	r3, r2
 80008b4:	717b      	strb	r3, [r7, #5]
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;  
                                                 //Nom de l'union.
 uint8_t ucLireDataIO;
  
 vData_IN ();                                    //Le port de Data est en 
 80008b6:	f7ff ffc7 	bl	8000848 <vData_IN>
                                                 //entrée. 
 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 80008ba:	797b      	ldrb	r3, [r7, #5]
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d006      	beq.n	80008d2 <ucReadIO+0x2e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 80008c4:	2201      	movs	r2, #1
 80008c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008ca:	48bc      	ldr	r0, [pc, #752]	@ (8000bbc <ucReadIO+0x318>)
 80008cc:	f004 ff0a 	bl	80056e4 <HAL_GPIO_WritePin>
 80008d0:	e005      	b.n	80008de <ucReadIO+0x3a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008d8:	48b8      	ldr	r0, [pc, #736]	@ (8000bbc <ucReadIO+0x318>)
 80008da:	f004 ff03 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 80008de:	797b      	ldrb	r3, [r7, #5]
 80008e0:	f003 0302 	and.w	r3, r3, #2
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d006      	beq.n	80008f6 <ucReadIO+0x52>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 80008e8:	2201      	movs	r2, #1
 80008ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008ee:	48b3      	ldr	r0, [pc, #716]	@ (8000bbc <ucReadIO+0x318>)
 80008f0:	f004 fef8 	bl	80056e4 <HAL_GPIO_WritePin>
 80008f4:	e005      	b.n	8000902 <ucReadIO+0x5e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 80008f6:	2200      	movs	r2, #0
 80008f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fc:	48af      	ldr	r0, [pc, #700]	@ (8000bbc <ucReadIO+0x318>)
 80008fe:	f004 fef1 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	f003 0304 	and.w	r3, r3, #4
 8000908:	2b00      	cmp	r3, #0
 800090a:	d006      	beq.n	800091a <ucReadIO+0x76>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 800090c:	2201      	movs	r2, #1
 800090e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000912:	48aa      	ldr	r0, [pc, #680]	@ (8000bbc <ucReadIO+0x318>)
 8000914:	f004 fee6 	bl	80056e4 <HAL_GPIO_WritePin>
 8000918:	e005      	b.n	8000926 <ucReadIO+0x82>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000920:	48a6      	ldr	r0, [pc, #664]	@ (8000bbc <ucReadIO+0x318>)
 8000922:	f004 fedf 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000926:	797b      	ldrb	r3, [r7, #5]
 8000928:	f003 0308 	and.w	r3, r3, #8
 800092c:	2b00      	cmp	r3, #0
 800092e:	d006      	beq.n	800093e <ucReadIO+0x9a>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000936:	48a1      	ldr	r0, [pc, #644]	@ (8000bbc <ucReadIO+0x318>)
 8000938:	f004 fed4 	bl	80056e4 <HAL_GPIO_WritePin>
 800093c:	e005      	b.n	800094a <ucReadIO+0xa6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000944:	489d      	ldr	r0, [pc, #628]	@ (8000bbc <ucReadIO+0x318>)
 8000946:	f004 fecd 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 800094a:	797b      	ldrb	r3, [r7, #5]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	2b00      	cmp	r3, #0
 8000952:	d005      	beq.n	8000960 <ucReadIO+0xbc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2102      	movs	r1, #2
 8000958:	4899      	ldr	r0, [pc, #612]	@ (8000bc0 <ucReadIO+0x31c>)
 800095a:	f004 fec3 	bl	80056e4 <HAL_GPIO_WritePin>
 800095e:	e004      	b.n	800096a <ucReadIO+0xc6>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	2102      	movs	r1, #2
 8000964:	4896      	ldr	r0, [pc, #600]	@ (8000bc0 <ucReadIO+0x31c>)
 8000966:	f004 febd 	bl	80056e4 <HAL_GPIO_WritePin>

//Choix du CS. 
  switch (CSx)                                 
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	2b03      	cmp	r3, #3
 800096e:	d84f      	bhi.n	8000a10 <ucReadIO+0x16c>
 8000970:	a201      	add	r2, pc, #4	@ (adr r2, 8000978 <ucReadIO+0xd4>)
 8000972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000976:	bf00      	nop
 8000978:	08000989 	.word	0x08000989
 800097c:	080009ab 	.word	0x080009ab
 8000980:	080009cd 	.word	0x080009cd
 8000984:	080009ef 	.word	0x080009ef
 {
 case 0 :
   if (Level == 0)
 8000988:	79bb      	ldrb	r3, [r7, #6]
 800098a:	2b00      	cmp	r3, #0
 800098c:	d106      	bne.n	800099c <ucReadIO+0xf8>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 800098e:	2200      	movs	r2, #0
 8000990:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000994:	488a      	ldr	r0, [pc, #552]	@ (8000bc0 <ucReadIO+0x31c>)
 8000996:	f004 fea5 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 800099a:	e03a      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 800099c:	2201      	movs	r2, #1
 800099e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009a2:	4887      	ldr	r0, [pc, #540]	@ (8000bc0 <ucReadIO+0x31c>)
 80009a4:	f004 fe9e 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 80009a8:	e033      	b.n	8000a12 <ucReadIO+0x16e>
  
 case 1 :
   if (Level == 0)
 80009aa:	79bb      	ldrb	r3, [r7, #6]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d106      	bne.n	80009be <ucReadIO+0x11a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009b6:	4882      	ldr	r0, [pc, #520]	@ (8000bc0 <ucReadIO+0x31c>)
 80009b8:	f004 fe94 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 80009bc:	e029      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 80009be:	2201      	movs	r2, #1
 80009c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80009c4:	487e      	ldr	r0, [pc, #504]	@ (8000bc0 <ucReadIO+0x31c>)
 80009c6:	f004 fe8d 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 80009ca:	e022      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 2 :
   if (Level == 0)
 80009cc:	79bb      	ldrb	r3, [r7, #6]
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d106      	bne.n	80009e0 <ucReadIO+0x13c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d8:	4879      	ldr	r0, [pc, #484]	@ (8000bc0 <ucReadIO+0x31c>)
 80009da:	f004 fe83 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 80009de:	e018      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 80009e0:	2201      	movs	r2, #1
 80009e2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009e6:	4876      	ldr	r0, [pc, #472]	@ (8000bc0 <ucReadIO+0x31c>)
 80009e8:	f004 fe7c 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 80009ec:	e011      	b.n	8000a12 <ucReadIO+0x16e>
 
 case 3 :
   if (Level == 0)
 80009ee:	79bb      	ldrb	r3, [r7, #6]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d106      	bne.n	8000a02 <ucReadIO+0x15e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 80009f4:	2200      	movs	r2, #0
 80009f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009fa:	4871      	ldr	r0, [pc, #452]	@ (8000bc0 <ucReadIO+0x31c>)
 80009fc:	f004 fe72 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000a00:	e007      	b.n	8000a12 <ucReadIO+0x16e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	486d      	ldr	r0, [pc, #436]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a0a:	f004 fe6b 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000a0e:	e000      	b.n	8000a12 <ucReadIO+0x16e>
 
 default :
 break;   
 8000a10:	bf00      	nop
 }
 
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_RESET);   //Activer le RD.
 8000a12:	2200      	movs	r2, #0
 8000a14:	2101      	movs	r1, #1
 8000a16:	486a      	ldr	r0, [pc, #424]	@ (8000bc0 <ucReadIO+0x31c>)
 8000a18:	f004 fe64 	bl	80056e4 <HAL_GPIO_WritePin>
 unData.DataBit.D0 = HAL_GPIO_ReadPin(GPIOE, D0_Pin); //Lire D0.
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	4868      	ldr	r0, [pc, #416]	@ (8000bc4 <ucReadIO+0x320>)
 8000a22:	f004 fe47 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000a26:	4603      	mov	r3, r0
 8000a28:	01db      	lsls	r3, r3, #7
 8000a2a:	b25b      	sxtb	r3, r3
 8000a2c:	11db      	asrs	r3, r3, #7
 8000a2e:	b25a      	sxtb	r2, r3
 8000a30:	7a3b      	ldrb	r3, [r7, #8]
 8000a32:	f362 0300 	bfi	r3, r2, #0, #1
 8000a36:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D1 = HAL_GPIO_ReadPin(GPIOE, D1_Pin); //Lire D1.
 8000a38:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a3c:	4861      	ldr	r0, [pc, #388]	@ (8000bc4 <ucReadIO+0x320>)
 8000a3e:	f004 fe39 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000a42:	4603      	mov	r3, r0
 8000a44:	01db      	lsls	r3, r3, #7
 8000a46:	b25b      	sxtb	r3, r3
 8000a48:	11db      	asrs	r3, r3, #7
 8000a4a:	b25a      	sxtb	r2, r3
 8000a4c:	7a3b      	ldrb	r3, [r7, #8]
 8000a4e:	f362 0341 	bfi	r3, r2, #1, #1
 8000a52:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D2 = HAL_GPIO_ReadPin(GPIOE, D2_Pin); //Lire D2.
 8000a54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a58:	485a      	ldr	r0, [pc, #360]	@ (8000bc4 <ucReadIO+0x320>)
 8000a5a:	f004 fe2b 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	01db      	lsls	r3, r3, #7
 8000a62:	b25b      	sxtb	r3, r3
 8000a64:	11db      	asrs	r3, r3, #7
 8000a66:	b25a      	sxtb	r2, r3
 8000a68:	7a3b      	ldrb	r3, [r7, #8]
 8000a6a:	f362 0382 	bfi	r3, r2, #2, #1
 8000a6e:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D3 = HAL_GPIO_ReadPin(GPIOE, D3_Pin); //Lire D3.
 8000a70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a74:	4853      	ldr	r0, [pc, #332]	@ (8000bc4 <ucReadIO+0x320>)
 8000a76:	f004 fe1d 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	01db      	lsls	r3, r3, #7
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	11db      	asrs	r3, r3, #7
 8000a82:	b25a      	sxtb	r2, r3
 8000a84:	7a3b      	ldrb	r3, [r7, #8]
 8000a86:	f362 03c3 	bfi	r3, r2, #3, #1
 8000a8a:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D4 = HAL_GPIO_ReadPin(GPIOE, D4_Pin); //Lire D4.
 8000a8c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a90:	484c      	ldr	r0, [pc, #304]	@ (8000bc4 <ucReadIO+0x320>)
 8000a92:	f004 fe0f 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000a96:	4603      	mov	r3, r0
 8000a98:	01db      	lsls	r3, r3, #7
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	11db      	asrs	r3, r3, #7
 8000a9e:	b25a      	sxtb	r2, r3
 8000aa0:	7a3b      	ldrb	r3, [r7, #8]
 8000aa2:	f362 1304 	bfi	r3, r2, #4, #1
 8000aa6:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D5 = HAL_GPIO_ReadPin(GPIOE, D5_Pin); //Lire D5.
 8000aa8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aac:	4845      	ldr	r0, [pc, #276]	@ (8000bc4 <ucReadIO+0x320>)
 8000aae:	f004 fe01 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	01db      	lsls	r3, r3, #7
 8000ab6:	b25b      	sxtb	r3, r3
 8000ab8:	11db      	asrs	r3, r3, #7
 8000aba:	b25a      	sxtb	r2, r3
 8000abc:	7a3b      	ldrb	r3, [r7, #8]
 8000abe:	f362 1345 	bfi	r3, r2, #5, #1
 8000ac2:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D6 = HAL_GPIO_ReadPin(GPIOE, D6_Pin); //Lire D6.
 8000ac4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ac8:	483e      	ldr	r0, [pc, #248]	@ (8000bc4 <ucReadIO+0x320>)
 8000aca:	f004 fdf3 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	01db      	lsls	r3, r3, #7
 8000ad2:	b25b      	sxtb	r3, r3
 8000ad4:	11db      	asrs	r3, r3, #7
 8000ad6:	b25a      	sxtb	r2, r3
 8000ad8:	7a3b      	ldrb	r3, [r7, #8]
 8000ada:	f362 1386 	bfi	r3, r2, #6, #1
 8000ade:	723b      	strb	r3, [r7, #8]
 unData.DataBit.D7 = HAL_GPIO_ReadPin(GPIOE, D7_Pin); //Lire D7.
 8000ae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ae4:	4837      	ldr	r0, [pc, #220]	@ (8000bc4 <ucReadIO+0x320>)
 8000ae6:	f004 fde5 	bl	80056b4 <HAL_GPIO_ReadPin>
 8000aea:	4603      	mov	r3, r0
 8000aec:	01db      	lsls	r3, r3, #7
 8000aee:	b25b      	sxtb	r3, r3
 8000af0:	11db      	asrs	r3, r3, #7
 8000af2:	b25a      	sxtb	r2, r3
 8000af4:	7a3b      	ldrb	r3, [r7, #8]
 8000af6:	f362 13c7 	bfi	r3, r2, #7, #1
 8000afa:	723b      	strb	r3, [r7, #8]
 HAL_GPIO_WritePin(GPIOB, RD_Pin, GPIO_PIN_SET);     //Désactiver le RD.
 8000afc:	2201      	movs	r2, #1
 8000afe:	2101      	movs	r1, #1
 8000b00:	482f      	ldr	r0, [pc, #188]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b02:	f004 fdef 	bl	80056e4 <HAL_GPIO_WritePin>
 
 //Remettre le CS inactif.
 switch (CSx)
 8000b06:	79fb      	ldrb	r3, [r7, #7]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	d84f      	bhi.n	8000bac <ucReadIO+0x308>
 8000b0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000b14 <ucReadIO+0x270>)
 8000b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b12:	bf00      	nop
 8000b14:	08000b25 	.word	0x08000b25
 8000b18:	08000b47 	.word	0x08000b47
 8000b1c:	08000b69 	.word	0x08000b69
 8000b20:	08000b8b 	.word	0x08000b8b
 {
 case 0 :
   if (Level == 0)
 8000b24:	79bb      	ldrb	r3, [r7, #6]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d106      	bne.n	8000b38 <ucReadIO+0x294>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b30:	4823      	ldr	r0, [pc, #140]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b32:	f004 fdd7 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000b36:	e03a      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000b38:	2200      	movs	r2, #0
 8000b3a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b3e:	4820      	ldr	r0, [pc, #128]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b40:	f004 fdd0 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000b44:	e033      	b.n	8000bae <ucReadIO+0x30a>
  
 case 1 :
   if (Level == 0)
 8000b46:	79bb      	ldrb	r3, [r7, #6]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d106      	bne.n	8000b5a <ucReadIO+0x2b6>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b52:	481b      	ldr	r0, [pc, #108]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b54:	f004 fdc6 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000b58:	e029      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b60:	4817      	ldr	r0, [pc, #92]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b62:	f004 fdbf 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000b66:	e022      	b.n	8000bae <ucReadIO+0x30a>
 
 case 2 :
   if (Level == 0)
 8000b68:	79bb      	ldrb	r3, [r7, #6]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d106      	bne.n	8000b7c <ucReadIO+0x2d8>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b74:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b76:	f004 fdb5 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000b7a:	e018      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b82:	480f      	ldr	r0, [pc, #60]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b84:	f004 fdae 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000b88:	e011      	b.n	8000bae <ucReadIO+0x30a>
 
 case 3 :
   if (Level == 0)
 8000b8a:	79bb      	ldrb	r3, [r7, #6]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d106      	bne.n	8000b9e <ucReadIO+0x2fa>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000b90:	2201      	movs	r2, #1
 8000b92:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b96:	480a      	ldr	r0, [pc, #40]	@ (8000bc0 <ucReadIO+0x31c>)
 8000b98:	f004 fda4 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000b9c:	e007      	b.n	8000bae <ucReadIO+0x30a>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ba4:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <ucReadIO+0x31c>)
 8000ba6:	f004 fd9d 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000baa:	e000      	b.n	8000bae <ucReadIO+0x30a>
  
 default :
 break;   
 8000bac:	bf00      	nop
 }
 ucLireDataIO = unData.ucData;
 8000bae:	7a3b      	ldrb	r3, [r7, #8]
 8000bb0:	73fb      	strb	r3, [r7, #15]
 return (ucLireDataIO);
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3710      	adds	r7, #16
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	40020c00 	.word	0x40020c00
 8000bc0:	40020400 	.word	0x40020400
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <vWriteIO>:
//    Equate : Aucun	
//    #Define : Aucun	
// 						
//******************************************************************************
void vWriteIO(uint8_t ucEcrireDataIO, uint8_t CSx, uint8_t Level, uint8_t ucAdresse)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	4604      	mov	r4, r0
 8000bd0:	4608      	mov	r0, r1
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	461a      	mov	r2, r3
 8000bd6:	4623      	mov	r3, r4
 8000bd8:	71fb      	strb	r3, [r7, #7]
 8000bda:	4603      	mov	r3, r0
 8000bdc:	71bb      	strb	r3, [r7, #6]
 8000bde:	460b      	mov	r3, r1
 8000be0:	717b      	strb	r3, [r7, #5]
 8000be2:	4613      	mov	r3, r2
 8000be4:	713b      	strb	r3, [r7, #4]
     int D7 : 1; 
   } DataBit;                                    //Nom du champ de bits.
   uint8_t ucData;                               //Variable associée à la structure.  
 }unData;                                        //Nom de l'union.
                                                 
 vData_OUT ();                                   //Le port de Data est en 
 8000be6:	f7ff fe45 	bl	8000874 <vData_OUT>
                                                 //sortie. 
 unData.ucData = ucEcrireDataIO;                 //La donnée dans l'union.
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	733b      	strb	r3, [r7, #12]
 
 //Écrire la donnée dur le bus de données.
 if (unData.DataBit.D0 == 0)
 8000bee:	7b3b      	ldrb	r3, [r7, #12]
 8000bf0:	f003 0301 	and.w	r3, r3, #1
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d106      	bne.n	8000c08 <vWriteIO+0x40>
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c00:	48b5      	ldr	r0, [pc, #724]	@ (8000ed8 <vWriteIO+0x310>)
 8000c02:	f004 fd6f 	bl	80056e4 <HAL_GPIO_WritePin>
 8000c06:	e005      	b.n	8000c14 <vWriteIO+0x4c>
 else
   HAL_GPIO_WritePin(GPIOE, D0_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c0e:	48b2      	ldr	r0, [pc, #712]	@ (8000ed8 <vWriteIO+0x310>)
 8000c10:	f004 fd68 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D1 == 0)
 8000c14:	7b3b      	ldrb	r3, [r7, #12]
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d106      	bne.n	8000c2e <vWriteIO+0x66>
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c26:	48ac      	ldr	r0, [pc, #688]	@ (8000ed8 <vWriteIO+0x310>)
 8000c28:	f004 fd5c 	bl	80056e4 <HAL_GPIO_WritePin>
 8000c2c:	e005      	b.n	8000c3a <vWriteIO+0x72>
 else
   HAL_GPIO_WritePin(GPIOE, D1_Pin, GPIO_PIN_SET);
 8000c2e:	2201      	movs	r2, #1
 8000c30:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c34:	48a8      	ldr	r0, [pc, #672]	@ (8000ed8 <vWriteIO+0x310>)
 8000c36:	f004 fd55 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D2 == 0)
 8000c3a:	7b3b      	ldrb	r3, [r7, #12]
 8000c3c:	f003 0304 	and.w	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d106      	bne.n	8000c54 <vWriteIO+0x8c>
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_RESET);
 8000c46:	2200      	movs	r2, #0
 8000c48:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c4c:	48a2      	ldr	r0, [pc, #648]	@ (8000ed8 <vWriteIO+0x310>)
 8000c4e:	f004 fd49 	bl	80056e4 <HAL_GPIO_WritePin>
 8000c52:	e005      	b.n	8000c60 <vWriteIO+0x98>
 else
   HAL_GPIO_WritePin(GPIOE, D2_Pin, GPIO_PIN_SET);
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c5a:	489f      	ldr	r0, [pc, #636]	@ (8000ed8 <vWriteIO+0x310>)
 8000c5c:	f004 fd42 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D3 == 0)
 8000c60:	7b3b      	ldrb	r3, [r7, #12]
 8000c62:	f003 0308 	and.w	r3, r3, #8
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d106      	bne.n	8000c7a <vWriteIO+0xb2>
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_RESET);
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c72:	4899      	ldr	r0, [pc, #612]	@ (8000ed8 <vWriteIO+0x310>)
 8000c74:	f004 fd36 	bl	80056e4 <HAL_GPIO_WritePin>
 8000c78:	e005      	b.n	8000c86 <vWriteIO+0xbe>
 else
   HAL_GPIO_WritePin(GPIOE, D3_Pin, GPIO_PIN_SET);
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c80:	4895      	ldr	r0, [pc, #596]	@ (8000ed8 <vWriteIO+0x310>)
 8000c82:	f004 fd2f 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D4 == 0)
 8000c86:	7b3b      	ldrb	r3, [r7, #12]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d106      	bne.n	8000ca0 <vWriteIO+0xd8>
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_RESET);
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c98:	488f      	ldr	r0, [pc, #572]	@ (8000ed8 <vWriteIO+0x310>)
 8000c9a:	f004 fd23 	bl	80056e4 <HAL_GPIO_WritePin>
 8000c9e:	e005      	b.n	8000cac <vWriteIO+0xe4>
 else
   HAL_GPIO_WritePin(GPIOE, D4_Pin, GPIO_PIN_SET);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca6:	488c      	ldr	r0, [pc, #560]	@ (8000ed8 <vWriteIO+0x310>)
 8000ca8:	f004 fd1c 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D5 == 0)
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	f003 0320 	and.w	r3, r3, #32
 8000cb2:	b2db      	uxtb	r3, r3
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d106      	bne.n	8000cc6 <vWriteIO+0xfe>
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cbe:	4886      	ldr	r0, [pc, #536]	@ (8000ed8 <vWriteIO+0x310>)
 8000cc0:	f004 fd10 	bl	80056e4 <HAL_GPIO_WritePin>
 8000cc4:	e005      	b.n	8000cd2 <vWriteIO+0x10a>
 else
   HAL_GPIO_WritePin(GPIOE, D5_Pin, GPIO_PIN_SET);
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ccc:	4882      	ldr	r0, [pc, #520]	@ (8000ed8 <vWriteIO+0x310>)
 8000cce:	f004 fd09 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D6 == 0)
 8000cd2:	7b3b      	ldrb	r3, [r7, #12]
 8000cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cd8:	b2db      	uxtb	r3, r3
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d106      	bne.n	8000cec <vWriteIO+0x124>
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce4:	487c      	ldr	r0, [pc, #496]	@ (8000ed8 <vWriteIO+0x310>)
 8000ce6:	f004 fcfd 	bl	80056e4 <HAL_GPIO_WritePin>
 8000cea:	e005      	b.n	8000cf8 <vWriteIO+0x130>
 else
   HAL_GPIO_WritePin(GPIOE, D6_Pin, GPIO_PIN_SET);
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cf2:	4879      	ldr	r0, [pc, #484]	@ (8000ed8 <vWriteIO+0x310>)
 8000cf4:	f004 fcf6 	bl	80056e4 <HAL_GPIO_WritePin>
 if (unData.DataBit.D7 == 0)
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d106      	bne.n	8000d12 <vWriteIO+0x14a>
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d0a:	4873      	ldr	r0, [pc, #460]	@ (8000ed8 <vWriteIO+0x310>)
 8000d0c:	f004 fcea 	bl	80056e4 <HAL_GPIO_WritePin>
 8000d10:	e005      	b.n	8000d1e <vWriteIO+0x156>
 else
   HAL_GPIO_WritePin(GPIOE, D7_Pin, GPIO_PIN_SET); 
 8000d12:	2201      	movs	r2, #1
 8000d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d18:	486f      	ldr	r0, [pc, #444]	@ (8000ed8 <vWriteIO+0x310>)
 8000d1a:	f004 fce3 	bl	80056e4 <HAL_GPIO_WritePin>
 

 //Affectation des lignes d'adresse.
 if ((ucAdresse & 0x01) != 0)
 8000d1e:	793b      	ldrb	r3, [r7, #4]
 8000d20:	f003 0301 	and.w	r3, r3, #1
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <vWriteIO+0x16e>
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_SET);
 8000d28:	2201      	movs	r2, #1
 8000d2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d2e:	486b      	ldr	r0, [pc, #428]	@ (8000edc <vWriteIO+0x314>)
 8000d30:	f004 fcd8 	bl	80056e4 <HAL_GPIO_WritePin>
 8000d34:	e005      	b.n	8000d42 <vWriteIO+0x17a>
 else
   HAL_GPIO_WritePin(GPIOD, A0_Pin, GPIO_PIN_RESET);
 8000d36:	2200      	movs	r2, #0
 8000d38:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d3c:	4867      	ldr	r0, [pc, #412]	@ (8000edc <vWriteIO+0x314>)
 8000d3e:	f004 fcd1 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x02) != 0)
 8000d42:	793b      	ldrb	r3, [r7, #4]
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d006      	beq.n	8000d5a <vWriteIO+0x192>
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_SET);
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d52:	4862      	ldr	r0, [pc, #392]	@ (8000edc <vWriteIO+0x314>)
 8000d54:	f004 fcc6 	bl	80056e4 <HAL_GPIO_WritePin>
 8000d58:	e005      	b.n	8000d66 <vWriteIO+0x19e>
 else
   HAL_GPIO_WritePin(GPIOD, A1_Pin, GPIO_PIN_RESET);
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d60:	485e      	ldr	r0, [pc, #376]	@ (8000edc <vWriteIO+0x314>)
 8000d62:	f004 fcbf 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x04) != 0)
 8000d66:	793b      	ldrb	r3, [r7, #4]
 8000d68:	f003 0304 	and.w	r3, r3, #4
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d006      	beq.n	8000d7e <vWriteIO+0x1b6>
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d76:	4859      	ldr	r0, [pc, #356]	@ (8000edc <vWriteIO+0x314>)
 8000d78:	f004 fcb4 	bl	80056e4 <HAL_GPIO_WritePin>
 8000d7c:	e005      	b.n	8000d8a <vWriteIO+0x1c2>
 else
   HAL_GPIO_WritePin(GPIOD, A2_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d84:	4855      	ldr	r0, [pc, #340]	@ (8000edc <vWriteIO+0x314>)
 8000d86:	f004 fcad 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x08) != 0)
 8000d8a:	793b      	ldrb	r3, [r7, #4]
 8000d8c:	f003 0308 	and.w	r3, r3, #8
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d006      	beq.n	8000da2 <vWriteIO+0x1da>
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000d9a:	4850      	ldr	r0, [pc, #320]	@ (8000edc <vWriteIO+0x314>)
 8000d9c:	f004 fca2 	bl	80056e4 <HAL_GPIO_WritePin>
 8000da0:	e005      	b.n	8000dae <vWriteIO+0x1e6>
 else
   HAL_GPIO_WritePin(GPIOD, A3_Pin, GPIO_PIN_RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000da8:	484c      	ldr	r0, [pc, #304]	@ (8000edc <vWriteIO+0x314>)
 8000daa:	f004 fc9b 	bl	80056e4 <HAL_GPIO_WritePin>
 if ((ucAdresse & 0x10) != 0)
 8000dae:	793b      	ldrb	r3, [r7, #4]
 8000db0:	f003 0310 	and.w	r3, r3, #16
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <vWriteIO+0x1fc>
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_SET);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2102      	movs	r1, #2
 8000dbc:	4848      	ldr	r0, [pc, #288]	@ (8000ee0 <vWriteIO+0x318>)
 8000dbe:	f004 fc91 	bl	80056e4 <HAL_GPIO_WritePin>
 8000dc2:	e004      	b.n	8000dce <vWriteIO+0x206>
 else
   HAL_GPIO_WritePin(GPIOB, A4_Pin, GPIO_PIN_RESET);
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	2102      	movs	r1, #2
 8000dc8:	4845      	ldr	r0, [pc, #276]	@ (8000ee0 <vWriteIO+0x318>)
 8000dca:	f004 fc8b 	bl	80056e4 <HAL_GPIO_WritePin>
 
//Choix du CS.  
 switch (CSx)                                   
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d84f      	bhi.n	8000e74 <vWriteIO+0x2ac>
 8000dd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000ddc <vWriteIO+0x214>)
 8000dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dda:	bf00      	nop
 8000ddc:	08000ded 	.word	0x08000ded
 8000de0:	08000e0f 	.word	0x08000e0f
 8000de4:	08000e31 	.word	0x08000e31
 8000de8:	08000e53 	.word	0x08000e53
 {
 case 0 :
   if (Level == 0)
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d106      	bne.n	8000e00 <vWriteIO+0x238>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000df8:	4839      	ldr	r0, [pc, #228]	@ (8000ee0 <vWriteIO+0x318>)
 8000dfa:	f004 fc73 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 break;
 8000dfe:	e03a      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET); 
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e06:	4836      	ldr	r0, [pc, #216]	@ (8000ee0 <vWriteIO+0x318>)
 8000e08:	f004 fc6c 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000e0c:	e033      	b.n	8000e76 <vWriteIO+0x2ae>
  
 case 1 :
   if (Level == 0)
 8000e0e:	797b      	ldrb	r3, [r7, #5]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d106      	bne.n	8000e22 <vWriteIO+0x25a>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1a:	4831      	ldr	r0, [pc, #196]	@ (8000ee0 <vWriteIO+0x318>)
 8000e1c:	f004 fc62 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 break;
 8000e20:	e029      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET); 
 8000e22:	2201      	movs	r2, #1
 8000e24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e28:	482d      	ldr	r0, [pc, #180]	@ (8000ee0 <vWriteIO+0x318>)
 8000e2a:	f004 fc5b 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000e2e:	e022      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 2 :
   if (Level == 0)
 8000e30:	797b      	ldrb	r3, [r7, #5]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d106      	bne.n	8000e44 <vWriteIO+0x27c>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e3c:	4828      	ldr	r0, [pc, #160]	@ (8000ee0 <vWriteIO+0x318>)
 8000e3e:	f004 fc51 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 break;
 8000e42:	e018      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET); 
 8000e44:	2201      	movs	r2, #1
 8000e46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e4a:	4825      	ldr	r0, [pc, #148]	@ (8000ee0 <vWriteIO+0x318>)
 8000e4c:	f004 fc4a 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000e50:	e011      	b.n	8000e76 <vWriteIO+0x2ae>
 
 case 3 :
   if (Level == 0)
 8000e52:	797b      	ldrb	r3, [r7, #5]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d106      	bne.n	8000e66 <vWriteIO+0x29e>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e5e:	4820      	ldr	r0, [pc, #128]	@ (8000ee0 <vWriteIO+0x318>)
 8000e60:	f004 fc40 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 break;
 8000e64:	e007      	b.n	8000e76 <vWriteIO+0x2ae>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET); 
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e6c:	481c      	ldr	r0, [pc, #112]	@ (8000ee0 <vWriteIO+0x318>)
 8000e6e:	f004 fc39 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000e72:	e000      	b.n	8000e76 <vWriteIO+0x2ae>
  
 default :
 break;   
 8000e74:	bf00      	nop
 }
 
 //Remettre le CS inactif.
 switch (CSx)
 8000e76:	79bb      	ldrb	r3, [r7, #6]
 8000e78:	2b03      	cmp	r3, #3
 8000e7a:	d855      	bhi.n	8000f28 <vWriteIO+0x360>
 8000e7c:	a201      	add	r2, pc, #4	@ (adr r2, 8000e84 <vWriteIO+0x2bc>)
 8000e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e82:	bf00      	nop
 8000e84:	08000e95 	.word	0x08000e95
 8000e88:	08000eb7 	.word	0x08000eb7
 8000e8c:	08000ee5 	.word	0x08000ee5
 8000e90:	08000f07 	.word	0x08000f07
 {
 case 0 :
   if (Level == 0)
 8000e94:	797b      	ldrb	r3, [r7, #5]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d106      	bne.n	8000ea8 <vWriteIO+0x2e0>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_SET);
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ea0:	480f      	ldr	r0, [pc, #60]	@ (8000ee0 <vWriteIO+0x318>)
 8000ea2:	f004 fc1f 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 break;
 8000ea6:	e040      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET); 
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eae:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <vWriteIO+0x318>)
 8000eb0:	f004 fc18 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000eb4:	e039      	b.n	8000f2a <vWriteIO+0x362>
  
 case 1 :
   if (Level == 0)
 8000eb6:	797b      	ldrb	r3, [r7, #5]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d106      	bne.n	8000eca <vWriteIO+0x302>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ec2:	4807      	ldr	r0, [pc, #28]	@ (8000ee0 <vWriteIO+0x318>)
 8000ec4:	f004 fc0e 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 break;
 8000ec8:	e02f      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_RESET); 
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed0:	4803      	ldr	r0, [pc, #12]	@ (8000ee0 <vWriteIO+0x318>)
 8000ed2:	f004 fc07 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000ed6:	e028      	b.n	8000f2a <vWriteIO+0x362>
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40020400 	.word	0x40020400
 
 case 2 :
   if (Level == 0)
 8000ee4:	797b      	ldrb	r3, [r7, #5]
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d106      	bne.n	8000ef8 <vWriteIO+0x330>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <vWriteIO+0x36c>)
 8000ef2:	f004 fbf7 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 break;
 8000ef6:	e018      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_RESET); 
 8000ef8:	2200      	movs	r2, #0
 8000efa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efe:	480d      	ldr	r0, [pc, #52]	@ (8000f34 <vWriteIO+0x36c>)
 8000f00:	f004 fbf0 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000f04:	e011      	b.n	8000f2a <vWriteIO+0x362>
 
 case 3 :
   if (Level == 0)
 8000f06:	797b      	ldrb	r3, [r7, #5]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d106      	bne.n	8000f1a <vWriteIO+0x352>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <vWriteIO+0x36c>)
 8000f14:	f004 fbe6 	bl	80056e4 <HAL_GPIO_WritePin>
   else
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 break;
 8000f18:	e007      	b.n	8000f2a <vWriteIO+0x362>
     HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_RESET); 
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f20:	4804      	ldr	r0, [pc, #16]	@ (8000f34 <vWriteIO+0x36c>)
 8000f22:	f004 fbdf 	bl	80056e4 <HAL_GPIO_WritePin>
 break;
 8000f26:	e000      	b.n	8000f2a <vWriteIO+0x362>
  
 default :
 break;   
 8000f28:	bf00      	nop
 }
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd90      	pop	{r4, r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40020400 	.word	0x40020400

08000f38 <Main_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Main_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	piloteTimers_initialise();
 8000f3c:	f000 ff70 	bl	8001e20 <piloteTimers_initialise>
	serviceBaseDeTemps_initialise();
 8000f40:	f003 fa00 	bl	8004344 <serviceBaseDeTemps_initialise>

	interfacePCF8574_init();
 8000f44:	f000 fd92 	bl	8001a6c <interfacePCF8574_init>
	interfaceMoteur_Init();
 8000f48:	f000 fd1a 	bl	8001980 <interfaceMoteur_Init>
	interfaceADC_Init();
 8000f4c:	f000 fc3a 	bl	80017c4 <interfaceADC_Init>
	processusEntreeAnalogique_Init();
 8000f50:	f002 feec 	bl	8003d2c <processusEntreeAnalogique_Init>
	interface_BoutonBleuInit();
 8000f54:	f000 fc90 	bl	8001878 <interface_BoutonBleuInit>
	processusEntreesNum_Init();
 8000f58:	f002 ff20 	bl	8003d9c <processusEntreesNum_Init>
	processusSortiesNum_Init();
 8000f5c:	f002 ff3c 	bl	8003dd8 <processusSortiesNum_Init>
	processusAffichageInit();
 8000f60:	f003 f970 	bl	8004244 <processusAffichageInit>
	processusCentreDeTri_Init();
 8000f64:	f002 fe3a 	bl	8003bdc <processusCentreDeTri_Init>
	piloteCAN1_initialise();
 8000f68:	f000 fdf2 	bl	8001b50 <piloteCAN1_initialise>
	serviceCan637_initialise();
 8000f6c:	f003 faaa 	bl	80044c4 <serviceCan637_initialise>
	serviceLEDsInit();
 8000f70:	f003 fbb6 	bl	80046e0 <serviceLEDsInit>
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <doNothing>:

void doNothing(void){}
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f8a:	f003 fbe1 	bl	8004750 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f8e:	f000 f815 	bl	8000fbc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f92:	f000 f951 	bl	8001238 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f96:	f000 f8b1 	bl	80010fc <MX_I2C1_Init>
  MX_USB_HOST_Init();
 8000f9a:	f00b ffe9 	bl	800cf70 <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000f9e:	f000 f877 	bl	8001090 <MX_CAN1_Init>
  MX_TIM14_Init();
 8000fa2:	f000 f925 	bl	80011f0 <MX_TIM14_Init>
  MX_TIM2_Init();
 8000fa6:	f000 f8d7 	bl	8001158 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  Main_Init();
 8000faa:	f7ff ffc5 	bl	8000f38 <Main_Init>

  piloteTimer14_permetLesInterruptions();
 8000fae:	f000 ff23 	bl	8001df8 <piloteTimer14_permetLesInterruptions>
  piloteTimer2_permetLesInterruptions();
 8000fb2:	f000 ff2b 	bl	8001e0c <piloteTimer2_permetLesInterruptions>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000fb6:	f00c f801 	bl	800cfbc <MX_USB_HOST_Process>
 8000fba:	e7fc      	b.n	8000fb6 <main+0x30>

08000fbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b094      	sub	sp, #80	@ 0x50
 8000fc0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fc2:	f107 0320 	add.w	r3, r7, #32
 8000fc6:	2230      	movs	r2, #48	@ 0x30
 8000fc8:	2100      	movs	r1, #0
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f00c fb86 	bl	800d6dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd0:	f107 030c 	add.w	r3, r7, #12
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	60bb      	str	r3, [r7, #8]
 8000fe4:	4b28      	ldr	r3, [pc, #160]	@ (8001088 <SystemClock_Config+0xcc>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	4a27      	ldr	r2, [pc, #156]	@ (8001088 <SystemClock_Config+0xcc>)
 8000fea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff0:	4b25      	ldr	r3, [pc, #148]	@ (8001088 <SystemClock_Config+0xcc>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff8:	60bb      	str	r3, [r7, #8]
 8000ffa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	607b      	str	r3, [r7, #4]
 8001000:	4b22      	ldr	r3, [pc, #136]	@ (800108c <SystemClock_Config+0xd0>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a21      	ldr	r2, [pc, #132]	@ (800108c <SystemClock_Config+0xd0>)
 8001006:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800100a:	6013      	str	r3, [r2, #0]
 800100c:	4b1f      	ldr	r3, [pc, #124]	@ (800108c <SystemClock_Config+0xd0>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001014:	607b      	str	r3, [r7, #4]
 8001016:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001018:	2301      	movs	r3, #1
 800101a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800101c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001020:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001022:	2302      	movs	r3, #2
 8001024:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001026:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800102a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800102c:	2308      	movs	r3, #8
 800102e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001030:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001034:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001036:	2302      	movs	r3, #2
 8001038:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800103a:	2307      	movs	r3, #7
 800103c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103e:	f107 0320 	add.w	r3, r7, #32
 8001042:	4618      	mov	r0, r3
 8001044:	f007 fca6 	bl	8008994 <HAL_RCC_OscConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800104e:	f000 fa0b 	bl	8001468 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001052:	230f      	movs	r3, #15
 8001054:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001056:	2302      	movs	r3, #2
 8001058:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800105e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001062:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001064:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001068:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2105      	movs	r1, #5
 8001070:	4618      	mov	r0, r3
 8001072:	f007 ff07 	bl	8008e84 <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800107c:	f000 f9f4 	bl	8001468 <Error_Handler>
  }
}
 8001080:	bf00      	nop
 8001082:	3750      	adds	r7, #80	@ 0x50
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40023800 	.word	0x40023800
 800108c:	40007000 	.word	0x40007000

08001090 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001094:	4b17      	ldr	r3, [pc, #92]	@ (80010f4 <MX_CAN1_Init+0x64>)
 8001096:	4a18      	ldr	r2, [pc, #96]	@ (80010f8 <MX_CAN1_Init+0x68>)
 8001098:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 21;
 800109a:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <MX_CAN1_Init+0x64>)
 800109c:	2215      	movs	r2, #21
 800109e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80010a0:	4b14      	ldr	r3, [pc, #80]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80010a6:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 80010ac:	4b11      	ldr	r3, [pc, #68]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010ae:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 80010b2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80010b4:	4b0f      	ldr	r3, [pc, #60]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010b6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80010ba:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80010bc:	4b0d      	ldr	r3, [pc, #52]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010be:	2200      	movs	r2, #0
 80010c0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80010c8:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80010d4:	4b07      	ldr	r3, [pc, #28]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80010da:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010dc:	2200      	movs	r2, #0
 80010de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80010e0:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <MX_CAN1_Init+0x64>)
 80010e2:	f003 fbcb 	bl	800487c <HAL_CAN_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80010ec:	f000 f9bc 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80010f0:	bf00      	nop
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	200006a4 	.word	0x200006a4
 80010f8:	40006400 	.word	0x40006400

080010fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001100:	4b12      	ldr	r3, [pc, #72]	@ (800114c <MX_I2C1_Init+0x50>)
 8001102:	4a13      	ldr	r2, [pc, #76]	@ (8001150 <MX_I2C1_Init+0x54>)
 8001104:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <MX_I2C1_Init+0x50>)
 8001108:	4a12      	ldr	r2, [pc, #72]	@ (8001154 <MX_I2C1_Init+0x58>)
 800110a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800110c:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <MX_I2C1_Init+0x50>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001112:	4b0e      	ldr	r3, [pc, #56]	@ (800114c <MX_I2C1_Init+0x50>)
 8001114:	2200      	movs	r2, #0
 8001116:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001118:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <MX_I2C1_Init+0x50>)
 800111a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800111e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001120:	4b0a      	ldr	r3, [pc, #40]	@ (800114c <MX_I2C1_Init+0x50>)
 8001122:	2200      	movs	r2, #0
 8001124:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <MX_I2C1_Init+0x50>)
 8001128:	2200      	movs	r2, #0
 800112a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800112c:	4b07      	ldr	r3, [pc, #28]	@ (800114c <MX_I2C1_Init+0x50>)
 800112e:	2200      	movs	r2, #0
 8001130:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <MX_I2C1_Init+0x50>)
 8001134:	2200      	movs	r2, #0
 8001136:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001138:	4804      	ldr	r0, [pc, #16]	@ (800114c <MX_I2C1_Init+0x50>)
 800113a:	f006 fc31 	bl	80079a0 <HAL_I2C_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001144:	f000 f990 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	200006cc 	.word	0x200006cc
 8001150:	40005400 	.word	0x40005400
 8001154:	000186a0 	.word	0x000186a0

08001158 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b086      	sub	sp, #24
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115e:	f107 0308 	add.w	r3, r7, #8
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	463b      	mov	r3, r7
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001174:	4b1d      	ldr	r3, [pc, #116]	@ (80011ec <MX_TIM2_Init+0x94>)
 8001176:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800117a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800117c:	4b1b      	ldr	r3, [pc, #108]	@ (80011ec <MX_TIM2_Init+0x94>)
 800117e:	2200      	movs	r2, #0
 8001180:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001182:	4b1a      	ldr	r3, [pc, #104]	@ (80011ec <MX_TIM2_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16799;
 8001188:	4b18      	ldr	r3, [pc, #96]	@ (80011ec <MX_TIM2_Init+0x94>)
 800118a:	f244 129f 	movw	r2, #16799	@ 0x419f
 800118e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001190:	4b16      	ldr	r3, [pc, #88]	@ (80011ec <MX_TIM2_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001196:	4b15      	ldr	r3, [pc, #84]	@ (80011ec <MX_TIM2_Init+0x94>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800119c:	4813      	ldr	r0, [pc, #76]	@ (80011ec <MX_TIM2_Init+0x94>)
 800119e:	f008 f87d 	bl	800929c <HAL_TIM_Base_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011a8:	f000 f95e 	bl	8001468 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011b2:	f107 0308 	add.w	r3, r7, #8
 80011b6:	4619      	mov	r1, r3
 80011b8:	480c      	ldr	r0, [pc, #48]	@ (80011ec <MX_TIM2_Init+0x94>)
 80011ba:	f008 fa1f 	bl	80095fc <HAL_TIM_ConfigClockSource>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80011c4:	f000 f950 	bl	8001468 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c8:	2300      	movs	r3, #0
 80011ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80011d0:	463b      	mov	r3, r7
 80011d2:	4619      	mov	r1, r3
 80011d4:	4805      	ldr	r0, [pc, #20]	@ (80011ec <MX_TIM2_Init+0x94>)
 80011d6:	f008 fc41 	bl	8009a5c <HAL_TIMEx_MasterConfigSynchronization>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011e0:	f000 f942 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	3718      	adds	r7, #24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20000720 	.word	0x20000720

080011f0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80011f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <MX_TIM14_Init+0x40>)
 80011f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001234 <MX_TIM14_Init+0x44>)
 80011f8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 2;
 80011fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001230 <MX_TIM14_Init+0x40>)
 80011fc:	2202      	movs	r2, #2
 80011fe:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001200:	4b0b      	ldr	r3, [pc, #44]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 55999;
 8001206:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001208:	f64d 22bf 	movw	r2, #55999	@ 0xdabf
 800120c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800120e:	4b08      	ldr	r3, [pc, #32]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <MX_TIM14_Init+0x40>)
 8001216:	2200      	movs	r2, #0
 8001218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800121a:	4805      	ldr	r0, [pc, #20]	@ (8001230 <MX_TIM14_Init+0x40>)
 800121c:	f008 f83e 	bl	800929c <HAL_TIM_Base_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 8001226:	f000 f91f 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	20000768 	.word	0x20000768
 8001234:	40002000 	.word	0x40002000

08001238 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b08c      	sub	sp, #48	@ 0x30
 800123c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123e:	f107 031c 	add.w	r3, r7, #28
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]
 8001248:	609a      	str	r2, [r3, #8]
 800124a:	60da      	str	r2, [r3, #12]
 800124c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
 8001252:	4b7f      	ldr	r3, [pc, #508]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001256:	4a7e      	ldr	r2, [pc, #504]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001258:	f043 0310 	orr.w	r3, r3, #16
 800125c:	6313      	str	r3, [r2, #48]	@ 0x30
 800125e:	4b7c      	ldr	r3, [pc, #496]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001262:	f003 0310 	and.w	r3, r3, #16
 8001266:	61bb      	str	r3, [r7, #24]
 8001268:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	617b      	str	r3, [r7, #20]
 800126e:	4b78      	ldr	r3, [pc, #480]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a77      	ldr	r2, [pc, #476]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b75      	ldr	r3, [pc, #468]	@ (8001450 <MX_GPIO_Init+0x218>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	613b      	str	r3, [r7, #16]
 800128a:	4b71      	ldr	r3, [pc, #452]	@ (8001450 <MX_GPIO_Init+0x218>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800128e:	4a70      	ldr	r2, [pc, #448]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001290:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001294:	6313      	str	r3, [r2, #48]	@ 0x30
 8001296:	4b6e      	ldr	r3, [pc, #440]	@ (8001450 <MX_GPIO_Init+0x218>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800129a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800129e:	613b      	str	r3, [r7, #16]
 80012a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	4b6a      	ldr	r3, [pc, #424]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012aa:	4a69      	ldr	r2, [pc, #420]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80012b2:	4b67      	ldr	r3, [pc, #412]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	2300      	movs	r3, #0
 80012c0:	60bb      	str	r3, [r7, #8]
 80012c2:	4b63      	ldr	r3, [pc, #396]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c6:	4a62      	ldr	r2, [pc, #392]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012c8:	f043 0302 	orr.w	r3, r3, #2
 80012cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ce:	4b60      	ldr	r3, [pc, #384]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	f003 0302 	and.w	r3, r3, #2
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	607b      	str	r3, [r7, #4]
 80012de:	4b5c      	ldr	r3, [pc, #368]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012e4:	f043 0308 	orr.w	r3, r3, #8
 80012e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80012ea:	4b59      	ldr	r3, [pc, #356]	@ (8001450 <MX_GPIO_Init+0x218>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 80012f6:	2200      	movs	r2, #0
 80012f8:	f64f 7141 	movw	r1, #65345	@ 0xff41
 80012fc:	4855      	ldr	r0, [pc, #340]	@ (8001454 <MX_GPIO_Init+0x21c>)
 80012fe:	f004 f9f1 	bl	80056e4 <HAL_GPIO_WritePin>
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001302:	2201      	movs	r2, #1
 8001304:	2101      	movs	r1, #1
 8001306:	4854      	ldr	r0, [pc, #336]	@ (8001458 <MX_GPIO_Init+0x220>)
 8001308:	f004 f9ec 	bl	80056e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin|LED_J_Pin
 800130c:	2200      	movs	r2, #0
 800130e:	f248 11e0 	movw	r1, #33248	@ 0x81e0
 8001312:	4852      	ldr	r0, [pc, #328]	@ (800145c <MX_GPIO_Init+0x224>)
 8001314:	f004 f9e6 	bl	80056e4 <HAL_GPIO_WritePin>
                          |LED_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 8001318:	2200      	movs	r2, #0
 800131a:	f647 0103 	movw	r1, #30723	@ 0x7803
 800131e:	4850      	ldr	r0, [pc, #320]	@ (8001460 <MX_GPIO_Init+0x228>)
 8001320:	f004 f9e0 	bl	80056e4 <HAL_GPIO_WritePin>
                          |CS2_Pin|CS3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 417f 	mov.w	r1, #65280	@ 0xff00
 800132a:	484e      	ldr	r0, [pc, #312]	@ (8001464 <MX_GPIO_Init+0x22c>)
 800132c:	f004 f9da 	bl	80056e4 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_RESET);
 8001330:	2200      	movs	r2, #0
 8001332:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001336:	4848      	ldr	r0, [pc, #288]	@ (8001458 <MX_GPIO_Init+0x220>)
 8001338:	f004 f9d4 	bl	80056e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIAC_CTRL_Pin D0_Pin D1_Pin D2_Pin
                           D3_Pin D4_Pin D5_Pin D6_Pin
                           D7_Pin PHASE_1_Pin */
  GPIO_InitStruct.Pin = TRIAC_CTRL_Pin|D0_Pin|D1_Pin|D2_Pin
 800133c:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001340:	61fb      	str	r3, [r7, #28]
                          |D3_Pin|D4_Pin|D5_Pin|D6_Pin
                          |D7_Pin|PHASE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001342:	2301      	movs	r3, #1
 8001344:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2300      	movs	r3, #0
 800134c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800134e:	f107 031c 	add.w	r3, r7, #28
 8001352:	4619      	mov	r1, r3
 8001354:	483f      	ldr	r0, [pc, #252]	@ (8001454 <MX_GPIO_Init+0x21c>)
 8001356:	f004 f811 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIAC_EXTI_Pin */
  GPIO_InitStruct.Pin = TRIAC_EXTI_Pin;
 800135a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800135e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001360:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001364:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(TRIAC_EXTI_GPIO_Port, &GPIO_InitStruct);
 800136a:	f107 031c 	add.w	r3, r7, #28
 800136e:	4619      	mov	r1, r3
 8001370:	4839      	ldr	r0, [pc, #228]	@ (8001458 <MX_GPIO_Init+0x220>)
 8001372:	f004 f803 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED_V_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED_V_Pin;
 8001376:	f240 2301 	movw	r3, #513	@ 0x201
 800137a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2300      	movs	r3, #0
 8001386:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001388:	f107 031c 	add.w	r3, r7, #28
 800138c:	4619      	mov	r1, r3
 800138e:	4832      	ldr	r0, [pc, #200]	@ (8001458 <MX_GPIO_Init+0x220>)
 8001390:	f003 fff4 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_BLEU_Pin */
  GPIO_InitStruct.Pin = BTN_BLEU_Pin;
 8001394:	2301      	movs	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001398:	2300      	movs	r3, #0
 800139a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BTN_BLEU_GPIO_Port, &GPIO_InitStruct);
 80013a0:	f107 031c 	add.w	r3, r7, #28
 80013a4:	4619      	mov	r1, r3
 80013a6:	482d      	ldr	r0, [pc, #180]	@ (800145c <MX_GPIO_Init+0x224>)
 80013a8:	f003 ffe8 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : PHASE_4_Pin PHASE_2_Pin PHASE_3_Pin LED_J_Pin
                           LED_R_Pin */
  GPIO_InitStruct.Pin = PHASE_4_Pin|PHASE_2_Pin|PHASE_3_Pin|LED_J_Pin
 80013ac:	f248 13e0 	movw	r3, #33248	@ 0x81e0
 80013b0:	61fb      	str	r3, [r7, #28]
                          |LED_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b2:	2301      	movs	r3, #1
 80013b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ba:	2300      	movs	r3, #0
 80013bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4619      	mov	r1, r3
 80013c4:	4825      	ldr	r0, [pc, #148]	@ (800145c <MX_GPIO_Init+0x224>)
 80013c6:	f003 ffd9 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : RD_Pin A4_Pin CS0_Pin CS1_Pin
                           CS2_Pin CS3_Pin */
  GPIO_InitStruct.Pin = RD_Pin|A4_Pin|CS0_Pin|CS1_Pin
 80013ca:	f647 0303 	movw	r3, #30723	@ 0x7803
 80013ce:	61fb      	str	r3, [r7, #28]
                          |CS2_Pin|CS3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d0:	2301      	movs	r3, #1
 80013d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013d8:	2300      	movs	r3, #0
 80013da:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013dc:	f107 031c 	add.w	r3, r7, #28
 80013e0:	4619      	mov	r1, r3
 80013e2:	481f      	ldr	r0, [pc, #124]	@ (8001460 <MX_GPIO_Init+0x228>)
 80013e4:	f003 ffca 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80013e8:	2304      	movs	r3, #4
 80013ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ec:	2300      	movs	r3, #0
 80013ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80013f4:	f107 031c 	add.w	r3, r7, #28
 80013f8:	4619      	mov	r1, r3
 80013fa:	4819      	ldr	r0, [pc, #100]	@ (8001460 <MX_GPIO_Init+0x228>)
 80013fc:	f003 ffbe 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001400:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 8001404:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001406:	2301      	movs	r3, #1
 8001408:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800140e:	2300      	movs	r3, #0
 8001410:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001412:	f107 031c 	add.w	r3, r7, #28
 8001416:	4619      	mov	r1, r3
 8001418:	4812      	ldr	r0, [pc, #72]	@ (8001464 <MX_GPIO_Init+0x22c>)
 800141a:	f003 ffaf 	bl	800537c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800141e:	2320      	movs	r3, #32
 8001420:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001426:	2300      	movs	r3, #0
 8001428:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800142a:	f107 031c 	add.w	r3, r7, #28
 800142e:	4619      	mov	r1, r3
 8001430:	480c      	ldr	r0, [pc, #48]	@ (8001464 <MX_GPIO_Init+0x22c>)
 8001432:	f003 ffa3 	bl	800537c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	2028      	movs	r0, #40	@ 0x28
 800143c:	f003 ff67 	bl	800530e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001440:	2028      	movs	r0, #40	@ 0x28
 8001442:	f003 ff80 	bl	8005346 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001446:	bf00      	nop
 8001448:	3730      	adds	r7, #48	@ 0x30
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40023800 	.word	0x40023800
 8001454:	40021000 	.word	0x40021000
 8001458:	40020800 	.word	0x40020800
 800145c:	40020000 	.word	0x40020000
 8001460:	40020400 	.word	0x40020400
 8001464:	40020c00 	.word	0x40020c00

08001468 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800146c:	b672      	cpsid	i
}
 800146e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001470:	bf00      	nop
 8001472:	e7fd      	b.n	8001470 <Error_Handler+0x8>

08001474 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	607b      	str	r3, [r7, #4]
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <HAL_MspInit+0x4c>)
 8001480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001482:	4a0f      	ldr	r2, [pc, #60]	@ (80014c0 <HAL_MspInit+0x4c>)
 8001484:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001488:	6453      	str	r3, [r2, #68]	@ 0x44
 800148a:	4b0d      	ldr	r3, [pc, #52]	@ (80014c0 <HAL_MspInit+0x4c>)
 800148c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001492:	607b      	str	r3, [r7, #4]
 8001494:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	603b      	str	r3, [r7, #0]
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <HAL_MspInit+0x4c>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	4a08      	ldr	r2, [pc, #32]	@ (80014c0 <HAL_MspInit+0x4c>)
 80014a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <HAL_MspInit+0x4c>)
 80014a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ae:	603b      	str	r3, [r7, #0]
 80014b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014b2:	2007      	movs	r0, #7
 80014b4:	f003 ff20 	bl	80052f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40023800 	.word	0x40023800

080014c4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08a      	sub	sp, #40	@ 0x28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014cc:	f107 0314 	add.w	r3, r7, #20
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a19      	ldr	r2, [pc, #100]	@ (8001548 <HAL_CAN_MspInit+0x84>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d12b      	bne.n	800153e <HAL_CAN_MspInit+0x7a>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]
 80014ea:	4b18      	ldr	r3, [pc, #96]	@ (800154c <HAL_CAN_MspInit+0x88>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ee:	4a17      	ldr	r2, [pc, #92]	@ (800154c <HAL_CAN_MspInit+0x88>)
 80014f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80014f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <HAL_CAN_MspInit+0x88>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014fe:	613b      	str	r3, [r7, #16]
 8001500:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
 8001506:	4b11      	ldr	r3, [pc, #68]	@ (800154c <HAL_CAN_MspInit+0x88>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150a:	4a10      	ldr	r2, [pc, #64]	@ (800154c <HAL_CAN_MspInit+0x88>)
 800150c:	f043 0308 	orr.w	r3, r3, #8
 8001510:	6313      	str	r3, [r2, #48]	@ 0x30
 8001512:	4b0e      	ldr	r3, [pc, #56]	@ (800154c <HAL_CAN_MspInit+0x88>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f003 0308 	and.w	r3, r3, #8
 800151a:	60fb      	str	r3, [r7, #12]
 800151c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800151e:	2303      	movs	r3, #3
 8001520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001522:	2302      	movs	r3, #2
 8001524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152a:	2303      	movs	r3, #3
 800152c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800152e:	2309      	movs	r3, #9
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001532:	f107 0314 	add.w	r3, r7, #20
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	@ (8001550 <HAL_CAN_MspInit+0x8c>)
 800153a:	f003 ff1f 	bl	800537c <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 800153e:	bf00      	nop
 8001540:	3728      	adds	r7, #40	@ 0x28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40006400 	.word	0x40006400
 800154c:	40023800 	.word	0x40023800
 8001550:	40020c00 	.word	0x40020c00

08001554 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08a      	sub	sp, #40	@ 0x28
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a19      	ldr	r2, [pc, #100]	@ (80015d8 <HAL_I2C_MspInit+0x84>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d12c      	bne.n	80015d0 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001576:	2300      	movs	r3, #0
 8001578:	613b      	str	r3, [r7, #16]
 800157a:	4b18      	ldr	r3, [pc, #96]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157e:	4a17      	ldr	r2, [pc, #92]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 8001580:	f043 0302 	orr.w	r3, r3, #2
 8001584:	6313      	str	r3, [r2, #48]	@ 0x30
 8001586:	4b15      	ldr	r3, [pc, #84]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	613b      	str	r3, [r7, #16]
 8001590:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001592:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001598:	2312      	movs	r3, #18
 800159a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800159c:	2301      	movs	r3, #1
 800159e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015a4:	2304      	movs	r3, #4
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a8:	f107 0314 	add.w	r3, r7, #20
 80015ac:	4619      	mov	r1, r3
 80015ae:	480c      	ldr	r0, [pc, #48]	@ (80015e0 <HAL_I2C_MspInit+0x8c>)
 80015b0:	f003 fee4 	bl	800537c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015b4:	2300      	movs	r3, #0
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	4b08      	ldr	r3, [pc, #32]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 80015ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015bc:	4a07      	ldr	r2, [pc, #28]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 80015be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80015c4:	4b05      	ldr	r3, [pc, #20]	@ (80015dc <HAL_I2C_MspInit+0x88>)
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015d0:	bf00      	nop
 80015d2:	3728      	adds	r7, #40	@ 0x28
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40005400 	.word	0x40005400
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40020400 	.word	0x40020400

080015e4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015f4:	d116      	bne.n	8001624 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a19      	ldr	r2, [pc, #100]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 8001600:	f043 0301 	orr.w	r3, r3, #1
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 0301 	and.w	r3, r3, #1
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2100      	movs	r1, #0
 8001616:	201c      	movs	r0, #28
 8001618:	f003 fe79 	bl	800530e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800161c:	201c      	movs	r0, #28
 800161e:	f003 fe92 	bl	8005346 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001622:	e01a      	b.n	800165a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM14)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a0f      	ldr	r2, [pc, #60]	@ (8001668 <HAL_TIM_Base_MspInit+0x84>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d115      	bne.n	800165a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	60bb      	str	r3, [r7, #8]
 8001632:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 8001634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001636:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 8001638:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800163c:	6413      	str	r3, [r2, #64]	@ 0x40
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <HAL_TIM_Base_MspInit+0x80>)
 8001640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001642:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	202d      	movs	r0, #45	@ 0x2d
 8001650:	f003 fe5d 	bl	800530e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001654:	202d      	movs	r0, #45	@ 0x2d
 8001656:	f003 fe76 	bl	8005346 <HAL_NVIC_EnableIRQ>
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800
 8001668:	40002000 	.word	0x40002000

0800166c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001670:	bf00      	nop
 8001672:	e7fd      	b.n	8001670 <NMI_Handler+0x4>

08001674 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001678:	bf00      	nop
 800167a:	e7fd      	b.n	8001678 <HardFault_Handler+0x4>

0800167c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001680:	bf00      	nop
 8001682:	e7fd      	b.n	8001680 <MemManage_Handler+0x4>

08001684 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001688:	bf00      	nop
 800168a:	e7fd      	b.n	8001688 <BusFault_Handler+0x4>

0800168c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <UsageFault_Handler+0x4>

08001694 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016a2:	b480      	push	{r7}
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016b4:	bf00      	nop
 80016b6:	46bd      	mov	sp, r7
 80016b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016bc:	4770      	bx	lr

080016be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016c2:	f003 f897 	bl	80047f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016c6:	bf00      	nop
 80016c8:	bd80      	pop	{r7, pc}
	...

080016cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <TIM2_IRQHandler+0x10>)
 80016d2:	f007 fea3 	bl	800941c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000720 	.word	0x20000720

080016e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TRIAC_EXTI_Pin);
 80016e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016e8:	f004 f830 	bl	800574c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80016f4:	4802      	ldr	r0, [pc, #8]	@ (8001700 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 80016f6:	f007 fe91 	bl	800941c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80016fa:	bf00      	nop
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000768 	.word	0x20000768

08001704 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <OTG_FS_IRQHandler+0x10>)
 800170a:	f004 faf5 	bl	8005cf8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000c70 	.word	0x20000c70

08001718 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b086      	sub	sp, #24
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001720:	4a14      	ldr	r2, [pc, #80]	@ (8001774 <_sbrk+0x5c>)
 8001722:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <_sbrk+0x60>)
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800172c:	4b13      	ldr	r3, [pc, #76]	@ (800177c <_sbrk+0x64>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d102      	bne.n	800173a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001734:	4b11      	ldr	r3, [pc, #68]	@ (800177c <_sbrk+0x64>)
 8001736:	4a12      	ldr	r2, [pc, #72]	@ (8001780 <_sbrk+0x68>)
 8001738:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	693a      	ldr	r2, [r7, #16]
 8001744:	429a      	cmp	r2, r3
 8001746:	d207      	bcs.n	8001758 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001748:	f00b ffe0 	bl	800d70c <__errno>
 800174c:	4603      	mov	r3, r0
 800174e:	220c      	movs	r2, #12
 8001750:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001752:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001756:	e009      	b.n	800176c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <_sbrk+0x64>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800175e:	4b07      	ldr	r3, [pc, #28]	@ (800177c <_sbrk+0x64>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	4a05      	ldr	r2, [pc, #20]	@ (800177c <_sbrk+0x64>)
 8001768:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800176a:	68fb      	ldr	r3, [r7, #12]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20020000 	.word	0x20020000
 8001778:	00000400 	.word	0x00000400
 800177c:	200007b0 	.word	0x200007b0
 8001780:	20001198 	.word	0x20001198

08001784 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001788:	4b06      	ldr	r3, [pc, #24]	@ (80017a4 <SystemInit+0x20>)
 800178a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800178e:	4a05      	ldr	r2, [pc, #20]	@ (80017a4 <SystemInit+0x20>)
 8001790:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001794:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000ed00 	.word	0xe000ed00

080017a8 <lectureADC>:
#include "serviceBaseTemps.h"
#include "pilote_I2C.h"
#include "interface_ADC.h"

void lectureADC(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	af00      	add	r7, sp, #0
	interfaceADC.valeurADC = lectureI2C_10bits(ADDR_ANALOGUE1);
 80017ac:	209a      	movs	r0, #154	@ 0x9a
 80017ae:	f000 fa31 	bl	8001c14 <lectureI2C_10bits>
 80017b2:	4603      	mov	r3, r0
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b02      	ldr	r3, [pc, #8]	@ (80017c0 <lectureADC+0x18>)
 80017b8:	805a      	strh	r2, [r3, #2]
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	200007b4 	.word	0x200007b4

080017c4 <interfaceADC_Init>:
//variables publiques
INTERFACE_ADC interfaceADC;

//fonctions publiques
void interfaceADC_Init(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
	interfaceADC.information = INFORMATION_TRAITEE;
 80017c8:	4b03      	ldr	r3, [pc, #12]	@ (80017d8 <interfaceADC_Init+0x14>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	200007b4 	.word	0x200007b4

080017dc <interfaceBtnBleu_gere>:
uint16_t compteurAntiRebond;



void interfaceBtnBleu_gere(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	compteurAvantLecture++;
 80017e0:	4b22      	ldr	r3, [pc, #136]	@ (800186c <interfaceBtnBleu_gere+0x90>)
 80017e2:	881b      	ldrh	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	b29a      	uxth	r2, r3
 80017e8:	4b20      	ldr	r3, [pc, #128]	@ (800186c <interfaceBtnBleu_gere+0x90>)
 80017ea:	801a      	strh	r2, [r3, #0]
	if(compteurAvantLecture < COMPTE_MAX_AVANT_LECTURE)
 80017ec:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <interfaceBtnBleu_gere+0x90>)
 80017ee:	881b      	ldrh	r3, [r3, #0]
 80017f0:	2b09      	cmp	r3, #9
 80017f2:	d931      	bls.n	8001858 <interfaceBtnBleu_gere+0x7c>
	{
		return;
	}
	compteurAvantLecture = 0;
 80017f4:	4b1d      	ldr	r3, [pc, #116]	@ (800186c <interfaceBtnBleu_gere+0x90>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	801a      	strh	r2, [r3, #0]
	if(pilote_BoutonBleu_Lire() == BOUTON_APPUYE)
 80017fa:	f000 f947 	bl	8001a8c <pilote_BoutonBleu_Lire>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b01      	cmp	r3, #1
 8001802:	d114      	bne.n	800182e <interfaceBtnBleu_gere+0x52>
	{
		if(compteurAntiRebond == NOMBRE_MIN_LECTURE_PAR_DECISION)
 8001804:	4b1a      	ldr	r3, [pc, #104]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	2b02      	cmp	r3, #2
 800180a:	d027      	beq.n	800185c <interfaceBtnBleu_gere+0x80>
		{
			return;
		}
		compteurAntiRebond++;
 800180c:	4b18      	ldr	r3, [pc, #96]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	3301      	adds	r3, #1
 8001812:	b29a      	uxth	r2, r3
 8001814:	4b16      	ldr	r3, [pc, #88]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001816:	801a      	strh	r2, [r3, #0]
		if(compteurAntiRebond < NOMBRE_MIN_LECTURE_PAR_DECISION)
 8001818:	4b15      	ldr	r3, [pc, #84]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 800181a:	881b      	ldrh	r3, [r3, #0]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d91f      	bls.n	8001860 <interfaceBtnBleu_gere+0x84>
		{
			return;
		}
		interfaceBtnBleu.etatBouton = BOUTON_APPUYE;
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <interfaceBtnBleu_gere+0x98>)
 8001822:	2201      	movs	r2, #1
 8001824:	701a      	strb	r2, [r3, #0]
		interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 8001826:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <interfaceBtnBleu_gere+0x98>)
 8001828:	2201      	movs	r2, #1
 800182a:	705a      	strb	r2, [r3, #1]
		return;
 800182c:	e01d      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
	}
	if(compteurAntiRebond == 0)
 800182e:	4b10      	ldr	r3, [pc, #64]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d016      	beq.n	8001864 <interfaceBtnBleu_gere+0x88>
	{
		return;
	}
	compteurAntiRebond--;
 8001836:	4b0e      	ldr	r3, [pc, #56]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	3b01      	subs	r3, #1
 800183c:	b29a      	uxth	r2, r3
 800183e:	4b0c      	ldr	r3, [pc, #48]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001840:	801a      	strh	r2, [r3, #0]
	if(compteurAntiRebond > 0)
 8001842:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <interfaceBtnBleu_gere+0x94>)
 8001844:	881b      	ldrh	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10e      	bne.n	8001868 <interfaceBtnBleu_gere+0x8c>
	{
		return;
	}
	interfaceBtnBleu.etatBouton = BOUTON_RELACHE;
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <interfaceBtnBleu_gere+0x98>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
	interfaceBtnBleu.information = INFORMATION_DISPONIBLE;
 8001850:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <interfaceBtnBleu_gere+0x98>)
 8001852:	2201      	movs	r2, #1
 8001854:	705a      	strb	r2, [r3, #1]
 8001856:	e008      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
		return;
 8001858:	bf00      	nop
 800185a:	e006      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
			return;
 800185c:	bf00      	nop
 800185e:	e004      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
			return;
 8001860:	bf00      	nop
 8001862:	e002      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
		return;
 8001864:	bf00      	nop
 8001866:	e000      	b.n	800186a <interfaceBtnBleu_gere+0x8e>
		return;
 8001868:	bf00      	nop
}
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200007b8 	.word	0x200007b8
 8001870:	200007ba 	.word	0x200007ba
 8001874:	200007bc 	.word	0x200007bc

08001878 <interface_BoutonBleuInit>:
//Variables publiques
INTERFACE_BTN_BLEU interfaceBtnBleu;

//Fonctions publiques
void interface_BoutonBleuInit()
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
	interfaceBtnBleu.information = INFORMATION_TRAITEE;
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <interface_BoutonBleuInit+0x2c>)
 800187e:	2200      	movs	r2, #0
 8001880:	705a      	strb	r2, [r3, #1]
	interfaceBtnBleu.etatBouton = BOUTON_INCONNU;
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <interface_BoutonBleuInit+0x2c>)
 8001884:	2202      	movs	r2, #2
 8001886:	701a      	strb	r2, [r3, #0]
	compteurAvantLecture = 0;
 8001888:	4b07      	ldr	r3, [pc, #28]	@ (80018a8 <interface_BoutonBleuInit+0x30>)
 800188a:	2200      	movs	r2, #0
 800188c:	801a      	strh	r2, [r3, #0]
	compteurAntiRebond = 1;
 800188e:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <interface_BoutonBleuInit+0x34>)
 8001890:	2201      	movs	r2, #1
 8001892:	801a      	strh	r2, [r3, #0]

	serviceBaseDeTemps_execute[INTERFACE_BTN_BLEU_PHASE] =
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <interface_BoutonBleuInit+0x38>)
 8001896:	4a07      	ldr	r2, [pc, #28]	@ (80018b4 <interface_BoutonBleuInit+0x3c>)
 8001898:	611a      	str	r2, [r3, #16]
			interfaceBtnBleu_gere;
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr
 80018a4:	200007bc 	.word	0x200007bc
 80018a8:	200007b8 	.word	0x200007b8
 80018ac:	200007ba 	.word	0x200007ba
 80018b0:	20000850 	.word	0x20000850
 80018b4:	080017dd 	.word	0x080017dd

080018b8 <allumerLED>:
#include "pilote_LED_J.h"
#include "pilote_LED_V.h"
#include "pilote_LED_R.h"

void allumerLED(uint8_t led)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	71fb      	strb	r3, [r7, #7]
	switch(led)
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	2b03      	cmp	r3, #3
 80018c6:	d009      	beq.n	80018dc <allumerLED+0x24>
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	dc0d      	bgt.n	80018e8 <allumerLED+0x30>
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d002      	beq.n	80018d6 <allumerLED+0x1e>
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d006      	beq.n	80018e2 <allumerLED+0x2a>
		break;
	case LED_VERT:
		LEDVset();
		break;
	}
}
 80018d4:	e008      	b.n	80018e8 <allumerLED+0x30>
		LEDRset();
 80018d6:	f000 fa03 	bl	8001ce0 <LEDRset>
		break;
 80018da:	e005      	b.n	80018e8 <allumerLED+0x30>
		LEDJset();
 80018dc:	f000 f9dc 	bl	8001c98 <LEDJset>
		break;
 80018e0:	e002      	b.n	80018e8 <allumerLED+0x30>
		LEDVset();
 80018e2:	f000 fa21 	bl	8001d28 <LEDVset>
		break;
 80018e6:	bf00      	nop
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <eteindreLED>:

void eteindreLED(uint8_t led)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
	switch(led)
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b03      	cmp	r3, #3
 80018fe:	d009      	beq.n	8001914 <eteindreLED+0x24>
 8001900:	2b03      	cmp	r3, #3
 8001902:	dc0d      	bgt.n	8001920 <eteindreLED+0x30>
 8001904:	2b01      	cmp	r3, #1
 8001906:	d002      	beq.n	800190e <eteindreLED+0x1e>
 8001908:	2b02      	cmp	r3, #2
 800190a:	d006      	beq.n	800191a <eteindreLED+0x2a>
		break;
	case LED_VERT:
		LEDVreset();
		break;
	}
}
 800190c:	e008      	b.n	8001920 <eteindreLED+0x30>
		LEDRreset();
 800190e:	f000 f9f3 	bl	8001cf8 <LEDRreset>
		break;
 8001912:	e005      	b.n	8001920 <eteindreLED+0x30>
		LEDJreset();
 8001914:	f000 f9cc 	bl	8001cb0 <LEDJreset>
		break;
 8001918:	e002      	b.n	8001920 <eteindreLED+0x30>
		LEDVreset();
 800191a:	f000 fa11 	bl	8001d40 <LEDVreset>
		break;
 800191e:	bf00      	nop
}
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <clignoterLED>:

void clignoterLED(uint8_t led)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	71fb      	strb	r3, [r7, #7]
	static uint8_t compteurLED = 0;

	compteurLED++;
 8001932:	4b12      	ldr	r3, [pc, #72]	@ (800197c <clignoterLED+0x54>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	3301      	adds	r3, #1
 8001938:	b2da      	uxtb	r2, r3
 800193a:	4b10      	ldr	r3, [pc, #64]	@ (800197c <clignoterLED+0x54>)
 800193c:	701a      	strb	r2, [r3, #0]

	if (compteurLED >= 50)
 800193e:	4b0f      	ldr	r3, [pc, #60]	@ (800197c <clignoterLED+0x54>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b31      	cmp	r3, #49	@ 0x31
 8001944:	d915      	bls.n	8001972 <clignoterLED+0x4a>
	{
		compteurLED = 0;
 8001946:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <clignoterLED+0x54>)
 8001948:	2200      	movs	r2, #0
 800194a:	701a      	strb	r2, [r3, #0]

		switch(led)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	2b03      	cmp	r3, #3
 8001950:	d009      	beq.n	8001966 <clignoterLED+0x3e>
 8001952:	2b03      	cmp	r3, #3
 8001954:	dc0d      	bgt.n	8001972 <clignoterLED+0x4a>
 8001956:	2b01      	cmp	r3, #1
 8001958:	d002      	beq.n	8001960 <clignoterLED+0x38>
 800195a:	2b02      	cmp	r3, #2
 800195c:	d006      	beq.n	800196c <clignoterLED+0x44>
		case LED_VERT:
			LEDVtoggle();
			break;
		}
	}
}
 800195e:	e008      	b.n	8001972 <clignoterLED+0x4a>
			LEDRtoggle();
 8001960:	f000 f9d6 	bl	8001d10 <LEDRtoggle>
			break;
 8001964:	e005      	b.n	8001972 <clignoterLED+0x4a>
			LEDJtoggle();
 8001966:	f000 f9af 	bl	8001cc8 <LEDJtoggle>
			break;
 800196a:	e002      	b.n	8001972 <clignoterLED+0x4a>
			LEDVtoggle();
 800196c:	f000 f9f4 	bl	8001d58 <LEDVtoggle>
			break;
 8001970:	bf00      	nop
}
 8001972:	bf00      	nop
 8001974:	3708      	adds	r7, #8
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	200007be 	.word	0x200007be

08001980 <interfaceMoteur_Init>:
}

INTERFACE_MOTEUR interfaceMoteur;

void interfaceMoteur_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
	moteurPH1_reset();
 8001984:	f000 f9f4 	bl	8001d70 <moteurPH1_reset>
	moteurPH2_reset();
 8001988:	f000 f9fe 	bl	8001d88 <moteurPH2_reset>
	moteurPH3_reset();
 800198c:	f000 fa08 	bl	8001da0 <moteurPH3_reset>
	moteurPH4_reset();
 8001990:	f000 fa12 	bl	8001db8 <moteurPH4_reset>

	interfaceMoteur.directionMoteur = MONTER;
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <interfaceMoteur_Init+0x2c>)
 8001996:	22ff      	movs	r2, #255	@ 0xff
 8001998:	701a      	strb	r2, [r3, #0]
	interfaceMoteur.vitesseMoteur = VITESSE_LENT;
 800199a:	4b04      	ldr	r3, [pc, #16]	@ (80019ac <interfaceMoteur_Init+0x2c>)
 800199c:	220a      	movs	r2, #10
 800199e:	705a      	strb	r2, [r3, #1]
	compteurMoteur = 0;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <interfaceMoteur_Init+0x30>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	801a      	strh	r2, [r3, #0]
//	serviceBaseDeTemps_execute[MOTEUR_PHASE] = simuleMoteur;
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	200007c4 	.word	0x200007c4
 80019b0:	200007c0 	.word	0x200007c0

080019b4 <reverseByte>:
#include "interface_PCF8574.h"

uint8_t reverseByte(uint8_t x);

uint8_t reverseByte(uint8_t x)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
    uint8_t r = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	73fb      	strb	r3, [r7, #15]
    for (int i = 0; i < 8; i++)
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	e012      	b.n	80019ee <reverseByte+0x3a>
    {
        r <<= 1;
 80019c8:	7bfb      	ldrb	r3, [r7, #15]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	73fb      	strb	r3, [r7, #15]
        r |= (x & 1);
 80019ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	b25a      	sxtb	r2, r3
 80019d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019dc:	4313      	orrs	r3, r2
 80019de:	b25b      	sxtb	r3, r3
 80019e0:	73fb      	strb	r3, [r7, #15]
        x >>= 1;
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	085b      	lsrs	r3, r3, #1
 80019e6:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	3301      	adds	r3, #1
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	2b07      	cmp	r3, #7
 80019f2:	dde9      	ble.n	80019c8 <reverseByte+0x14>
    }
    return r;
 80019f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
	...

08001a04 <lectureEntrees>:

void lectureEntrees(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	interfacePCF8574.entreesCarte1 = lectureI2C(ADDR_ENTREE_CARTE1);
 8001a08:	2070      	movs	r0, #112	@ 0x70
 8001a0a:	f000 f8e7 	bl	8001bdc <lectureI2C>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <lectureEntrees+0x40>)
 8001a14:	709a      	strb	r2, [r3, #2]
	interfacePCF8574.entreesCarte2 = reverseByte(~lectureI2C(ADDR_ENTREE_CARTE2));
 8001a16:	2074      	movs	r0, #116	@ 0x74
 8001a18:	f000 f8e0 	bl	8001bdc <lectureI2C>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	4618      	mov	r0, r3
 8001a24:	f7ff ffc6 	bl	80019b4 <reverseByte>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b05      	ldr	r3, [pc, #20]	@ (8001a44 <lectureEntrees+0x40>)
 8001a2e:	70da      	strb	r2, [r3, #3]
	interfacePCF8574.entreesCarte3 = ~lectureI2C(ADDR_ENTREE_CARTE3);
 8001a30:	2076      	movs	r0, #118	@ 0x76
 8001a32:	f000 f8d3 	bl	8001bdc <lectureI2C>
 8001a36:	4603      	mov	r3, r0
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	4b01      	ldr	r3, [pc, #4]	@ (8001a44 <lectureEntrees+0x40>)
 8001a3e:	711a      	strb	r2, [r3, #4]
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	200007c8 	.word	0x200007c8

08001a48 <ecritureSorties>:

void ecritureSorties(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	af00      	add	r7, sp, #0
	ecritureI2C(ADDR_SORTIE_CARTE1, interfacePCF8574.sortiesCarte1);
 8001a4c:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <ecritureSorties+0x20>)
 8001a4e:	795b      	ldrb	r3, [r3, #5]
 8001a50:	4619      	mov	r1, r3
 8001a52:	2078      	movs	r0, #120	@ 0x78
 8001a54:	f000 f908 	bl	8001c68 <ecritureI2C>
	ecritureI2C(ADDR_SORTIE_CARTE2, interfacePCF8574.sortiesCarte2);
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <ecritureSorties+0x20>)
 8001a5a:	799b      	ldrb	r3, [r3, #6]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	207a      	movs	r0, #122	@ 0x7a
 8001a60:	f000 f902 	bl	8001c68 <ecritureI2C>
}
 8001a64:	bf00      	nop
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	200007c8 	.word	0x200007c8

08001a6c <interfacePCF8574_init>:
//variables publiques
INTERFACE_PCF8574 interfacePCF8574;

//fonctions publiques
void interfacePCF8574_init(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
	interfacePCF8574.information = INFORMATION_TRAITEE;
 8001a70:	4b05      	ldr	r3, [pc, #20]	@ (8001a88 <interfacePCF8574_init+0x1c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
	interfacePCF8574.requete = REQUETE_ACTIVE;
 8001a76:	4b04      	ldr	r3, [pc, #16]	@ (8001a88 <interfacePCF8574_init+0x1c>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	705a      	strb	r2, [r3, #1]
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	200007c8 	.word	0x200007c8

08001a8c <pilote_BoutonBleu_Lire>:
#include "main.h"
#include "pilote_BoutonBleu.h"

//Fonctions publiques
uint8_t pilote_BoutonBleu_Lire(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(BTN_BLEU_GPIO_Port, BTN_BLEU_Pin) == GPIO_PIN_SET)
 8001a90:	2101      	movs	r1, #1
 8001a92:	4805      	ldr	r0, [pc, #20]	@ (8001aa8 <pilote_BoutonBleu_Lire+0x1c>)
 8001a94:	f003 fe0e 	bl	80056b4 <HAL_GPIO_ReadPin>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b01      	cmp	r3, #1
 8001a9c:	d101      	bne.n	8001aa2 <pilote_BoutonBleu_Lire+0x16>
	{
		return BOUTON_APPUYE;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <pilote_BoutonBleu_Lire+0x18>
	}
	else
	{
		return BOUTON_RELACHE;
 8001aa2:	2300      	movs	r3, #0
	}
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40020000 	.word	0x40020000

08001aac <piloteCAN1_messageDisponible>:
//Definitions de fonctions publiques:
// pas de definitions publiques

//Fonctions publiques:
unsigned int piloteCAN1_messageDisponible(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  return HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_FILTER_FIFO0);
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4803      	ldr	r0, [pc, #12]	@ (8001ac0 <piloteCAN1_messageDisponible+0x14>)
 8001ab4:	f003 fb27 	bl	8005106 <HAL_CAN_GetRxFifoFillLevel>
 8001ab8:	4603      	mov	r3, r0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200006a4 	.word	0x200006a4

08001ac4 <piloteCAN1_messageTransmis>:

unsigned int piloteCAN1_messageTransmis(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  return HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <piloteCAN1_messageTransmis+0x10>)
 8001aca:	f003 f9c5 	bl	8004e58 <HAL_CAN_GetTxMailboxesFreeLevel>
 8001ace:	4603      	mov	r3, r0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	bd80      	pop	{r7, pc}
 8001ad4:	200006a4 	.word	0x200006a4

08001ad8 <piloteCAN1_litUnMessageRecu>:

unsigned char piloteCAN1_litUnMessageRecu(unsigned char *DonneesRecues)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(&hcan1, CAN_FILTER_FIFO0,
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a07      	ldr	r2, [pc, #28]	@ (8001b00 <piloteCAN1_litUnMessageRecu+0x28>)
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4807      	ldr	r0, [pc, #28]	@ (8001b04 <piloteCAN1_litUnMessageRecu+0x2c>)
 8001ae8:	f003 f9eb 	bl	8004ec2 <HAL_CAN_GetRxMessage>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <piloteCAN1_litUnMessageRecu+0x1e>
                           &piloteCAN1_reception, DonneesRecues) != HAL_OK)
  {
    return PILOTECAN1_PAS_DISPONIBLE;
 8001af2:	2300      	movs	r3, #0
 8001af4:	e000      	b.n	8001af8 <piloteCAN1_litUnMessageRecu+0x20>
  }
  return PILOTECAN1_DISPONIBLE;
 8001af6:	2301      	movs	r3, #1
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	3708      	adds	r7, #8
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200007d0 	.word	0x200007d0
 8001b04:	200006a4 	.word	0x200006a4

08001b08 <piloteCAN1_transmetDesDonnes>:

unsigned int piloteCAN1_transmetDesDonnes(unsigned int Identification11Bits,
                                          unsigned char *Donnees,
                                          unsigned char Nombre)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	4613      	mov	r3, r2
 8001b14:	71fb      	strb	r3, [r7, #7]
  piloteCAN1_transmission.StdId = Identification11Bits; // << 5;
 8001b16:	4a0b      	ldr	r2, [pc, #44]	@ (8001b44 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	6013      	str	r3, [r2, #0]
  piloteCAN1_transmission.DLC = Nombre;
 8001b1c:	79fb      	ldrb	r3, [r7, #7]
 8001b1e:	4a09      	ldr	r2, [pc, #36]	@ (8001b44 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001b20:	6113      	str	r3, [r2, #16]
  if (HAL_CAN_AddTxMessage(&hcan1, &piloteCAN1_transmission,
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <piloteCAN1_transmetDesDonnes+0x40>)
 8001b24:	68ba      	ldr	r2, [r7, #8]
 8001b26:	4907      	ldr	r1, [pc, #28]	@ (8001b44 <piloteCAN1_transmetDesDonnes+0x3c>)
 8001b28:	4808      	ldr	r0, [pc, #32]	@ (8001b4c <piloteCAN1_transmetDesDonnes+0x44>)
 8001b2a:	f003 f8c5 	bl	8004cb8 <HAL_CAN_AddTxMessage>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <piloteCAN1_transmetDesDonnes+0x30>
                           Donnees, &piloteCAN1_CasierPostal) != HAL_OK)
  {
    return PILOTECAN1_PAS_TRANSMIS;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <piloteCAN1_transmetDesDonnes+0x32>
  }
  return PILOTECAN1_TRANSMIS;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3710      	adds	r7, #16
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200007ec 	.word	0x200007ec
 8001b48:	2000082c 	.word	0x2000082c
 8001b4c:	200006a4 	.word	0x200006a4

08001b50 <piloteCAN1_initialise>:

unsigned int piloteCAN1_initialise(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	af00      	add	r7, sp, #0
  piloteCAN1_transmission.ExtId = 0;
 8001b54:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd0 <piloteCAN1_initialise+0x80>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	605a      	str	r2, [r3, #4]
  piloteCAN1_transmission.IDE = CAN_ID_STD;
 8001b5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd0 <piloteCAN1_initialise+0x80>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
  piloteCAN1_transmission.RTR = CAN_RTR_DATA;
 8001b60:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <piloteCAN1_initialise+0x80>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	60da      	str	r2, [r3, #12]
  piloteCAN1_transmission.TransmitGlobalTime = DISABLE;
 8001b66:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd0 <piloteCAN1_initialise+0x80>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	751a      	strb	r2, [r3, #20]

  piloteCAN1_filtre.FilterIdHigh = PILOTECAN1_IDENTIFICATION_EN_RECEPTION ;// << 5;
 8001b6c:	4b19      	ldr	r3, [pc, #100]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b72:	601a      	str	r2, [r3, #0]
  piloteCAN1_filtre.FilterIdLow = 0x0;
 8001b74:	4b17      	ldr	r3, [pc, #92]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
  piloteCAN1_filtre.FilterMaskIdHigh = PILOTECAN1_MASQUE_11_BITS_EN_RECEPTION ;//<< 21;
 8001b7a:	4b16      	ldr	r3, [pc, #88]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b7c:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8001b80:	609a      	str	r2, [r3, #8]
  piloteCAN1_filtre.FilterMaskIdLow = 0x0;
 8001b82:	4b14      	ldr	r3, [pc, #80]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	60da      	str	r2, [r3, #12]
  piloteCAN1_filtre.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001b88:	4b12      	ldr	r3, [pc, #72]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	611a      	str	r2, [r3, #16]
  piloteCAN1_filtre.FilterBank = 13;
 8001b8e:	4b11      	ldr	r3, [pc, #68]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b90:	220d      	movs	r2, #13
 8001b92:	615a      	str	r2, [r3, #20]
  piloteCAN1_filtre.FilterMode = CAN_FILTERMODE_IDMASK;
 8001b94:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
  piloteCAN1_filtre.FilterScale = CAN_FILTERSCALE_32BIT;
 8001b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	61da      	str	r2, [r3, #28]
  piloteCAN1_filtre.FilterActivation = ENABLE;
 8001ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	621a      	str	r2, [r3, #32]
  if (HAL_CAN_ConfigFilter(&hcan1, &piloteCAN1_filtre) != HAL_OK)
 8001ba6:	490b      	ldr	r1, [pc, #44]	@ (8001bd4 <piloteCAN1_initialise+0x84>)
 8001ba8:	480b      	ldr	r0, [pc, #44]	@ (8001bd8 <piloteCAN1_initialise+0x88>)
 8001baa:	f002 ff63 	bl	8004a74 <HAL_CAN_ConfigFilter>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <piloteCAN1_initialise+0x68>
  {
    return PILOTECAN1_ERREUR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e008      	b.n	8001bca <piloteCAN1_initialise+0x7a>
//    return PILOTECAN1_ERREUR;
//  }
//#endif


  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001bb8:	4807      	ldr	r0, [pc, #28]	@ (8001bd8 <piloteCAN1_initialise+0x88>)
 8001bba:	f003 f839 	bl	8004c30 <HAL_CAN_Start>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <piloteCAN1_initialise+0x78>
  {
    return PILOTECAN1_ERREUR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e000      	b.n	8001bca <piloteCAN1_initialise+0x7a>
  }
  return PILOTECAN1_PAS_D_ERREUR;
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200007ec 	.word	0x200007ec
 8001bd4:	20000804 	.word	0x20000804
 8001bd8:	200006a4 	.word	0x200006a4

08001bdc <lectureI2C>:

extern I2C_HandleTypeDef hi2c1;


uint8_t lectureI2C(uint8_t adresse)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b086      	sub	sp, #24
 8001be0:	af02      	add	r7, sp, #8
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
	uint8_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, &temp, 1, 1) == HAL_OK)
 8001be6:	79fb      	ldrb	r3, [r7, #7]
 8001be8:	b299      	uxth	r1, r3
 8001bea:	f107 020f 	add.w	r2, r7, #15
 8001bee:	2301      	movs	r3, #1
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	4806      	ldr	r0, [pc, #24]	@ (8001c10 <lectureI2C+0x34>)
 8001bf6:	f006 f915 	bl	8007e24 <HAL_I2C_Master_Receive>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d101      	bne.n	8001c04 <lectureI2C+0x28>
	{
		return temp;
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	e000      	b.n	8001c06 <lectureI2C+0x2a>
	}
	return 0;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200006cc 	.word	0x200006cc

08001c14 <lectureI2C_10bits>:

uint16_t lectureI2C_10bits(uint8_t adresse)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af02      	add	r7, sp, #8
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer[2];
	uint16_t temp;

	if(HAL_I2C_Master_Receive(&hi2c1, adresse, buffer, 2, 1) == HAL_OK)
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	b299      	uxth	r1, r3
 8001c22:	f107 020c 	add.w	r2, r7, #12
 8001c26:	2301      	movs	r3, #1
 8001c28:	9300      	str	r3, [sp, #0]
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	480d      	ldr	r0, [pc, #52]	@ (8001c64 <lectureI2C_10bits+0x50>)
 8001c2e:	f006 f8f9 	bl	8007e24 <HAL_I2C_Master_Receive>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10f      	bne.n	8001c58 <lectureI2C_10bits+0x44>
	{
		// Byte 1: [0 0 0 0 D9 D8 D7 D6]
		// Byte 2: [D5 D4 D3 D2 D1 D0 X X]
		temp = ((buffer[0] & 0x0F) << 6) | (buffer[1] >> 2);
 8001c38:	7b3b      	ldrb	r3, [r7, #12]
 8001c3a:	b21b      	sxth	r3, r3
 8001c3c:	019b      	lsls	r3, r3, #6
 8001c3e:	b21b      	sxth	r3, r3
 8001c40:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8001c44:	b21a      	sxth	r2, r3
 8001c46:	7b7b      	ldrb	r3, [r7, #13]
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	b21b      	sxth	r3, r3
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	b21b      	sxth	r3, r3
 8001c52:	81fb      	strh	r3, [r7, #14]
		return temp;
 8001c54:	89fb      	ldrh	r3, [r7, #14]
 8001c56:	e000      	b.n	8001c5a <lectureI2C_10bits+0x46>
	}
	return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	200006cc 	.word	0x200006cc

08001c68 <ecritureI2C>:

void ecritureI2C(uint8_t adresse, uint8_t data)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af02      	add	r7, sp, #8
 8001c6e:	4603      	mov	r3, r0
 8001c70:	460a      	mov	r2, r1
 8001c72:	71fb      	strb	r3, [r7, #7]
 8001c74:	4613      	mov	r3, r2
 8001c76:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, adresse, &data, 1, 1);
 8001c78:	79fb      	ldrb	r3, [r7, #7]
 8001c7a:	b299      	uxth	r1, r3
 8001c7c:	1dba      	adds	r2, r7, #6
 8001c7e:	2301      	movs	r3, #1
 8001c80:	9300      	str	r3, [sp, #0]
 8001c82:	2301      	movs	r3, #1
 8001c84:	4803      	ldr	r0, [pc, #12]	@ (8001c94 <ecritureI2C+0x2c>)
 8001c86:	f005 ffcf 	bl	8007c28 <HAL_I2C_Master_Transmit>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200006cc 	.word	0x200006cc

08001c98 <LEDJset>:
#include "main.h"
#include "pilote_LED_J.h"


void LEDJset(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_J_GPIO_Port, LED_J_Pin, GPIO_PIN_SET);
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ca2:	4802      	ldr	r0, [pc, #8]	@ (8001cac <LEDJset+0x14>)
 8001ca4:	f003 fd1e 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40020000 	.word	0x40020000

08001cb0 <LEDJreset>:

void LEDJreset(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_J_GPIO_Port, LED_J_Pin, GPIO_PIN_RESET);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cba:	4802      	ldr	r0, [pc, #8]	@ (8001cc4 <LEDJreset+0x14>)
 8001cbc:	f003 fd12 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40020000 	.word	0x40020000

08001cc8 <LEDJtoggle>:

void LEDJtoggle(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_J_GPIO_Port, LED_J_Pin);
 8001ccc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <LEDJtoggle+0x14>)
 8001cd2:	f003 fd20 	bl	8005716 <HAL_GPIO_TogglePin>
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <LEDRset>:
#include "main.h"
#include "pilote_LED_R.h"


void LEDRset(void)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_SET);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001cea:	4802      	ldr	r0, [pc, #8]	@ (8001cf4 <LEDRset+0x14>)
 8001cec:	f003 fcfa 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	40020000 	.word	0x40020000

08001cf8 <LEDRreset>:

void LEDRreset(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d02:	4802      	ldr	r0, [pc, #8]	@ (8001d0c <LEDRreset+0x14>)
 8001d04:	f003 fcee 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40020000 	.word	0x40020000

08001d10 <LEDRtoggle>:

void LEDRtoggle(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_R_GPIO_Port, LED_R_Pin);
 8001d14:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <LEDRtoggle+0x14>)
 8001d1a:	f003 fcfc 	bl	8005716 <HAL_GPIO_TogglePin>
}
 8001d1e:	bf00      	nop
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40020000 	.word	0x40020000

08001d28 <LEDVset>:
#include "main.h"
#include "pilote_LED_V.h"


void LEDVset(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_SET);
 8001d2c:	2201      	movs	r2, #1
 8001d2e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d32:	4802      	ldr	r0, [pc, #8]	@ (8001d3c <LEDVset+0x14>)
 8001d34:	f003 fcd6 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001d38:	bf00      	nop
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40020800 	.word	0x40020800

08001d40 <LEDVreset>:

void LEDVreset(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_V_GPIO_Port, LED_V_Pin, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d4a:	4802      	ldr	r0, [pc, #8]	@ (8001d54 <LEDVreset+0x14>)
 8001d4c:	f003 fcca 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	40020800 	.word	0x40020800

08001d58 <LEDVtoggle>:

void LEDVtoggle(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_V_GPIO_Port, LED_V_Pin);
 8001d5c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <LEDVtoggle+0x14>)
 8001d62:	f003 fcd8 	bl	8005716 <HAL_GPIO_TogglePin>
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40020800 	.word	0x40020800

08001d70 <moteurPH1_reset>:
{
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_SET);
}

void moteurPH1_reset(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_1_GPIO_Port, PHASE_1_Pin, GPIO_PIN_RESET);
 8001d74:	2200      	movs	r2, #0
 8001d76:	2101      	movs	r1, #1
 8001d78:	4802      	ldr	r0, [pc, #8]	@ (8001d84 <moteurPH1_reset+0x14>)
 8001d7a:	f003 fcb3 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001d7e:	bf00      	nop
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	40021000 	.word	0x40021000

08001d88 <moteurPH2_reset>:
{
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_SET);
}

void moteurPH2_reset(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_2_GPIO_Port, PHASE_2_Pin, GPIO_PIN_RESET);
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	2140      	movs	r1, #64	@ 0x40
 8001d90:	4802      	ldr	r0, [pc, #8]	@ (8001d9c <moteurPH2_reset+0x14>)
 8001d92:	f003 fca7 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40020000 	.word	0x40020000

08001da0 <moteurPH3_reset>:
{
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_SET);
}

void moteurPH3_reset(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_3_GPIO_Port, PHASE_3_Pin, GPIO_PIN_RESET);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2180      	movs	r1, #128	@ 0x80
 8001da8:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <moteurPH3_reset+0x14>)
 8001daa:	f003 fc9b 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40020000 	.word	0x40020000

08001db8 <moteurPH4_reset>:
{
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_SET);
}

void moteurPH4_reset(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PHASE_4_GPIO_Port, PHASE_4_Pin, GPIO_PIN_RESET);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2120      	movs	r1, #32
 8001dc0:	4802      	ldr	r0, [pc, #8]	@ (8001dcc <moteurPH4_reset+0x14>)
 8001dc2:	f003 fc8f 	bl	80056e4 <HAL_GPIO_WritePin>
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	40020000 	.word	0x40020000

08001dd0 <HAL_TIM_PeriodElapsedCallback>:
//Definitions de variables publiques:
void (*piloteTimer14_execute)(void);

//Definitions de fonctions publiques:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  if(htim == &htim14)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a05      	ldr	r2, [pc, #20]	@ (8001df0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d102      	bne.n	8001de6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  piloteTimer14_execute();
 8001de0:	4b04      	ldr	r3, [pc, #16]	@ (8001df4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4798      	blx	r3
  if(htim == &htim2)
  {
	  //Timer pour detection passage par zero
	  //mettre compteur a 0 lors de passage a zero pour compter 100us
  }
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000768 	.word	0x20000768
 8001df4:	20000830 	.word	0x20000830

08001df8 <piloteTimer14_permetLesInterruptions>:

void piloteTimer14_permetLesInterruptions(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim14);
 8001dfc:	4802      	ldr	r0, [pc, #8]	@ (8001e08 <piloteTimer14_permetLesInterruptions+0x10>)
 8001dfe:	f007 fa9d 	bl	800933c <HAL_TIM_Base_Start_IT>
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000768 	.word	0x20000768

08001e0c <piloteTimer2_permetLesInterruptions>:
{
	HAL_TIM_Base_Stop_IT(&htim14);
}

void piloteTimer2_permetLesInterruptions(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  HAL_TIM_Base_Start_IT(&htim2);
 8001e10:	4802      	ldr	r0, [pc, #8]	@ (8001e1c <piloteTimer2_permetLesInterruptions+0x10>)
 8001e12:	f007 fa93 	bl	800933c <HAL_TIM_Base_Start_IT>
}
 8001e16:	bf00      	nop
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000720 	.word	0x20000720

08001e20 <piloteTimers_initialise>:

void piloteTimers_initialise(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  piloteTimer14_execute = doNothing;
 8001e24:	4b03      	ldr	r3, [pc, #12]	@ (8001e34 <piloteTimers_initialise+0x14>)
 8001e26:	4a04      	ldr	r2, [pc, #16]	@ (8001e38 <piloteTimers_initialise+0x18>)
 8001e28:	601a      	str	r2, [r3, #0]
}
 8001e2a:	bf00      	nop
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr
 8001e34:	20000830 	.word	0x20000830
 8001e38:	08000f79 	.word	0x08000f79

08001e3c <HAL_GPIO_EXTI_Callback>:
#include "pilote_Timers.h"



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == TRIAC_EXTI_Pin)
	{

	}
}
 8001e46:	bf00      	nop
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
	...

08001e54 <processusCentreTransmettreArret>:
uint8_t processusCentreReceptionArret(void);
uint8_t processusCentreReceptionErreur(void);
uint8_t processusCentreReceptionPosition(void);

void processusCentreTransmettreArret(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ARRET;
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <processusCentreTransmettreArret+0x44>)
 8001e5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e60:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001e62:	2300      	movs	r3, #0
 8001e64:	71fb      	strb	r3, [r7, #7]
 8001e66:	e007      	b.n	8001e78 <processusCentreTransmettreArret+0x24>
	{
	  serviceCan637.octetsATransmettre[i] = '0';
 8001e68:	79fb      	ldrb	r3, [r7, #7]
 8001e6a:	4a0b      	ldr	r2, [pc, #44]	@ (8001e98 <processusCentreTransmettreArret+0x44>)
 8001e6c:	4413      	add	r3, r2
 8001e6e:	2230      	movs	r2, #48	@ 0x30
 8001e70:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	3301      	adds	r3, #1
 8001e76:	71fb      	strb	r3, [r7, #7]
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	2b07      	cmp	r3, #7
 8001e7c:	d9f4      	bls.n	8001e68 <processusCentreTransmettreArret+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <processusCentreTransmettreArret+0x44>)
 8001e80:	2208      	movs	r2, #8
 8001e82:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8001e84:	4b04      	ldr	r3, [pc, #16]	@ (8001e98 <processusCentreTransmettreArret+0x44>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	729a      	strb	r2, [r3, #10]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000874 	.word	0x20000874

08001e9c <processusCentreTransmettreDepart>:

void processusCentreTransmettreDepart(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_DEPART;
 8001ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ee0 <processusCentreTransmettreDepart+0x44>)
 8001ea4:	f240 1201 	movw	r2, #257	@ 0x101
 8001ea8:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001eaa:	2300      	movs	r3, #0
 8001eac:	71fb      	strb	r3, [r7, #7]
 8001eae:	e007      	b.n	8001ec0 <processusCentreTransmettreDepart+0x24>
	{
	  serviceCan637.octetsATransmettre[i] = '1';
 8001eb0:	79fb      	ldrb	r3, [r7, #7]
 8001eb2:	4a0b      	ldr	r2, [pc, #44]	@ (8001ee0 <processusCentreTransmettreDepart+0x44>)
 8001eb4:	4413      	add	r3, r2
 8001eb6:	2231      	movs	r2, #49	@ 0x31
 8001eb8:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001eba:	79fb      	ldrb	r3, [r7, #7]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	71fb      	strb	r3, [r7, #7]
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	2b07      	cmp	r3, #7
 8001ec4:	d9f4      	bls.n	8001eb0 <processusCentreTransmettreDepart+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8001ec6:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <processusCentreTransmettreDepart+0x44>)
 8001ec8:	2208      	movs	r2, #8
 8001eca:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8001ecc:	4b04      	ldr	r3, [pc, #16]	@ (8001ee0 <processusCentreTransmettreDepart+0x44>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	729a      	strb	r2, [r3, #10]
}
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000874 	.word	0x20000874

08001ee4 <processusCentreTransmettreCouleur>:

void processusCentreTransmettreCouleur(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_COULEUR;
 8001eea:	4b24      	ldr	r3, [pc, #144]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001eec:	f240 1203 	movw	r2, #259	@ 0x103
 8001ef0:	615a      	str	r2, [r3, #20]
	switch(centreDeTri.couleurBloc)
 8001ef2:	4b23      	ldr	r3, [pc, #140]	@ (8001f80 <processusCentreTransmettreCouleur+0x9c>)
 8001ef4:	78db      	ldrb	r3, [r3, #3]
 8001ef6:	2b03      	cmp	r3, #3
 8001ef8:	d024      	beq.n	8001f44 <processusCentreTransmettreCouleur+0x60>
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	dc31      	bgt.n	8001f62 <processusCentreTransmettreCouleur+0x7e>
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d002      	beq.n	8001f08 <processusCentreTransmettreCouleur+0x24>
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d00f      	beq.n	8001f26 <processusCentreTransmettreCouleur+0x42>
 8001f06:	e02c      	b.n	8001f62 <processusCentreTransmettreCouleur+0x7e>
	{
	case BLOC_NOIR:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f08:	2300      	movs	r3, #0
 8001f0a:	71fb      	strb	r3, [r7, #7]
 8001f0c:	e007      	b.n	8001f1e <processusCentreTransmettreCouleur+0x3a>
		{
		  serviceCan637.octetsATransmettre[i] = 'N';
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	4a1a      	ldr	r2, [pc, #104]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001f12:	4413      	add	r3, r2
 8001f14:	224e      	movs	r2, #78	@ 0x4e
 8001f16:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	3301      	adds	r3, #1
 8001f1c:	71fb      	strb	r3, [r7, #7]
 8001f1e:	79fb      	ldrb	r3, [r7, #7]
 8001f20:	2b07      	cmp	r3, #7
 8001f22:	d9f4      	bls.n	8001f0e <processusCentreTransmettreCouleur+0x2a>
		}
		break;
 8001f24:	e01d      	b.n	8001f62 <processusCentreTransmettreCouleur+0x7e>
	case BLOC_ORANGE:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	71bb      	strb	r3, [r7, #6]
 8001f2a:	e007      	b.n	8001f3c <processusCentreTransmettreCouleur+0x58>
		{
		  serviceCan637.octetsATransmettre[i] = 'O';
 8001f2c:	79bb      	ldrb	r3, [r7, #6]
 8001f2e:	4a13      	ldr	r2, [pc, #76]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001f30:	4413      	add	r3, r2
 8001f32:	224f      	movs	r2, #79	@ 0x4f
 8001f34:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f36:	79bb      	ldrb	r3, [r7, #6]
 8001f38:	3301      	adds	r3, #1
 8001f3a:	71bb      	strb	r3, [r7, #6]
 8001f3c:	79bb      	ldrb	r3, [r7, #6]
 8001f3e:	2b07      	cmp	r3, #7
 8001f40:	d9f4      	bls.n	8001f2c <processusCentreTransmettreCouleur+0x48>
		}
		break;
 8001f42:	e00e      	b.n	8001f62 <processusCentreTransmettreCouleur+0x7e>
	case BLOC_METAL:
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f44:	2300      	movs	r3, #0
 8001f46:	717b      	strb	r3, [r7, #5]
 8001f48:	e007      	b.n	8001f5a <processusCentreTransmettreCouleur+0x76>
		{
		  serviceCan637.octetsATransmettre[i] = 'M';
 8001f4a:	797b      	ldrb	r3, [r7, #5]
 8001f4c:	4a0b      	ldr	r2, [pc, #44]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001f4e:	4413      	add	r3, r2
 8001f50:	224d      	movs	r2, #77	@ 0x4d
 8001f52:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001f54:	797b      	ldrb	r3, [r7, #5]
 8001f56:	3301      	adds	r3, #1
 8001f58:	717b      	strb	r3, [r7, #5]
 8001f5a:	797b      	ldrb	r3, [r7, #5]
 8001f5c:	2b07      	cmp	r3, #7
 8001f5e:	d9f4      	bls.n	8001f4a <processusCentreTransmettreCouleur+0x66>
		}
		break;
 8001f60:	bf00      	nop
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8001f62:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001f64:	2208      	movs	r2, #8
 8001f66:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8001f68:	4b04      	ldr	r3, [pc, #16]	@ (8001f7c <processusCentreTransmettreCouleur+0x98>)
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	729a      	strb	r2, [r3, #10]
}
 8001f6e:	bf00      	nop
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	20000874 	.word	0x20000874
 8001f80:	20000838 	.word	0x20000838

08001f84 <processusCentreTransmettreEtat>:

void processusCentreTransmettreEtat(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ETAT;
 8001f8a:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8001f8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f90:	615a      	str	r2, [r3, #20]

	if (centreDeTri.couleurBloc != BLOC_NOIR)
 8001f92:	4b22      	ldr	r3, [pc, #136]	@ (800201c <processusCentreTransmettreEtat+0x98>)
 8001f94:	78db      	ldrb	r3, [r3, #3]
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d024      	beq.n	8001fe4 <processusCentreTransmettreEtat+0x60>
	{
		switch(centreDeTri.mode)
 8001f9a:	4b20      	ldr	r3, [pc, #128]	@ (800201c <processusCentreTransmettreEtat+0x98>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d002      	beq.n	8001fa8 <processusCentreTransmettreEtat+0x24>
 8001fa2:	2b03      	cmp	r3, #3
 8001fa4:	d00f      	beq.n	8001fc6 <processusCentreTransmettreEtat+0x42>
 8001fa6:	e02b      	b.n	8002000 <processusCentreTransmettreEtat+0x7c>
		{
		case ATTENTE:
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001fa8:	2300      	movs	r3, #0
 8001faa:	71fb      	strb	r3, [r7, #7]
 8001fac:	e007      	b.n	8001fbe <processusCentreTransmettreEtat+0x3a>
			{
			  serviceCan637.octetsATransmettre[i] = 'F';
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	4a19      	ldr	r2, [pc, #100]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8001fb2:	4413      	add	r3, r2
 8001fb4:	2246      	movs	r2, #70	@ 0x46
 8001fb6:	731a      	strb	r2, [r3, #12]
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	71fb      	strb	r3, [r7, #7]
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	2b07      	cmp	r3, #7
 8001fc2:	d9f4      	bls.n	8001fae <processusCentreTransmettreEtat+0x2a>
			}
			break;
 8001fc4:	e01c      	b.n	8002000 <processusCentreTransmettreEtat+0x7c>
		case OPERATION:
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	71bb      	strb	r3, [r7, #6]
 8001fca:	e007      	b.n	8001fdc <processusCentreTransmettreEtat+0x58>
			{
			  serviceCan637.octetsATransmettre[i] = 'E';
 8001fcc:	79bb      	ldrb	r3, [r7, #6]
 8001fce:	4a12      	ldr	r2, [pc, #72]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8001fd0:	4413      	add	r3, r2
 8001fd2:	2245      	movs	r2, #69	@ 0x45
 8001fd4:	731a      	strb	r2, [r3, #12]
			for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001fd6:	79bb      	ldrb	r3, [r7, #6]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	71bb      	strb	r3, [r7, #6]
 8001fdc:	79bb      	ldrb	r3, [r7, #6]
 8001fde:	2b07      	cmp	r3, #7
 8001fe0:	d9f4      	bls.n	8001fcc <processusCentreTransmettreEtat+0x48>
			}
			break;
 8001fe2:	e00d      	b.n	8002000 <processusCentreTransmettreEtat+0x7c>
		}
	}
	else
	{
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	717b      	strb	r3, [r7, #5]
 8001fe8:	e007      	b.n	8001ffa <processusCentreTransmettreEtat+0x76>
		{
		  serviceCan637.octetsATransmettre[i] = 'R';
 8001fea:	797b      	ldrb	r3, [r7, #5]
 8001fec:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8001fee:	4413      	add	r3, r2
 8001ff0:	2252      	movs	r2, #82	@ 0x52
 8001ff2:	731a      	strb	r2, [r3, #12]
		for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8001ff4:	797b      	ldrb	r3, [r7, #5]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	717b      	strb	r3, [r7, #5]
 8001ffa:	797b      	ldrb	r3, [r7, #5]
 8001ffc:	2b07      	cmp	r3, #7
 8001ffe:	d9f4      	bls.n	8001fea <processusCentreTransmettreEtat+0x66>
		}
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8002002:	2208      	movs	r2, #8
 8002004:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 8002006:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <processusCentreTransmettreEtat+0x94>)
 8002008:	2201      	movs	r2, #1
 800200a:	729a      	strb	r2, [r3, #10]
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	20000874 	.word	0x20000874
 800201c:	20000838 	.word	0x20000838

08002020 <processusCentreTransmettreErreur>:

void processusCentreTransmettreErreur(void)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
	serviceCan637.idATransmettre = CAN_ID_ERREUR;
 8002026:	4b12      	ldr	r3, [pc, #72]	@ (8002070 <processusCentreTransmettreErreur+0x50>)
 8002028:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800202c:	615a      	str	r2, [r3, #20]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i += 2)
 800202e:	2300      	movs	r3, #0
 8002030:	71fb      	strb	r3, [r7, #7]
 8002032:	e00d      	b.n	8002050 <processusCentreTransmettreErreur+0x30>
	{
	  serviceCan637.octetsATransmettre[i] = 'E';
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	4a0e      	ldr	r2, [pc, #56]	@ (8002070 <processusCentreTransmettreErreur+0x50>)
 8002038:	4413      	add	r3, r2
 800203a:	2245      	movs	r2, #69	@ 0x45
 800203c:	731a      	strb	r2, [r3, #12]
	  serviceCan637.octetsATransmettre[i + 1] = 'R';
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	3301      	adds	r3, #1
 8002042:	4a0b      	ldr	r2, [pc, #44]	@ (8002070 <processusCentreTransmettreErreur+0x50>)
 8002044:	4413      	add	r3, r2
 8002046:	2252      	movs	r2, #82	@ 0x52
 8002048:	731a      	strb	r2, [r3, #12]
	for (uint8_t i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i += 2)
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	3302      	adds	r3, #2
 800204e:	71fb      	strb	r3, [r7, #7]
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	2b07      	cmp	r3, #7
 8002054:	d9ee      	bls.n	8002034 <processusCentreTransmettreErreur+0x14>
	}
	serviceCan637.nombreATransmettre = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8002056:	4b06      	ldr	r3, [pc, #24]	@ (8002070 <processusCentreTransmettreErreur+0x50>)
 8002058:	2208      	movs	r2, #8
 800205a:	72da      	strb	r2, [r3, #11]
	serviceCan637.requete = REQUETE_ACTIVE;
 800205c:	4b04      	ldr	r3, [pc, #16]	@ (8002070 <processusCentreTransmettreErreur+0x50>)
 800205e:	2201      	movs	r2, #1
 8002060:	729a      	strb	r2, [r3, #10]
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	20000874 	.word	0x20000874

08002074 <processusCentreReceptionDepart>:

uint8_t processusCentreReceptionDepart(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 8002078:	4b1c      	ldr	r3, [pc, #112]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 800207a:	785b      	ldrb	r3, [r3, #1]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d001      	beq.n	8002084 <processusCentreReceptionDepart+0x10>
	{
		return 0;
 8002080:	2300      	movs	r3, #0
 8002082:	e02e      	b.n	80020e2 <processusCentreReceptionDepart+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 8002084:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 8002086:	7e5b      	ldrb	r3, [r3, #25]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d004      	beq.n	8002096 <processusCentreReceptionDepart+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 800208c:	4b17      	ldr	r3, [pc, #92]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 800208e:	2200      	movs	r2, #0
 8002090:	705a      	strb	r2, [r3, #1]
		return 0;
 8002092:	2300      	movs	r3, #0
 8002094:	e025      	b.n	80020e2 <processusCentreReceptionDepart+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == '1' &&
 8002096:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 8002098:	789b      	ldrb	r3, [r3, #2]
 800209a:	2b31      	cmp	r3, #49	@ 0x31
 800209c:	d120      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[1] == '1' &&
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020a0:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == '1' &&
 80020a2:	2b31      	cmp	r3, #49	@ 0x31
 80020a4:	d11c      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[2] == '1' &&
 80020a6:	4b11      	ldr	r3, [pc, #68]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020a8:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == '1' &&
 80020aa:	2b31      	cmp	r3, #49	@ 0x31
 80020ac:	d118      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[3] == '1' &&
 80020ae:	4b0f      	ldr	r3, [pc, #60]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020b0:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == '1' &&
 80020b2:	2b31      	cmp	r3, #49	@ 0x31
 80020b4:	d114      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[4] == '1' &&
 80020b6:	4b0d      	ldr	r3, [pc, #52]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020b8:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == '1' &&
 80020ba:	2b31      	cmp	r3, #49	@ 0x31
 80020bc:	d110      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[5] == '1' &&
 80020be:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020c0:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == '1' &&
 80020c2:	2b31      	cmp	r3, #49	@ 0x31
 80020c4:	d10c      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[6] == '1' &&
 80020c6:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020c8:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == '1' &&
 80020ca:	2b31      	cmp	r3, #49	@ 0x31
 80020cc:	d108      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
		serviceCan637.octetsRecus[7] == '1')
 80020ce:	4b07      	ldr	r3, [pc, #28]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020d0:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == '1' &&
 80020d2:	2b31      	cmp	r3, #49	@ 0x31
 80020d4:	d104      	bne.n	80020e0 <processusCentreReceptionDepart+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 80020d6:	4b05      	ldr	r3, [pc, #20]	@ (80020ec <processusCentreReceptionDepart+0x78>)
 80020d8:	2200      	movs	r2, #0
 80020da:	705a      	strb	r2, [r3, #1]
		return 1;
 80020dc:	2301      	movs	r3, #1
 80020de:	e000      	b.n	80020e2 <processusCentreReceptionDepart+0x6e>
	}

	return 0;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	20000874 	.word	0x20000874

080020f0 <processusCentreReceptionArret>:

uint8_t processusCentreReceptionArret(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 80020f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002168 <processusCentreReceptionArret+0x78>)
 80020f6:	785b      	ldrb	r3, [r3, #1]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d001      	beq.n	8002100 <processusCentreReceptionArret+0x10>
	{
		return 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	e02e      	b.n	800215e <processusCentreReceptionArret+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 8002100:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002102:	7e5b      	ldrb	r3, [r3, #25]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d004      	beq.n	8002112 <processusCentreReceptionArret+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002108:	4b17      	ldr	r3, [pc, #92]	@ (8002168 <processusCentreReceptionArret+0x78>)
 800210a:	2200      	movs	r2, #0
 800210c:	705a      	strb	r2, [r3, #1]
		return 0;
 800210e:	2300      	movs	r3, #0
 8002110:	e025      	b.n	800215e <processusCentreReceptionArret+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == '0' &&
 8002112:	4b15      	ldr	r3, [pc, #84]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002114:	789b      	ldrb	r3, [r3, #2]
 8002116:	2b30      	cmp	r3, #48	@ 0x30
 8002118:	d120      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[1] == '0' &&
 800211a:	4b13      	ldr	r3, [pc, #76]	@ (8002168 <processusCentreReceptionArret+0x78>)
 800211c:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == '0' &&
 800211e:	2b30      	cmp	r3, #48	@ 0x30
 8002120:	d11c      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[2] == '0' &&
 8002122:	4b11      	ldr	r3, [pc, #68]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002124:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == '0' &&
 8002126:	2b30      	cmp	r3, #48	@ 0x30
 8002128:	d118      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[3] == '0' &&
 800212a:	4b0f      	ldr	r3, [pc, #60]	@ (8002168 <processusCentreReceptionArret+0x78>)
 800212c:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == '0' &&
 800212e:	2b30      	cmp	r3, #48	@ 0x30
 8002130:	d114      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[4] == '0' &&
 8002132:	4b0d      	ldr	r3, [pc, #52]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002134:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == '0' &&
 8002136:	2b30      	cmp	r3, #48	@ 0x30
 8002138:	d110      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[5] == '0' &&
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <processusCentreReceptionArret+0x78>)
 800213c:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == '0' &&
 800213e:	2b30      	cmp	r3, #48	@ 0x30
 8002140:	d10c      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[6] == '0' &&
 8002142:	4b09      	ldr	r3, [pc, #36]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002144:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == '0' &&
 8002146:	2b30      	cmp	r3, #48	@ 0x30
 8002148:	d108      	bne.n	800215c <processusCentreReceptionArret+0x6c>
		serviceCan637.octetsRecus[7] == '0')
 800214a:	4b07      	ldr	r3, [pc, #28]	@ (8002168 <processusCentreReceptionArret+0x78>)
 800214c:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == '0' &&
 800214e:	2b30      	cmp	r3, #48	@ 0x30
 8002150:	d104      	bne.n	800215c <processusCentreReceptionArret+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002152:	4b05      	ldr	r3, [pc, #20]	@ (8002168 <processusCentreReceptionArret+0x78>)
 8002154:	2200      	movs	r2, #0
 8002156:	705a      	strb	r2, [r3, #1]
		return 1;
 8002158:	2301      	movs	r3, #1
 800215a:	e000      	b.n	800215e <processusCentreReceptionArret+0x6e>
	}

	return 0;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	20000874 	.word	0x20000874

0800216c <processusCentreReceptionErreur>:

uint8_t processusCentreReceptionErreur(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 8002170:	4b1c      	ldr	r3, [pc, #112]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 8002172:	785b      	ldrb	r3, [r3, #1]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d001      	beq.n	800217c <processusCentreReceptionErreur+0x10>
	{
		return 0;
 8002178:	2300      	movs	r3, #0
 800217a:	e02e      	b.n	80021da <processusCentreReceptionErreur+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 800217c:	4b19      	ldr	r3, [pc, #100]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 800217e:	7e5b      	ldrb	r3, [r3, #25]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d004      	beq.n	800218e <processusCentreReceptionErreur+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002184:	4b17      	ldr	r3, [pc, #92]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 8002186:	2200      	movs	r2, #0
 8002188:	705a      	strb	r2, [r3, #1]
		return 0;
 800218a:	2300      	movs	r3, #0
 800218c:	e025      	b.n	80021da <processusCentreReceptionErreur+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == 'E' &&
 800218e:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 8002190:	789b      	ldrb	r3, [r3, #2]
 8002192:	2b45      	cmp	r3, #69	@ 0x45
 8002194:	d120      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[1] == 'R' &&
 8002196:	4b13      	ldr	r3, [pc, #76]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 8002198:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == 'E' &&
 800219a:	2b52      	cmp	r3, #82	@ 0x52
 800219c:	d11c      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[2] == 'E' &&
 800219e:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021a0:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == 'R' &&
 80021a2:	2b45      	cmp	r3, #69	@ 0x45
 80021a4:	d118      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[3] == 'R' &&
 80021a6:	4b0f      	ldr	r3, [pc, #60]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021a8:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == 'E' &&
 80021aa:	2b52      	cmp	r3, #82	@ 0x52
 80021ac:	d114      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[4] == 'E' &&
 80021ae:	4b0d      	ldr	r3, [pc, #52]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021b0:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == 'R' &&
 80021b2:	2b45      	cmp	r3, #69	@ 0x45
 80021b4:	d110      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[5] == 'R' &&
 80021b6:	4b0b      	ldr	r3, [pc, #44]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021b8:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == 'E' &&
 80021ba:	2b52      	cmp	r3, #82	@ 0x52
 80021bc:	d10c      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[6] == 'E' &&
 80021be:	4b09      	ldr	r3, [pc, #36]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021c0:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == 'R' &&
 80021c2:	2b45      	cmp	r3, #69	@ 0x45
 80021c4:	d108      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
		serviceCan637.octetsRecus[7] == 'R')
 80021c6:	4b07      	ldr	r3, [pc, #28]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021c8:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == 'E' &&
 80021ca:	2b52      	cmp	r3, #82	@ 0x52
 80021cc:	d104      	bne.n	80021d8 <processusCentreReceptionErreur+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 80021ce:	4b05      	ldr	r3, [pc, #20]	@ (80021e4 <processusCentreReceptionErreur+0x78>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	705a      	strb	r2, [r3, #1]
		return 1;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e000      	b.n	80021da <processusCentreReceptionErreur+0x6e>
	}

	return 0;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	46bd      	mov	sp, r7
 80021de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e2:	4770      	bx	lr
 80021e4:	20000874 	.word	0x20000874

080021e8 <processusCentreReceptionPosition>:

uint8_t processusCentreReceptionPosition(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
	if (serviceCan637.information != INFORMATION_DISPONIBLE)
 80021ec:	4b1c      	ldr	r3, [pc, #112]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 80021ee:	785b      	ldrb	r3, [r3, #1]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d001      	beq.n	80021f8 <processusCentreReceptionPosition+0x10>
	{
		return 0;
 80021f4:	2300      	movs	r3, #0
 80021f6:	e02e      	b.n	8002256 <processusCentreReceptionPosition+0x6e>
	}

	if (serviceCan637.statut != SERVICECAN637_PAS_D_ERREURS)
 80021f8:	4b19      	ldr	r3, [pc, #100]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 80021fa:	7e5b      	ldrb	r3, [r3, #25]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d004      	beq.n	800220a <processusCentreReceptionPosition+0x22>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 8002200:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 8002202:	2200      	movs	r2, #0
 8002204:	705a      	strb	r2, [r3, #1]
		return 0;
 8002206:	2300      	movs	r3, #0
 8002208:	e025      	b.n	8002256 <processusCentreReceptionPosition+0x6e>
	}

	if (serviceCan637.octetsRecus[0] == 'U' &&
 800220a:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 800220c:	789b      	ldrb	r3, [r3, #2]
 800220e:	2b55      	cmp	r3, #85	@ 0x55
 8002210:	d120      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[1] == 'U' &&
 8002212:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 8002214:	78db      	ldrb	r3, [r3, #3]
	if (serviceCan637.octetsRecus[0] == 'U' &&
 8002216:	2b55      	cmp	r3, #85	@ 0x55
 8002218:	d11c      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[2] == 'U' &&
 800221a:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 800221c:	791b      	ldrb	r3, [r3, #4]
		serviceCan637.octetsRecus[1] == 'U' &&
 800221e:	2b55      	cmp	r3, #85	@ 0x55
 8002220:	d118      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[3] == 'U' &&
 8002222:	4b0f      	ldr	r3, [pc, #60]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 8002224:	795b      	ldrb	r3, [r3, #5]
		serviceCan637.octetsRecus[2] == 'U' &&
 8002226:	2b55      	cmp	r3, #85	@ 0x55
 8002228:	d114      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[4] == 'U' &&
 800222a:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 800222c:	799b      	ldrb	r3, [r3, #6]
		serviceCan637.octetsRecus[3] == 'U' &&
 800222e:	2b55      	cmp	r3, #85	@ 0x55
 8002230:	d110      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[5] == 'U' &&
 8002232:	4b0b      	ldr	r3, [pc, #44]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 8002234:	79db      	ldrb	r3, [r3, #7]
		serviceCan637.octetsRecus[4] == 'U' &&
 8002236:	2b55      	cmp	r3, #85	@ 0x55
 8002238:	d10c      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[6] == 'U' &&
 800223a:	4b09      	ldr	r3, [pc, #36]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 800223c:	7a1b      	ldrb	r3, [r3, #8]
		serviceCan637.octetsRecus[5] == 'U' &&
 800223e:	2b55      	cmp	r3, #85	@ 0x55
 8002240:	d108      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
		serviceCan637.octetsRecus[7] == 'U')
 8002242:	4b07      	ldr	r3, [pc, #28]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 8002244:	7a5b      	ldrb	r3, [r3, #9]
		serviceCan637.octetsRecus[6] == 'U' &&
 8002246:	2b55      	cmp	r3, #85	@ 0x55
 8002248:	d104      	bne.n	8002254 <processusCentreReceptionPosition+0x6c>
	{
		serviceCan637.information = INFORMATION_TRAITEE;
 800224a:	4b05      	ldr	r3, [pc, #20]	@ (8002260 <processusCentreReceptionPosition+0x78>)
 800224c:	2200      	movs	r2, #0
 800224e:	705a      	strb	r2, [r3, #1]
		return 1;
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <processusCentreReceptionPosition+0x6e>
	}

	return 0;
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr
 8002260:	20000874 	.word	0x20000874

08002264 <processusCentreModeAttente>:

void processusCentreModeAttente(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;
	centreDeTri.mode = ATTENTE;
 8002268:	4b73      	ldr	r3, [pc, #460]	@ (8002438 <processusCentreModeAttente+0x1d4>)
 800226a:	2201      	movs	r2, #1
 800226c:	701a      	strb	r2, [r3, #0]
	//faire lecture des entrees pour assurer aucune erreur
	// si erreur -> mode erreur bloquant
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800226e:	4b73      	ldr	r3, [pc, #460]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d11d      	bne.n	80022b2 <processusCentreModeAttente+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55= init
 8002276:	4b71      	ldr	r3, [pc, #452]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002278:	789b      	ldrb	r3, [r3, #2]
 800227a:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10b      	bne.n	800229a <processusCentreModeAttente+0x36>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0	//0x30 = init, sauf boutons rouge/vert
 8002282:	4b6e      	ldr	r3, [pc, #440]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002284:	78db      	ldrb	r3, [r3, #3]
 8002286:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 800228a:	2b00      	cmp	r3, #0
 800228c:	d105      	bne.n	800229a <processusCentreModeAttente+0x36>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 800228e:	4b6b      	ldr	r3, [pc, #428]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002290:	791b      	ldrb	r3, [r3, #4]
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10b      	bne.n	80022b2 <processusCentreModeAttente+0x4e>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800229a:	4b68      	ldr	r3, [pc, #416]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800229c:	2200      	movs	r2, #0
 800229e:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80022a0:	4b67      	ldr	r3, [pc, #412]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	701a      	strb	r2, [r3, #0]

			processusCentreTransmettreErreur();
 80022a6:	f7ff febb 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80022aa:	4b66      	ldr	r3, [pc, #408]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 80022ac:	4a66      	ldr	r2, [pc, #408]	@ (8002448 <processusCentreModeAttente+0x1e4>)
 80022ae:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80022b0:	e0c0      	b.n	8002434 <processusCentreModeAttente+0x1d0>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 80022b2:	f7ff ff5b 	bl	800216c <processusCentreReceptionErreur>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d109      	bne.n	80022d0 <processusCentreModeAttente+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80022bc:	4b5f      	ldr	r3, [pc, #380]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80022be:	2200      	movs	r2, #0
 80022c0:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80022c2:	4b5f      	ldr	r3, [pc, #380]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80022c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 80022ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002448 <processusCentreModeAttente+0x1e4>)
 80022cc:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 80022ce:	e0b1      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	if (requetePosition == REQUETE_ACTIVE)
 80022d0:	4b5e      	ldr	r3, [pc, #376]	@ (800244c <processusCentreModeAttente+0x1e8>)
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d12d      	bne.n	8002334 <processusCentreModeAttente+0xd0>
	{
	    compteurPont++;
 80022d8:	4b5d      	ldr	r3, [pc, #372]	@ (8002450 <processusCentreModeAttente+0x1ec>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	3301      	adds	r3, #1
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b5b      	ldr	r3, [pc, #364]	@ (8002450 <processusCentreModeAttente+0x1ec>)
 80022e2:	701a      	strb	r2, [r3, #0]

	    if (compteurPont == 1)
 80022e4:	4b5a      	ldr	r3, [pc, #360]	@ (8002450 <processusCentreModeAttente+0x1ec>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d109      	bne.n	8002300 <processusCentreModeAttente+0x9c>
	    {
	    	interfacePCF8574.requete = REQUETE_ACTIVE;
 80022ec:	4b53      	ldr	r3, [pc, #332]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	705a      	strb	r2, [r3, #1]
	        SET_START_POS_PROCESS();   // start of pulse
 80022f2:	4b52      	ldr	r3, [pc, #328]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80022f4:	799b      	ldrb	r3, [r3, #6]
 80022f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b4f      	ldr	r3, [pc, #316]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80022fe:	719a      	strb	r2, [r3, #6]
	    }

	    // ensure at least N cycles before checking DEF_MOTION_COMPLETE
	    if (compteurPont >= TEMPS_MAXIMUM && DEF_MOTION_COMPLETE != 0)
 8002300:	4b53      	ldr	r3, [pc, #332]	@ (8002450 <processusCentreModeAttente+0x1ec>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2bc7      	cmp	r3, #199	@ 0xc7
 8002306:	d915      	bls.n	8002334 <processusCentreModeAttente+0xd0>
 8002308:	4b4c      	ldr	r3, [pc, #304]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800230a:	791b      	ldrb	r3, [r3, #4]
 800230c:	f003 0301 	and.w	r3, r3, #1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00f      	beq.n	8002334 <processusCentreModeAttente+0xd0>
	    {
	    	interfacePCF8574.requete = REQUETE_ACTIVE;
 8002314:	4b49      	ldr	r3, [pc, #292]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002316:	2201      	movs	r2, #1
 8002318:	705a      	strb	r2, [r3, #1]
	        CLEAR_START_POS_PROCESS(); // end pulse
 800231a:	4b48      	ldr	r3, [pc, #288]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800231c:	799b      	ldrb	r3, [r3, #6]
 800231e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002322:	b2da      	uxtb	r2, r3
 8002324:	4b45      	ldr	r3, [pc, #276]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002326:	719a      	strb	r2, [r3, #6]
	        requetePosition = REQUETE_TRAITEE;
 8002328:	4b48      	ldr	r3, [pc, #288]	@ (800244c <processusCentreModeAttente+0x1e8>)
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
	        compteurPont = 0;
 800232e:	4b48      	ldr	r3, [pc, #288]	@ (8002450 <processusCentreModeAttente+0x1ec>)
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]
	    }
	}

	if (processusCentreReceptionArret() == 1)
 8002334:	f7ff fedc 	bl	80020f0 <processusCentreReceptionArret>
 8002338:	4603      	mov	r3, r0
 800233a:	2b01      	cmp	r3, #1
 800233c:	d109      	bne.n	8002352 <processusCentreModeAttente+0xee>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800233e:	4b3f      	ldr	r3, [pc, #252]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002340:	2200      	movs	r2, #0
 8002342:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002344:	4b3e      	ldr	r3, [pc, #248]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800234a:	4b3e      	ldr	r3, [pc, #248]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 800234c:	4a41      	ldr	r2, [pc, #260]	@ (8002454 <processusCentreModeAttente+0x1f0>)
 800234e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002350:	e070      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002352:	4b3a      	ldr	r3, [pc, #232]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d113      	bne.n	8002382 <processusCentreModeAttente+0x11e>
 800235a:	4b38      	ldr	r3, [pc, #224]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800235c:	78db      	ldrb	r3, [r3, #3]
 800235e:	095b      	lsrs	r3, r3, #5
 8002360:	b2db      	uxtb	r3, r3
 8002362:	f003 0301 	and.w	r3, r3, #1
 8002366:	2b00      	cmp	r3, #0
 8002368:	d00b      	beq.n	8002382 <processusCentreModeAttente+0x11e>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800236a:	4b34      	ldr	r3, [pc, #208]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002370:	4b33      	ldr	r3, [pc, #204]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 8002372:	2200      	movs	r2, #0
 8002374:	701a      	strb	r2, [r3, #0]

		processusCentreTransmettreArret();
 8002376:	f7ff fd6d 	bl	8001e54 <processusCentreTransmettreArret>

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800237a:	4b32      	ldr	r3, [pc, #200]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 800237c:	4a35      	ldr	r2, [pc, #212]	@ (8002454 <processusCentreModeAttente+0x1f0>)
 800237e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002380:	e058      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	if (INFO_BTN_BLEU == INFORMATION_DISPONIBLE && BOUTON_BLEU == BOUTON_APPUYE)
 8002382:	4b35      	ldr	r3, [pc, #212]	@ (8002458 <processusCentreModeAttente+0x1f4>)
 8002384:	785b      	ldrb	r3, [r3, #1]
 8002386:	2b01      	cmp	r3, #1
 8002388:	d110      	bne.n	80023ac <processusCentreModeAttente+0x148>
 800238a:	4b33      	ldr	r3, [pc, #204]	@ (8002458 <processusCentreModeAttente+0x1f4>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d10c      	bne.n	80023ac <processusCentreModeAttente+0x148>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002392:	4b2a      	ldr	r3, [pc, #168]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002394:	2200      	movs	r2, #0
 8002396:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002398:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 800239a:	2200      	movs	r2, #0
 800239c:	701a      	strb	r2, [r3, #0]
		INFO_BTN_BLEU = INFORMATION_TRAITEE;
 800239e:	4b2e      	ldr	r3, [pc, #184]	@ (8002458 <processusCentreModeAttente+0x1f4>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	705a      	strb	r2, [r3, #1]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80023a4:	4b27      	ldr	r3, [pc, #156]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 80023a6:	4a2d      	ldr	r2, [pc, #180]	@ (800245c <processusCentreModeAttente+0x1f8>)
 80023a8:	601a      	str	r2, [r3, #0]
				processusCentreModeTest;
		return;
 80023aa:	e043      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 80023ac:	4b23      	ldr	r3, [pc, #140]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d11d      	bne.n	80023f0 <processusCentreModeAttente+0x18c>
 80023b4:	4b21      	ldr	r3, [pc, #132]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023b6:	78db      	ldrb	r3, [r3, #3]
 80023b8:	091b      	lsrs	r3, r3, #4
 80023ba:	b2db      	uxtb	r3, r3
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d015      	beq.n	80023f0 <processusCentreModeAttente+0x18c>
	{

		interfacePCF8574.information = INFORMATION_TRAITEE;
 80023c4:	4b1d      	ldr	r3, [pc, #116]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80023ca:	4b1d      	ldr	r3, [pc, #116]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80023d0:	4b1a      	ldr	r3, [pc, #104]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	705a      	strb	r2, [r3, #1]
		SET_LUMIERE_VERTE();
 80023d6:	4b19      	ldr	r3, [pc, #100]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023d8:	795b      	ldrb	r3, [r3, #5]
 80023da:	f023 0301 	bic.w	r3, r3, #1
 80023de:	b2da      	uxtb	r2, r3
 80023e0:	4b16      	ldr	r3, [pc, #88]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023e2:	715a      	strb	r2, [r3, #5]

		processusCentreTransmettreDepart();
 80023e4:	f7ff fd5a 	bl	8001e9c <processusCentreTransmettreDepart>
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80023e8:	4b16      	ldr	r3, [pc, #88]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 80023ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002460 <processusCentreModeAttente+0x1fc>)
 80023ec:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 80023ee:	e021      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	if (processusCentreReceptionDepart() == 1)
 80023f0:	f7ff fe40 	bl	8002074 <processusCentreReceptionDepart>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d113      	bne.n	8002422 <processusCentreModeAttente+0x1be>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80023fa:	4b10      	ldr	r3, [pc, #64]	@ (800243c <processusCentreModeAttente+0x1d8>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002400:	4b0f      	ldr	r3, [pc, #60]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002406:	4b0d      	ldr	r3, [pc, #52]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002408:	2201      	movs	r2, #1
 800240a:	705a      	strb	r2, [r3, #1]
		SET_LUMIERE_VERTE();
 800240c:	4b0b      	ldr	r3, [pc, #44]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800240e:	795b      	ldrb	r3, [r3, #5]
 8002410:	f023 0301 	bic.w	r3, r3, #1
 8002414:	b2da      	uxtb	r2, r3
 8002416:	4b09      	ldr	r3, [pc, #36]	@ (800243c <processusCentreModeAttente+0x1d8>)
 8002418:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800241a:	4b0a      	ldr	r3, [pc, #40]	@ (8002444 <processusCentreModeAttente+0x1e0>)
 800241c:	4a10      	ldr	r2, [pc, #64]	@ (8002460 <processusCentreModeAttente+0x1fc>)
 800241e:	601a      	str	r2, [r3, #0]
				processusCentreModeOperation;
		return;
 8002420:	e008      	b.n	8002434 <processusCentreModeAttente+0x1d0>
	}

	serviceCan637.information = INFORMATION_TRAITEE;
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <processusCentreModeAttente+0x200>)
 8002424:	2200      	movs	r2, #0
 8002426:	705a      	strb	r2, [r3, #1]
	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <processusCentreModeAttente+0x1d8>)
 800242a:	2200      	movs	r2, #0
 800242c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800242e:	4b04      	ldr	r3, [pc, #16]	@ (8002440 <processusCentreModeAttente+0x1dc>)
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
}
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20000838 	.word	0x20000838
 800243c:	200007c8 	.word	0x200007c8
 8002440:	200007b4 	.word	0x200007b4
 8002444:	20000850 	.word	0x20000850
 8002448:	08003bb5 	.word	0x08003bb5
 800244c:	20000834 	.word	0x20000834
 8002450:	2000083c 	.word	0x2000083c
 8002454:	08002469 	.word	0x08002469
 8002458:	200007bc 	.word	0x200007bc
 800245c:	080025d5 	.word	0x080025d5
 8002460:	08003025 	.word	0x08003025
 8002464:	20000874 	.word	0x20000874

08002468 <processusCentreModeArret>:

void processusCentreModeArret(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
    static uint16_t timerDoublePress = 0;

    static uint8_t etatStable = BOUTON_RELACHE;      // debounced state
    static uint8_t compteurStabilite = 0;            // debounce counter

    uint8_t etatBrut = BOUTON_VERT;                  // 0 or 1
 800246e:	4b37      	ldr	r3, [pc, #220]	@ (800254c <processusCentreModeArret+0xe4>)
 8002470:	78db      	ldrb	r3, [r3, #3]
 8002472:	091b      	lsrs	r3, r3, #4
 8002474:	b2db      	uxtb	r3, r3
 8002476:	f003 0301 	and.w	r3, r3, #1
 800247a:	71fb      	strb	r3, [r7, #7]

    centreDeTri.mode = ARRET;
 800247c:	4b34      	ldr	r3, [pc, #208]	@ (8002550 <processusCentreModeArret+0xe8>)
 800247e:	2202      	movs	r2, #2
 8002480:	701a      	strb	r2, [r3, #0]
    interfacePCF8574.information = INFORMATION_TRAITEE;
 8002482:	4b32      	ldr	r3, [pc, #200]	@ (800254c <processusCentreModeArret+0xe4>)
 8002484:	2200      	movs	r2, #0
 8002486:	701a      	strb	r2, [r3, #0]
    interfaceADC.information = INFORMATION_TRAITEE;
 8002488:	4b32      	ldr	r3, [pc, #200]	@ (8002554 <processusCentreModeArret+0xec>)
 800248a:	2200      	movs	r2, #0
 800248c:	701a      	strb	r2, [r3, #0]

    // ---- Debounce ----
    if (etatBrut != etatStable)
 800248e:	4b32      	ldr	r3, [pc, #200]	@ (8002558 <processusCentreModeArret+0xf0>)
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	79fa      	ldrb	r2, [r7, #7]
 8002494:	429a      	cmp	r2, r3
 8002496:	d010      	beq.n	80024ba <processusCentreModeArret+0x52>
    {
        compteurStabilite++;
 8002498:	4b30      	ldr	r3, [pc, #192]	@ (800255c <processusCentreModeArret+0xf4>)
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	3301      	adds	r3, #1
 800249e:	b2da      	uxtb	r2, r3
 80024a0:	4b2e      	ldr	r3, [pc, #184]	@ (800255c <processusCentreModeArret+0xf4>)
 80024a2:	701a      	strb	r2, [r3, #0]
        if (compteurStabilite >= 3)   // 3 Ã 10ms = 30ms
 80024a4:	4b2d      	ldr	r3, [pc, #180]	@ (800255c <processusCentreModeArret+0xf4>)
 80024a6:	781b      	ldrb	r3, [r3, #0]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d909      	bls.n	80024c0 <processusCentreModeArret+0x58>
        {
            etatStable = etatBrut;    // accept new stable state
 80024ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002558 <processusCentreModeArret+0xf0>)
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	7013      	strb	r3, [r2, #0]
            compteurStabilite = 0;
 80024b2:	4b2a      	ldr	r3, [pc, #168]	@ (800255c <processusCentreModeArret+0xf4>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	701a      	strb	r2, [r3, #0]
 80024b8:	e002      	b.n	80024c0 <processusCentreModeArret+0x58>
        }
    }
    else
    {
        compteurStabilite = 0;        // stable again
 80024ba:	4b28      	ldr	r3, [pc, #160]	@ (800255c <processusCentreModeArret+0xf4>)
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
    }

    // ---- Rising edge detection ----
    static uint8_t ancienEtat = BOUTON_RELACHE;

    if (ancienEtat == BOUTON_RELACHE &&
 80024c0:	4b27      	ldr	r3, [pc, #156]	@ (8002560 <processusCentreModeArret+0xf8>)
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d127      	bne.n	8002518 <processusCentreModeArret+0xb0>
        etatStable == BOUTON_APPUYE)
 80024c8:	4b23      	ldr	r3, [pc, #140]	@ (8002558 <processusCentreModeArret+0xf0>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
    if (ancienEtat == BOUTON_RELACHE &&
 80024cc:	2b01      	cmp	r3, #1
 80024ce:	d123      	bne.n	8002518 <processusCentreModeArret+0xb0>
    {
        // RISING EDGE
        compteurAppuye++;
 80024d0:	4b24      	ldr	r3, [pc, #144]	@ (8002564 <processusCentreModeArret+0xfc>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	3301      	adds	r3, #1
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	4b22      	ldr	r3, [pc, #136]	@ (8002564 <processusCentreModeArret+0xfc>)
 80024da:	701a      	strb	r2, [r3, #0]

        if (compteurAppuye == 1)
 80024dc:	4b21      	ldr	r3, [pc, #132]	@ (8002564 <processusCentreModeArret+0xfc>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d103      	bne.n	80024ec <processusCentreModeArret+0x84>
        {
            timerDoublePress = 0;
 80024e4:	4b20      	ldr	r3, [pc, #128]	@ (8002568 <processusCentreModeArret+0x100>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	801a      	strh	r2, [r3, #0]
 80024ea:	e015      	b.n	8002518 <processusCentreModeArret+0xb0>
        }
        else if (compteurAppuye == 2 && timerDoublePress < 1000)
 80024ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002564 <processusCentreModeArret+0xfc>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b02      	cmp	r3, #2
 80024f2:	d111      	bne.n	8002518 <processusCentreModeArret+0xb0>
 80024f4:	4b1c      	ldr	r3, [pc, #112]	@ (8002568 <processusCentreModeArret+0x100>)
 80024f6:	881b      	ldrh	r3, [r3, #0]
 80024f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80024fc:	d20c      	bcs.n	8002518 <processusCentreModeArret+0xb0>
        {
        	processusCentreTransmettreDepart();
 80024fe:	f7ff fccd 	bl	8001e9c <processusCentreTransmettreDepart>
            serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002502:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <processusCentreModeArret+0x104>)
 8002504:	4a1a      	ldr	r2, [pc, #104]	@ (8002570 <processusCentreModeArret+0x108>)
 8002506:	601a      	str	r2, [r3, #0]
                    processusCentreModeOperation;

            compteurAppuye = 0;
 8002508:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <processusCentreModeArret+0xfc>)
 800250a:	2200      	movs	r2, #0
 800250c:	701a      	strb	r2, [r3, #0]
            ancienEtat = etatStable;
 800250e:	4b12      	ldr	r3, [pc, #72]	@ (8002558 <processusCentreModeArret+0xf0>)
 8002510:	781a      	ldrb	r2, [r3, #0]
 8002512:	4b13      	ldr	r3, [pc, #76]	@ (8002560 <processusCentreModeArret+0xf8>)
 8002514:	701a      	strb	r2, [r3, #0]
            return;
 8002516:	e015      	b.n	8002544 <processusCentreModeArret+0xdc>
        }
    }

    ancienEtat = etatStable;
 8002518:	4b0f      	ldr	r3, [pc, #60]	@ (8002558 <processusCentreModeArret+0xf0>)
 800251a:	781a      	ldrb	r2, [r3, #0]
 800251c:	4b10      	ldr	r3, [pc, #64]	@ (8002560 <processusCentreModeArret+0xf8>)
 800251e:	701a      	strb	r2, [r3, #0]

    // ---- Double-press timeout ----
    if (compteurAppuye > 0)
 8002520:	4b10      	ldr	r3, [pc, #64]	@ (8002564 <processusCentreModeArret+0xfc>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d00d      	beq.n	8002544 <processusCentreModeArret+0xdc>
    {
        timerDoublePress += 10;
 8002528:	4b0f      	ldr	r3, [pc, #60]	@ (8002568 <processusCentreModeArret+0x100>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	330a      	adds	r3, #10
 800252e:	b29a      	uxth	r2, r3
 8002530:	4b0d      	ldr	r3, [pc, #52]	@ (8002568 <processusCentreModeArret+0x100>)
 8002532:	801a      	strh	r2, [r3, #0]
        if (timerDoublePress >= 1000)
 8002534:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <processusCentreModeArret+0x100>)
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800253c:	d302      	bcc.n	8002544 <processusCentreModeArret+0xdc>
            compteurAppuye = 0;
 800253e:	4b09      	ldr	r3, [pc, #36]	@ (8002564 <processusCentreModeArret+0xfc>)
 8002540:	2200      	movs	r2, #0
 8002542:	701a      	strb	r2, [r3, #0]
    }
}
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200007c8 	.word	0x200007c8
 8002550:	20000838 	.word	0x20000838
 8002554:	200007b4 	.word	0x200007b4
 8002558:	2000083d 	.word	0x2000083d
 800255c:	2000083e 	.word	0x2000083e
 8002560:	2000083f 	.word	0x2000083f
 8002564:	20000840 	.word	0x20000840
 8002568:	20000842 	.word	0x20000842
 800256c:	20000850 	.word	0x20000850
 8002570:	08003025 	.word	0x08003025

08002574 <processusCentreTestClignoteLED>:

void processusCentreTestClignoteLED(void)
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
	static uint8_t compteurLEDverte = 0;

	compteurLEDverte++;
 8002578:	4b14      	ldr	r3, [pc, #80]	@ (80025cc <processusCentreTestClignoteLED+0x58>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	3301      	adds	r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	4b12      	ldr	r3, [pc, #72]	@ (80025cc <processusCentreTestClignoteLED+0x58>)
 8002582:	701a      	strb	r2, [r3, #0]

	if(compteurLEDverte >= 50)
 8002584:	4b11      	ldr	r3, [pc, #68]	@ (80025cc <processusCentreTestClignoteLED+0x58>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	2b31      	cmp	r3, #49	@ 0x31
 800258a:	d91a      	bls.n	80025c2 <processusCentreTestClignoteLED+0x4e>
	{
		compteurLEDverte = 0;
 800258c:	4b0f      	ldr	r3, [pc, #60]	@ (80025cc <processusCentreTestClignoteLED+0x58>)
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]

		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002592:	4b0f      	ldr	r3, [pc, #60]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 8002594:	2201      	movs	r2, #1
 8002596:	705a      	strb	r2, [r3, #1]

		if (LUMIERE_VERTE == 1)
 8002598:	4b0d      	ldr	r3, [pc, #52]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 800259a:	795b      	ldrb	r3, [r3, #5]
 800259c:	f003 0301 	and.w	r3, r3, #1
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d007      	beq.n	80025b4 <processusCentreTestClignoteLED+0x40>
		{
			SET_LUMIERE_VERTE();
 80025a4:	4b0a      	ldr	r3, [pc, #40]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 80025a6:	795b      	ldrb	r3, [r3, #5]
 80025a8:	f023 0301 	bic.w	r3, r3, #1
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 80025b0:	715a      	strb	r2, [r3, #5]
		else
		{
			CLEAR_LUMIERE_VERTE();
		}
	}
}
 80025b2:	e006      	b.n	80025c2 <processusCentreTestClignoteLED+0x4e>
			CLEAR_LUMIERE_VERTE();
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 80025b6:	795b      	ldrb	r3, [r3, #5]
 80025b8:	f043 0301 	orr.w	r3, r3, #1
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <processusCentreTestClignoteLED+0x5c>)
 80025c0:	715a      	strb	r2, [r3, #5]
}
 80025c2:	bf00      	nop
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	20000844 	.word	0x20000844
 80025d0:	200007c8 	.word	0x200007c8

080025d4 <processusCentreModeTest>:

void processusCentreModeTest(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
	centreDeTri.mode = TEST;
 80025d8:	4b05      	ldr	r3, [pc, #20]	@ (80025f0 <processusCentreModeTest+0x1c>)
 80025da:	2204      	movs	r2, #4
 80025dc:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80025de:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <processusCentreModeTest+0x20>)
 80025e0:	4a05      	ldr	r2, [pc, #20]	@ (80025f8 <processusCentreModeTest+0x24>)
 80025e2:	601a      	str	r2, [r3, #0]
			processusCentreTestEntrees;
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	20000838 	.word	0x20000838
 80025f4:	20000850 	.word	0x20000850
 80025f8:	080025fd 	.word	0x080025fd

080025fc <processusCentreTestEntrees>:

void processusCentreTestEntrees(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002600:	f7ff ffb8 	bl	8002574 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002604:	4b2e      	ldr	r3, [pc, #184]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d115      	bne.n	8002638 <processusCentreTestEntrees+0x3c>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 800260c:	4b2c      	ldr	r3, [pc, #176]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800260e:	789b      	ldrb	r3, [r3, #2]
 8002610:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002614:	2b00      	cmp	r3, #0
 8002616:	d105      	bne.n	8002624 <processusCentreTestEntrees+0x28>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init, sauf boutons rouge/vert
 8002618:	4b29      	ldr	r3, [pc, #164]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800261a:	78db      	ldrb	r3, [r3, #3]
 800261c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002620:	2b00      	cmp	r3, #0
 8002622:	d009      	beq.n	8002638 <processusCentreTestEntrees+0x3c>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002624:	4b26      	ldr	r3, [pc, #152]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002626:	2200      	movs	r2, #0
 8002628:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 800262a:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <processusCentreTestEntrees+0xc8>)
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002630:	4b25      	ldr	r3, [pc, #148]	@ (80026c8 <processusCentreTestEntrees+0xcc>)
 8002632:	4a26      	ldr	r2, [pc, #152]	@ (80026cc <processusCentreTestEntrees+0xd0>)
 8002634:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002636:	e042      	b.n	80026be <processusCentreTestEntrees+0xc2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002638:	4b21      	ldr	r3, [pc, #132]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b01      	cmp	r3, #1
 800263e:	d111      	bne.n	8002664 <processusCentreTestEntrees+0x68>
 8002640:	4b1f      	ldr	r3, [pc, #124]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002642:	78db      	ldrb	r3, [r3, #3]
 8002644:	095b      	lsrs	r3, r3, #5
 8002646:	b2db      	uxtb	r3, r3
 8002648:	f003 0301 	and.w	r3, r3, #1
 800264c:	2b00      	cmp	r3, #0
 800264e:	d009      	beq.n	8002664 <processusCentreTestEntrees+0x68>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002650:	4b1b      	ldr	r3, [pc, #108]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002656:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <processusCentreTestEntrees+0xc8>)
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800265c:	4b1a      	ldr	r3, [pc, #104]	@ (80026c8 <processusCentreTestEntrees+0xcc>)
 800265e:	4a1c      	ldr	r2, [pc, #112]	@ (80026d0 <processusCentreTestEntrees+0xd4>)
 8002660:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002662:	e02c      	b.n	80026be <processusCentreTestEntrees+0xc2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002664:	4b16      	ldr	r3, [pc, #88]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	2b01      	cmp	r3, #1
 800266a:	d122      	bne.n	80026b2 <processusCentreTestEntrees+0xb6>
 800266c:	4b14      	ldr	r3, [pc, #80]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800266e:	78db      	ldrb	r3, [r3, #3]
 8002670:	091b      	lsrs	r3, r3, #4
 8002672:	b2db      	uxtb	r3, r3
 8002674:	f003 0301 	and.w	r3, r3, #1
 8002678:	2b00      	cmp	r3, #0
 800267a:	d01a      	beq.n	80026b2 <processusCentreTestEntrees+0xb6>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800267c:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800267e:	2200      	movs	r2, #0
 8002680:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002682:	4b0f      	ldr	r3, [pc, #60]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002684:	2201      	movs	r2, #1
 8002686:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_ENTREE_SOLE719();
 8002688:	4b0d      	ldr	r3, [pc, #52]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 800268a:	795b      	ldrb	r3, [r3, #5]
 800268c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4b0b      	ldr	r3, [pc, #44]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002694:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_SORTIE_SOLE722();
 8002696:	4b0a      	ldr	r3, [pc, #40]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 8002698:	795b      	ldrb	r3, [r3, #5]
 800269a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800269e:	b2da      	uxtb	r2, r3
 80026a0:	4b07      	ldr	r3, [pc, #28]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 80026a2:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 80026a4:	4b07      	ldr	r3, [pc, #28]	@ (80026c4 <processusCentreTestEntrees+0xc8>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80026aa:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <processusCentreTestEntrees+0xcc>)
 80026ac:	4a09      	ldr	r2, [pc, #36]	@ (80026d4 <processusCentreTestEntrees+0xd8>)
 80026ae:	601a      	str	r2, [r3, #0]
				processusCentreTestVerinMagasin;
		return;
 80026b0:	e005      	b.n	80026be <processusCentreTestEntrees+0xc2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80026b2:	4b03      	ldr	r3, [pc, #12]	@ (80026c0 <processusCentreTestEntrees+0xc4>)
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80026b8:	4b02      	ldr	r3, [pc, #8]	@ (80026c4 <processusCentreTestEntrees+0xc8>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
}
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	200007c8 	.word	0x200007c8
 80026c4:	200007b4 	.word	0x200007b4
 80026c8:	20000850 	.word	0x20000850
 80026cc:	08003bb5 	.word	0x08003bb5
 80026d0:	08002469 	.word	0x08002469
 80026d4:	080026d9 	.word	0x080026d9

080026d8 <processusCentreTestVerinMagasin>:

void processusCentreTestVerinMagasin(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
	static uint8_t compteurVerin = 0;

	compteurVerin++;
 80026dc:	4b4b      	ldr	r3, [pc, #300]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	3301      	adds	r3, #1
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	4b49      	ldr	r3, [pc, #292]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 80026e6:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80026e8:	4b49      	ldr	r3, [pc, #292]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d118      	bne.n	8002722 <processusCentreTestVerinMagasin+0x4a>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x59) != 0			//0x59 = init, sauf poussoir = sortie
 80026f0:	4b47      	ldr	r3, [pc, #284]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80026f2:	789b      	ldrb	r3, [r3, #2]
 80026f4:	f023 0359 	bic.w	r3, r3, #89	@ 0x59
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d105      	bne.n	8002708 <processusCentreTestVerinMagasin+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x34) != 0) 	//0x30 = init sauf boutons rouge/vert, capteur optique
 80026fc:	4b44      	ldr	r3, [pc, #272]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80026fe:	78db      	ldrb	r3, [r3, #3]
 8002700:	f023 0334 	bic.w	r3, r3, #52	@ 0x34
 8002704:	2b00      	cmp	r3, #0
 8002706:	d00c      	beq.n	8002722 <processusCentreTestVerinMagasin+0x4a>
		{
			compteurVerin = 0; // reset pour prochain test
 8002708:	4b40      	ldr	r3, [pc, #256]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 800270a:	2200      	movs	r2, #0
 800270c:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800270e:	4b40      	ldr	r3, [pc, #256]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002714:	4b3f      	ldr	r3, [pc, #252]	@ (8002814 <processusCentreTestVerinMagasin+0x13c>)
 8002716:	2200      	movs	r2, #0
 8002718:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800271a:	4b3f      	ldr	r3, [pc, #252]	@ (8002818 <processusCentreTestVerinMagasin+0x140>)
 800271c:	4a3f      	ldr	r2, [pc, #252]	@ (800281c <processusCentreTestVerinMagasin+0x144>)
 800271e:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002720:	e06f      	b.n	8002802 <processusCentreTestVerinMagasin+0x12a>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002722:	4b3b      	ldr	r3, [pc, #236]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	2b01      	cmp	r3, #1
 8002728:	d125      	bne.n	8002776 <processusCentreTestVerinMagasin+0x9e>
 800272a:	4b39      	ldr	r3, [pc, #228]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 800272c:	78db      	ldrb	r3, [r3, #3]
 800272e:	095b      	lsrs	r3, r3, #5
 8002730:	b2db      	uxtb	r3, r3
 8002732:	f003 0301 	and.w	r3, r3, #1
 8002736:	2b00      	cmp	r3, #0
 8002738:	d01d      	beq.n	8002776 <processusCentreTestVerinMagasin+0x9e>
	{
		compteurVerin = 0; // reset pour prochain test
 800273a:	4b34      	ldr	r3, [pc, #208]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 800273c:	2200      	movs	r2, #0
 800273e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002740:	4b33      	ldr	r3, [pc, #204]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002746:	4b32      	ldr	r3, [pc, #200]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002748:	2201      	movs	r2, #1
 800274a:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_SORTIE_SOLE722();
 800274c:	4b30      	ldr	r3, [pc, #192]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 800274e:	795b      	ldrb	r3, [r3, #5]
 8002750:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4b2e      	ldr	r3, [pc, #184]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002758:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 800275a:	4b2d      	ldr	r3, [pc, #180]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 800275c:	795b      	ldrb	r3, [r3, #5]
 800275e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002762:	b2da      	uxtb	r2, r3
 8002764:	4b2a      	ldr	r3, [pc, #168]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002766:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002768:	4b2a      	ldr	r3, [pc, #168]	@ (8002814 <processusCentreTestVerinMagasin+0x13c>)
 800276a:	2200      	movs	r2, #0
 800276c:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800276e:	4b2a      	ldr	r3, [pc, #168]	@ (8002818 <processusCentreTestVerinMagasin+0x140>)
 8002770:	4a2b      	ldr	r2, [pc, #172]	@ (8002820 <processusCentreTestVerinMagasin+0x148>)
 8002772:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002774:	e045      	b.n	8002802 <processusCentreTestVerinMagasin+0x12a>
	}

	if (compteurVerin == TEMPS_MAXIMUM)
 8002776:	4b25      	ldr	r3, [pc, #148]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	2bc8      	cmp	r3, #200	@ 0xc8
 800277c:	d10e      	bne.n	800279c <processusCentreTestVerinMagasin+0xc4>
	{
		SET_EJECT_POS_SORTIE_SOLE722();
 800277e:	4b24      	ldr	r3, [pc, #144]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002780:	795b      	ldrb	r3, [r3, #5]
 8002782:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002786:	b2da      	uxtb	r2, r3
 8002788:	4b21      	ldr	r3, [pc, #132]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 800278a:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 800278c:	4b20      	ldr	r3, [pc, #128]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 800278e:	795b      	ldrb	r3, [r3, #5]
 8002790:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002794:	b2da      	uxtb	r2, r3
 8002796:	4b1e      	ldr	r3, [pc, #120]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 8002798:	715a      	strb	r2, [r3, #5]
		return;
 800279a:	e032      	b.n	8002802 <processusCentreTestVerinMagasin+0x12a>
	}

	if (compteurVerin > TEMPS_MAXIMUM)
 800279c:	4b1b      	ldr	r3, [pc, #108]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2bc8      	cmp	r3, #200	@ 0xc8
 80027a2:	d928      	bls.n	80027f6 <processusCentreTestVerinMagasin+0x11e>
	{
		if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 80027a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d124      	bne.n	80027f6 <processusCentreTestVerinMagasin+0x11e>
 80027ac:	4b18      	ldr	r3, [pc, #96]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027ae:	78db      	ldrb	r3, [r3, #3]
 80027b0:	091b      	lsrs	r3, r3, #4
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01c      	beq.n	80027f6 <processusCentreTestVerinMagasin+0x11e>
		{
			compteurVerin = 0; // reset pour prochain test
 80027bc:	4b13      	ldr	r3, [pc, #76]	@ (800280c <processusCentreTestVerinMagasin+0x134>)
 80027be:	2200      	movs	r2, #0
 80027c0:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80027c2:	4b13      	ldr	r3, [pc, #76]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.requete = REQUETE_ACTIVE;
 80027c8:	4b11      	ldr	r3, [pc, #68]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027ca:	2201      	movs	r2, #1
 80027cc:	705a      	strb	r2, [r3, #1]
			SET_ELEV_HAUT_SOLE716();
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027d0:	795b      	ldrb	r3, [r3, #5]
 80027d2:	f023 0320 	bic.w	r3, r3, #32
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027da:	715a      	strb	r2, [r3, #5]
			CLEAR_ELEV_BAS_SOLE713();
 80027dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027de:	795b      	ldrb	r3, [r3, #5]
 80027e0:	f043 0310 	orr.w	r3, r3, #16
 80027e4:	b2da      	uxtb	r2, r3
 80027e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027e8:	715a      	strb	r2, [r3, #5]
			interfaceADC.information = INFORMATION_TRAITEE;
 80027ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002814 <processusCentreTestVerinMagasin+0x13c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80027f0:	4b09      	ldr	r3, [pc, #36]	@ (8002818 <processusCentreTestVerinMagasin+0x140>)
 80027f2:	4a0c      	ldr	r2, [pc, #48]	@ (8002824 <processusCentreTestVerinMagasin+0x14c>)
 80027f4:	601a      	str	r2, [r3, #0]
					processusCentreTestElevateur;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80027f6:	4b06      	ldr	r3, [pc, #24]	@ (8002810 <processusCentreTestVerinMagasin+0x138>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <processusCentreTestVerinMagasin+0x13c>)
 80027fe:	2200      	movs	r2, #0
 8002800:	701a      	strb	r2, [r3, #0]
}
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	20000845 	.word	0x20000845
 8002810:	200007c8 	.word	0x200007c8
 8002814:	200007b4 	.word	0x200007b4
 8002818:	20000850 	.word	0x20000850
 800281c:	08003bb5 	.word	0x08003bb5
 8002820:	08002469 	.word	0x08002469
 8002824:	08002829 	.word	0x08002829

08002828 <processusCentreTestElevateur>:

void processusCentreTestElevateur(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
	static uint8_t compteurElevateur = 0;

	processusCentreTestClignoteLED();
 800282c:	f7ff fea2 	bl	8002574 <processusCentreTestClignoteLED>

	compteurElevateur++;
 8002830:	4b38      	ldr	r3, [pc, #224]	@ (8002914 <processusCentreTestElevateur+0xec>)
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	3301      	adds	r3, #1
 8002836:	b2da      	uxtb	r2, r3
 8002838:	4b36      	ldr	r3, [pc, #216]	@ (8002914 <processusCentreTestElevateur+0xec>)
 800283a:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800283c:	4b36      	ldr	r3, [pc, #216]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d118      	bne.n	8002876 <processusCentreTestElevateur+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7D) != 0			//0x75 = init, sauf elevateur = haut
 8002844:	4b34      	ldr	r3, [pc, #208]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002846:	789b      	ldrb	r3, [r3, #2]
 8002848:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 800284c:	2b00      	cmp	r3, #0
 800284e:	d105      	bne.n	800285c <processusCentreTestElevateur+0x34>
				|| (interfacePCF8574.entreesCarte2 & ~0x35) != 0) 	//0x30 = init sauf boutons rouge/vert
 8002850:	4b31      	ldr	r3, [pc, #196]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002852:	78db      	ldrb	r3, [r3, #3]
 8002854:	f023 0335 	bic.w	r3, r3, #53	@ 0x35
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00c      	beq.n	8002876 <processusCentreTestElevateur+0x4e>
		{
			compteurElevateur = 0; // reset prochain test
 800285c:	4b2d      	ldr	r3, [pc, #180]	@ (8002914 <processusCentreTestElevateur+0xec>)
 800285e:	2200      	movs	r2, #0
 8002860:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002862:	4b2d      	ldr	r3, [pc, #180]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002868:	4b2c      	ldr	r3, [pc, #176]	@ (800291c <processusCentreTestElevateur+0xf4>)
 800286a:	2200      	movs	r2, #0
 800286c:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800286e:	4b2c      	ldr	r3, [pc, #176]	@ (8002920 <processusCentreTestElevateur+0xf8>)
 8002870:	4a2c      	ldr	r2, [pc, #176]	@ (8002924 <processusCentreTestElevateur+0xfc>)
 8002872:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002874:	e04c      	b.n	8002910 <processusCentreTestElevateur+0xe8>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002876:	4b28      	ldr	r3, [pc, #160]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d114      	bne.n	80028a8 <processusCentreTestElevateur+0x80>
 800287e:	4b26      	ldr	r3, [pc, #152]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002880:	78db      	ldrb	r3, [r3, #3]
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d00c      	beq.n	80028a8 <processusCentreTestElevateur+0x80>
	{
		compteurElevateur = 0; // reset prochain test
 800288e:	4b21      	ldr	r3, [pc, #132]	@ (8002914 <processusCentreTestElevateur+0xec>)
 8002890:	2200      	movs	r2, #0
 8002892:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002894:	4b20      	ldr	r3, [pc, #128]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 800289a:	4b20      	ldr	r3, [pc, #128]	@ (800291c <processusCentreTestElevateur+0xf4>)
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80028a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002920 <processusCentreTestElevateur+0xf8>)
 80028a2:	4a21      	ldr	r2, [pc, #132]	@ (8002928 <processusCentreTestElevateur+0x100>)
 80028a4:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80028a6:	e033      	b.n	8002910 <processusCentreTestElevateur+0xe8>
	}

	if (compteurElevateur >= TEMPS_MAXIMUM && ELEVATEUR_HAUT != 0)
 80028a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002914 <processusCentreTestElevateur+0xec>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	2bc7      	cmp	r3, #199	@ 0xc7
 80028ae:	d929      	bls.n	8002904 <processusCentreTestElevateur+0xdc>
 80028b0:	4b19      	ldr	r3, [pc, #100]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028b2:	789b      	ldrb	r3, [r3, #2]
 80028b4:	095b      	lsrs	r3, r3, #5
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d021      	beq.n	8002904 <processusCentreTestElevateur+0xdc>
	{
		compteurElevateur = 0; // reset prochain test
 80028c0:	4b14      	ldr	r3, [pc, #80]	@ (8002914 <processusCentreTestElevateur+0xec>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80028c6:	4b14      	ldr	r3, [pc, #80]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_HAUT_SOLE716();
 80028cc:	4b12      	ldr	r3, [pc, #72]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028ce:	795b      	ldrb	r3, [r3, #5]
 80028d0:	f043 0320 	orr.w	r3, r3, #32
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	4b10      	ldr	r3, [pc, #64]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028d8:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 80028da:	4b0f      	ldr	r3, [pc, #60]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028dc:	795b      	ldrb	r3, [r3, #5]
 80028de:	f023 0310 	bic.w	r3, r3, #16
 80028e2:	b2da      	uxtb	r2, r3
 80028e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028e6:	715a      	strb	r2, [r3, #5]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 80028e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028ea:	799b      	ldrb	r3, [r3, #6]
 80028ec:	f023 0302 	bic.w	r3, r3, #2
 80028f0:	b2da      	uxtb	r2, r3
 80028f2:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 80028f4:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <processusCentreTestElevateur+0xf4>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80028fc:	4b08      	ldr	r3, [pc, #32]	@ (8002920 <processusCentreTestElevateur+0xf8>)
 80028fe:	4a0b      	ldr	r2, [pc, #44]	@ (800292c <processusCentreTestElevateur+0x104>)
 8002900:	601a      	str	r2, [r3, #0]
				processusCentreTestConvoyeur;
		return;
 8002902:	e005      	b.n	8002910 <processusCentreTestElevateur+0xe8>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002904:	4b04      	ldr	r3, [pc, #16]	@ (8002918 <processusCentreTestElevateur+0xf0>)
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800290a:	4b04      	ldr	r3, [pc, #16]	@ (800291c <processusCentreTestElevateur+0xf4>)
 800290c:	2200      	movs	r2, #0
 800290e:	701a      	strb	r2, [r3, #0]
}
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	20000846 	.word	0x20000846
 8002918:	200007c8 	.word	0x200007c8
 800291c:	200007b4 	.word	0x200007b4
 8002920:	20000850 	.word	0x20000850
 8002924:	08003bb5 	.word	0x08003bb5
 8002928:	08002469 	.word	0x08002469
 800292c:	08002931 	.word	0x08002931

08002930 <processusCentreTestConvoyeur>:

void processusCentreTestConvoyeur(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002934:	f7ff fe1e 	bl	8002574 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002938:	4b32      	ldr	r3, [pc, #200]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b01      	cmp	r3, #1
 800293e:	d113      	bne.n	8002968 <processusCentreTestConvoyeur+0x38>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x75 = init, convoyeur pas de sortie; suppose que temps elevateur = haut trop grand pour
 8002940:	4b30      	ldr	r3, [pc, #192]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002942:	789b      	ldrb	r3, [r3, #2]
 8002944:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 8002948:	2b00      	cmp	r3, #0
 800294a:	d103      	bne.n	8002954 <processusCentreTestConvoyeur+0x24>
				|| (interfacePCF8574.entreesCarte2 & ~0x3F) != 0) 	//0x30 = init sauf boutons rouge/vert|  detecter avant prochaine phase
 800294c:	4b2d      	ldr	r3, [pc, #180]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 800294e:	78db      	ldrb	r3, [r3, #3]
 8002950:	2b3f      	cmp	r3, #63	@ 0x3f
 8002952:	d909      	bls.n	8002968 <processusCentreTestConvoyeur+0x38>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002954:	4b2b      	ldr	r3, [pc, #172]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002956:	2200      	movs	r2, #0
 8002958:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 800295a:	4b2b      	ldr	r3, [pc, #172]	@ (8002a08 <processusCentreTestConvoyeur+0xd8>)
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002960:	4b2a      	ldr	r3, [pc, #168]	@ (8002a0c <processusCentreTestConvoyeur+0xdc>)
 8002962:	4a2b      	ldr	r2, [pc, #172]	@ (8002a10 <processusCentreTestConvoyeur+0xe0>)
 8002964:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002966:	e04c      	b.n	8002a02 <processusCentreTestConvoyeur+0xd2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002968:	4b26      	ldr	r3, [pc, #152]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2b01      	cmp	r3, #1
 800296e:	d11b      	bne.n	80029a8 <processusCentreTestConvoyeur+0x78>
 8002970:	4b24      	ldr	r3, [pc, #144]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002972:	78db      	ldrb	r3, [r3, #3]
 8002974:	095b      	lsrs	r3, r3, #5
 8002976:	b2db      	uxtb	r3, r3
 8002978:	f003 0301 	and.w	r3, r3, #1
 800297c:	2b00      	cmp	r3, #0
 800297e:	d013      	beq.n	80029a8 <processusCentreTestConvoyeur+0x78>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002980:	4b20      	ldr	r3, [pc, #128]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002982:	2200      	movs	r2, #0
 8002984:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002986:	4b1f      	ldr	r3, [pc, #124]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002988:	2201      	movs	r2, #1
 800298a:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 800298c:	4b1d      	ldr	r3, [pc, #116]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 800298e:	799b      	ldrb	r3, [r3, #6]
 8002990:	f043 0302 	orr.w	r3, r3, #2
 8002994:	b2da      	uxtb	r2, r3
 8002996:	4b1b      	ldr	r3, [pc, #108]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 8002998:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 800299a:	4b1b      	ldr	r3, [pc, #108]	@ (8002a08 <processusCentreTestConvoyeur+0xd8>)
 800299c:	2200      	movs	r2, #0
 800299e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80029a0:	4b1a      	ldr	r3, [pc, #104]	@ (8002a0c <processusCentreTestConvoyeur+0xdc>)
 80029a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a14 <processusCentreTestConvoyeur+0xe4>)
 80029a4:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80029a6:	e02c      	b.n	8002a02 <processusCentreTestConvoyeur+0xd2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 80029a8:	4b16      	ldr	r3, [pc, #88]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d122      	bne.n	80029f6 <processusCentreTestConvoyeur+0xc6>
 80029b0:	4b14      	ldr	r3, [pc, #80]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029b2:	78db      	ldrb	r3, [r3, #3]
 80029b4:	091b      	lsrs	r3, r3, #4
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	f003 0301 	and.w	r3, r3, #1
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d01a      	beq.n	80029f6 <processusCentreTestConvoyeur+0xc6>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80029c0:	4b10      	ldr	r3, [pc, #64]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80029c6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029c8:	2201      	movs	r2, #1
 80029ca:	705a      	strb	r2, [r3, #1]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 80029cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029ce:	799b      	ldrb	r3, [r3, #6]
 80029d0:	f043 0302 	orr.w	r3, r3, #2
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029d8:	719a      	strb	r2, [r3, #6]
		SET_POUSSOIR_POS_SORTIE_SOLE725();
 80029da:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029dc:	799b      	ldrb	r3, [r3, #6]
 80029de:	f023 0301 	bic.w	r3, r3, #1
 80029e2:	b2da      	uxtb	r2, r3
 80029e4:	4b07      	ldr	r3, [pc, #28]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029e6:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 80029e8:	4b07      	ldr	r3, [pc, #28]	@ (8002a08 <processusCentreTestConvoyeur+0xd8>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80029ee:	4b07      	ldr	r3, [pc, #28]	@ (8002a0c <processusCentreTestConvoyeur+0xdc>)
 80029f0:	4a09      	ldr	r2, [pc, #36]	@ (8002a18 <processusCentreTestConvoyeur+0xe8>)
 80029f2:	601a      	str	r2, [r3, #0]
				processusCentreTestEjecteur;
		return;
 80029f4:	e005      	b.n	8002a02 <processusCentreTestConvoyeur+0xd2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 80029f6:	4b03      	ldr	r3, [pc, #12]	@ (8002a04 <processusCentreTestConvoyeur+0xd4>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80029fc:	4b02      	ldr	r3, [pc, #8]	@ (8002a08 <processusCentreTestConvoyeur+0xd8>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	701a      	strb	r2, [r3, #0]
}
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	200007c8 	.word	0x200007c8
 8002a08:	200007b4 	.word	0x200007b4
 8002a0c:	20000850 	.word	0x20000850
 8002a10:	08003bb5 	.word	0x08003bb5
 8002a14:	08002469 	.word	0x08002469
 8002a18:	08002a1d 	.word	0x08002a1d

08002a1c <processusCentreTestEjecteur>:

void processusCentreTestEjecteur(void)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	static uint8_t compteurEjecteur = 0;

	processusCentreTestClignoteLED();
 8002a20:	f7ff fda8 	bl	8002574 <processusCentreTestClignoteLED>

	compteurEjecteur++;
 8002a24:	4b3b      	ldr	r3, [pc, #236]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	b2da      	uxtb	r2, r3
 8002a2c:	4b39      	ldr	r3, [pc, #228]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002a2e:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002a30:	4b39      	ldr	r3, [pc, #228]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d118      	bne.n	8002a6a <processusCentreTestEjecteur+0x4e>
	{		//CHANGER POUR VRAI TEST -> 0x59??
		if ((interfacePCF8574.entreesCarte1 & ~0x95) != 0			//0x59 = init, sauf ejecteur = sortie
 8002a38:	4b37      	ldr	r3, [pc, #220]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a3a:	789b      	ldrb	r3, [r3, #2]
 8002a3c:	f023 0395 	bic.w	r3, r3, #149	@ 0x95
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d105      	bne.n	8002a50 <processusCentreTestEjecteur+0x34>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0) 	//0x30 = init sauf boutons rouge/vert
 8002a44:	4b34      	ldr	r3, [pc, #208]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a46:	78db      	ldrb	r3, [r3, #3]
 8002a48:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d00c      	beq.n	8002a6a <processusCentreTestEjecteur+0x4e>
		{
			compteurEjecteur = 0; // reset prochain test
 8002a50:	4b30      	ldr	r3, [pc, #192]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002a52:	2200      	movs	r2, #0
 8002a54:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002a56:	4b30      	ldr	r3, [pc, #192]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	@ (8002b1c <processusCentreTestEjecteur+0x100>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002a62:	4b2f      	ldr	r3, [pc, #188]	@ (8002b20 <processusCentreTestEjecteur+0x104>)
 8002a64:	4a2f      	ldr	r2, [pc, #188]	@ (8002b24 <processusCentreTestEjecteur+0x108>)
 8002a66:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002a68:	e052      	b.n	8002b10 <processusCentreTestEjecteur+0xf4>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002a6a:	4b2b      	ldr	r3, [pc, #172]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d11e      	bne.n	8002ab0 <processusCentreTestEjecteur+0x94>
 8002a72:	4b29      	ldr	r3, [pc, #164]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a74:	78db      	ldrb	r3, [r3, #3]
 8002a76:	095b      	lsrs	r3, r3, #5
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d016      	beq.n	8002ab0 <processusCentreTestEjecteur+0x94>
	{
		compteurEjecteur = 0; // reset prochain test
 8002a82:	4b24      	ldr	r3, [pc, #144]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002a8e:	4b22      	ldr	r3, [pc, #136]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002a94:	4b20      	ldr	r3, [pc, #128]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002a96:	799b      	ldrb	r3, [r3, #6]
 8002a98:	f043 0301 	orr.w	r3, r3, #1
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002aa0:	719a      	strb	r2, [r3, #6]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b1c <processusCentreTestEjecteur+0x100>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b20 <processusCentreTestEjecteur+0x104>)
 8002aaa:	4a1f      	ldr	r2, [pc, #124]	@ (8002b28 <processusCentreTestEjecteur+0x10c>)
 8002aac:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002aae:	e02f      	b.n	8002b10 <processusCentreTestEjecteur+0xf4>
	}

	if (compteurEjecteur >= TEMPS_MAXIMUM && POUSSOIR_POS_SORTIE != 0)
 8002ab0:	4b18      	ldr	r3, [pc, #96]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	2bc7      	cmp	r3, #199	@ 0xc7
 8002ab6:	d925      	bls.n	8002b04 <processusCentreTestEjecteur+0xe8>
 8002ab8:	4b17      	ldr	r3, [pc, #92]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002aba:	789b      	ldrb	r3, [r3, #2]
 8002abc:	09db      	lsrs	r3, r3, #7
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d01d      	beq.n	8002b04 <processusCentreTestEjecteur+0xe8>
	{
		compteurEjecteur = 0; // reset prochain test
 8002ac8:	4b12      	ldr	r3, [pc, #72]	@ (8002b14 <processusCentreTestEjecteur+0xf8>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002ace:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002ad4:	4b10      	ldr	r3, [pc, #64]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8002ada:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002adc:	799b      	ldrb	r3, [r3, #6]
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002ae6:	719a      	strb	r2, [r3, #6]
		SET_VACCUM_SOLE710();
 8002ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002aea:	795b      	ldrb	r3, [r3, #5]
 8002aec:	f023 0308 	bic.w	r3, r3, #8
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	4b09      	ldr	r3, [pc, #36]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002af4:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002af6:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <processusCentreTestEjecteur+0x100>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002afc:	4b08      	ldr	r3, [pc, #32]	@ (8002b20 <processusCentreTestEjecteur+0x104>)
 8002afe:	4a0b      	ldr	r2, [pc, #44]	@ (8002b2c <processusCentreTestEjecteur+0x110>)
 8002b00:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseVaccum;
		return;
 8002b02:	e005      	b.n	8002b10 <processusCentreTestEjecteur+0xf4>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <processusCentreTestEjecteur+0xfc>)
 8002b06:	2200      	movs	r2, #0
 8002b08:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002b0a:	4b04      	ldr	r3, [pc, #16]	@ (8002b1c <processusCentreTestEjecteur+0x100>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
}
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	20000847 	.word	0x20000847
 8002b18:	200007c8 	.word	0x200007c8
 8002b1c:	200007b4 	.word	0x200007b4
 8002b20:	20000850 	.word	0x20000850
 8002b24:	08003bb5 	.word	0x08003bb5
 8002b28:	08002469 	.word	0x08002469
 8002b2c:	08002b31 	.word	0x08002b31

08002b30 <processusCentreTestVentouseVaccum>:

void processusCentreTestVentouseVaccum(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	af00      	add	r7, sp, #0
	processusCentreTestClignoteLED();
 8002b34:	f7ff fd1e 	bl	8002574 <processusCentreTestClignoteLED>

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002b38:	4b37      	ldr	r3, [pc, #220]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b3a:	781b      	ldrb	r3, [r3, #0]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d115      	bne.n	8002b6c <processusCentreTestVentouseVaccum+0x3c>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55 = init
 8002b40:	4b35      	ldr	r3, [pc, #212]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b42:	789b      	ldrb	r3, [r3, #2]
 8002b44:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d105      	bne.n	8002b58 <processusCentreTestVentouseVaccum+0x28>
				|| (interfacePCF8574.entreesCarte2 & ~0x70) != 0)	//0x70 = init, sauf boutons rouge/vert et vaccum ventouse
 8002b4c:	4b32      	ldr	r3, [pc, #200]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b4e:	78db      	ldrb	r3, [r3, #3]
 8002b50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d009      	beq.n	8002b6c <processusCentreTestVentouseVaccum+0x3c>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002b58:	4b2f      	ldr	r3, [pc, #188]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002b5e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c1c <processusCentreTestVentouseVaccum+0xec>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002b64:	4b2e      	ldr	r3, [pc, #184]	@ (8002c20 <processusCentreTestVentouseVaccum+0xf0>)
 8002b66:	4a2f      	ldr	r2, [pc, #188]	@ (8002c24 <processusCentreTestVentouseVaccum+0xf4>)
 8002b68:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002b6a:	e053      	b.n	8002c14 <processusCentreTestVentouseVaccum+0xe4>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002b6c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d11b      	bne.n	8002bac <processusCentreTestVentouseVaccum+0x7c>
 8002b74:	4b28      	ldr	r3, [pc, #160]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b76:	78db      	ldrb	r3, [r3, #3]
 8002b78:	095b      	lsrs	r3, r3, #5
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d013      	beq.n	8002bac <processusCentreTestVentouseVaccum+0x7c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002b84:	4b24      	ldr	r3, [pc, #144]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002b8a:	4b23      	ldr	r3, [pc, #140]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b8c:	2201      	movs	r2, #1
 8002b8e:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002b90:	4b21      	ldr	r3, [pc, #132]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b92:	795b      	ldrb	r3, [r3, #5]
 8002b94:	f043 0308 	orr.w	r3, r3, #8
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002b9c:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002b9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002c1c <processusCentreTestVentouseVaccum+0xec>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8002c20 <processusCentreTestVentouseVaccum+0xf0>)
 8002ba6:	4a20      	ldr	r2, [pc, #128]	@ (8002c28 <processusCentreTestVentouseVaccum+0xf8>)
 8002ba8:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002baa:	e033      	b.n	8002c14 <processusCentreTestVentouseVaccum+0xe4>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE)
 8002bac:	4b1a      	ldr	r3, [pc, #104]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d129      	bne.n	8002c08 <processusCentreTestVentouseVaccum+0xd8>
 8002bb4:	4b18      	ldr	r3, [pc, #96]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bb6:	78db      	ldrb	r3, [r3, #3]
 8002bb8:	091b      	lsrs	r3, r3, #4
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	f003 0301 	and.w	r3, r3, #1
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d021      	beq.n	8002c08 <processusCentreTestVentouseVaccum+0xd8>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002bc4:	4b14      	ldr	r3, [pc, #80]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002bca:	4b13      	ldr	r3, [pc, #76]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bcc:	2201      	movs	r2, #1
 8002bce:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bd2:	795b      	ldrb	r3, [r3, #5]
 8002bd4:	f043 0308 	orr.w	r3, r3, #8
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	4b0f      	ldr	r3, [pc, #60]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bdc:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_BAS_SOLE704();
 8002bde:	4b0e      	ldr	r3, [pc, #56]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002be0:	795b      	ldrb	r3, [r3, #5]
 8002be2:	f023 0302 	bic.w	r3, r3, #2
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bea:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 8002bec:	4b0a      	ldr	r3, [pc, #40]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bee:	795b      	ldrb	r3, [r3, #5]
 8002bf0:	f043 0304 	orr.w	r3, r3, #4
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002bf8:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002bfa:	4b08      	ldr	r3, [pc, #32]	@ (8002c1c <processusCentreTestVentouseVaccum+0xec>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002c00:	4b07      	ldr	r3, [pc, #28]	@ (8002c20 <processusCentreTestVentouseVaccum+0xf0>)
 8002c02:	4a0a      	ldr	r2, [pc, #40]	@ (8002c2c <processusCentreTestVentouseVaccum+0xfc>)
 8002c04:	601a      	str	r2, [r3, #0]
				processusCentreTestVentouseHauteur;
		return;
 8002c06:	e005      	b.n	8002c14 <processusCentreTestVentouseVaccum+0xe4>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002c08:	4b03      	ldr	r3, [pc, #12]	@ (8002c18 <processusCentreTestVentouseVaccum+0xe8>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002c0e:	4b03      	ldr	r3, [pc, #12]	@ (8002c1c <processusCentreTestVentouseVaccum+0xec>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	701a      	strb	r2, [r3, #0]
}
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	200007c8 	.word	0x200007c8
 8002c1c:	200007b4 	.word	0x200007b4
 8002c20:	20000850 	.word	0x20000850
 8002c24:	08003bb5 	.word	0x08003bb5
 8002c28:	08002469 	.word	0x08002469
 8002c2c:	08002c31 	.word	0x08002c31

08002c30 <processusCentreTestVentouseHauteur>:

void processusCentreTestVentouseHauteur(void)
{
 8002c30:	b480      	push	{r7}
 8002c32:	af00      	add	r7, sp, #0
	static uint8_t compteurVentouseHauteur = 0;

//	processusCentreTestClignoteLED();

	compteurVentouseHauteur++;
 8002c34:	4b40      	ldr	r3, [pc, #256]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	4b3e      	ldr	r3, [pc, #248]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002c3e:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002c40:	4b3e      	ldr	r3, [pc, #248]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d118      	bne.n	8002c7a <processusCentreTestVentouseHauteur+0x4a>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x56) != 0			//0x56 = init, sauf ventouse = bas
 8002c48:	4b3c      	ldr	r3, [pc, #240]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c4a:	789b      	ldrb	r3, [r3, #2]
 8002c4c:	f023 0356 	bic.w	r3, r3, #86	@ 0x56
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d105      	bne.n	8002c60 <processusCentreTestVentouseHauteur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x38) != 0)	//0x70 = init, sauf boutons rouge/vert
 8002c54:	4b39      	ldr	r3, [pc, #228]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c56:	78db      	ldrb	r3, [r3, #3]
 8002c58:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00c      	beq.n	8002c7a <processusCentreTestVentouseHauteur+0x4a>
		{
			compteurVentouseHauteur = 0; //reset prochain test
 8002c60:	4b35      	ldr	r3, [pc, #212]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002c66:	4b35      	ldr	r3, [pc, #212]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8002c6c:	4b34      	ldr	r3, [pc, #208]	@ (8002d40 <processusCentreTestVentouseHauteur+0x110>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002c72:	4b34      	ldr	r3, [pc, #208]	@ (8002d44 <processusCentreTestVentouseHauteur+0x114>)
 8002c74:	4a34      	ldr	r2, [pc, #208]	@ (8002d48 <processusCentreTestVentouseHauteur+0x118>)
 8002c76:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002c78:	e059      	b.n	8002d2e <processusCentreTestVentouseHauteur+0xfe>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002c7a:	4b30      	ldr	r3, [pc, #192]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d125      	bne.n	8002cce <processusCentreTestVentouseHauteur+0x9e>
 8002c82:	4b2e      	ldr	r3, [pc, #184]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c84:	78db      	ldrb	r3, [r3, #3]
 8002c86:	095b      	lsrs	r3, r3, #5
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	f003 0301 	and.w	r3, r3, #1
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d01d      	beq.n	8002cce <processusCentreTestVentouseHauteur+0x9e>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002c92:	4b29      	ldr	r3, [pc, #164]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002c98:	4b28      	ldr	r3, [pc, #160]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002c9e:	4b27      	ldr	r3, [pc, #156]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002ca4:	4b25      	ldr	r3, [pc, #148]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002ca6:	795b      	ldrb	r3, [r3, #5]
 8002ca8:	f043 0302 	orr.w	r3, r3, #2
 8002cac:	b2da      	uxtb	r2, r3
 8002cae:	4b23      	ldr	r3, [pc, #140]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cb0:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8002cb2:	4b22      	ldr	r3, [pc, #136]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cb4:	795b      	ldrb	r3, [r3, #5]
 8002cb6:	f023 0304 	bic.w	r3, r3, #4
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	4b1f      	ldr	r3, [pc, #124]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cbe:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002cc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002d40 <processusCentreTestVentouseHauteur+0x110>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8002d44 <processusCentreTestVentouseHauteur+0x114>)
 8002cc8:	4a20      	ldr	r2, [pc, #128]	@ (8002d4c <processusCentreTestVentouseHauteur+0x11c>)
 8002cca:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8002ccc:	e02f      	b.n	8002d2e <processusCentreTestVentouseHauteur+0xfe>
	}

	if (compteurVentouseHauteur >= TEMPS_MAXIMUM && VENTOUSE_BAS != 0)
 8002cce:	4b1a      	ldr	r3, [pc, #104]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2bc7      	cmp	r3, #199	@ 0xc7
 8002cd4:	d925      	bls.n	8002d22 <processusCentreTestVentouseHauteur+0xf2>
 8002cd6:	4b19      	ldr	r3, [pc, #100]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cd8:	789b      	ldrb	r3, [r3, #2]
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d01d      	beq.n	8002d22 <processusCentreTestVentouseHauteur+0xf2>
	{
		compteurVentouseHauteur = 0; //reset prochain test
 8002ce6:	4b14      	ldr	r3, [pc, #80]	@ (8002d38 <processusCentreTestVentouseHauteur+0x108>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002cec:	4b13      	ldr	r3, [pc, #76]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002cf2:	4b12      	ldr	r3, [pc, #72]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	705a      	strb	r2, [r3, #1]
		CLEAR_VENTOUSE_BAS_SOLE704();
 8002cf8:	4b10      	ldr	r3, [pc, #64]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002cfa:	795b      	ldrb	r3, [r3, #5]
 8002cfc:	f043 0302 	orr.w	r3, r3, #2
 8002d00:	b2da      	uxtb	r2, r3
 8002d02:	4b0e      	ldr	r3, [pc, #56]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002d04:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 8002d06:	4b0d      	ldr	r3, [pc, #52]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002d08:	795b      	ldrb	r3, [r3, #5]
 8002d0a:	f023 0304 	bic.w	r3, r3, #4
 8002d0e:	b2da      	uxtb	r2, r3
 8002d10:	4b0a      	ldr	r3, [pc, #40]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002d12:	715a      	strb	r2, [r3, #5]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002d14:	4b0a      	ldr	r3, [pc, #40]	@ (8002d40 <processusCentreTestVentouseHauteur+0x110>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d44 <processusCentreTestVentouseHauteur+0x114>)
 8002d1c:	4a0c      	ldr	r2, [pc, #48]	@ (8002d50 <processusCentreTestVentouseHauteur+0x120>)
 8002d1e:	601a      	str	r2, [r3, #0]
				processusCentreTestDeplaceVentouse;
		return;
 8002d20:	e005      	b.n	8002d2e <processusCentreTestVentouseHauteur+0xfe>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 8002d22:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <processusCentreTestVentouseHauteur+0x10c>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8002d28:	4b05      	ldr	r3, [pc, #20]	@ (8002d40 <processusCentreTestVentouseHauteur+0x110>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
}
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20000848 	.word	0x20000848
 8002d3c:	200007c8 	.word	0x200007c8
 8002d40:	200007b4 	.word	0x200007b4
 8002d44:	20000850 	.word	0x20000850
 8002d48:	08003bb5 	.word	0x08003bb5
 8002d4c:	08002469 	.word	0x08002469
 8002d50:	08002d55 	.word	0x08002d55

08002d54 <processusCentreTestDeplaceVentouse>:

void processusCentreTestDeplaceVentouse(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
	static uint8_t compteurBoutonVert = 0;
	static uint8_t compteurDeplacement = 0;
	static uint8_t sender = 0;

	processusCentreTestClignoteLED();
 8002d58:	f7ff fc0c 	bl	8002574 <processusCentreTestClignoteLED>

	if (requetePosition == REQUETE_ACTIVE)
 8002d5c:	4b90      	ldr	r3, [pc, #576]	@ (8002fa0 <processusCentreTestDeplaceVentouse+0x24c>)
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d15b      	bne.n	8002e1c <processusCentreTestDeplaceVentouse+0xc8>
	{
		compteurDeplacement++;
 8002d64:	4b8f      	ldr	r3, [pc, #572]	@ (8002fa4 <processusCentreTestDeplaceVentouse+0x250>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	b2da      	uxtb	r2, r3
 8002d6c:	4b8d      	ldr	r3, [pc, #564]	@ (8002fa4 <processusCentreTestDeplaceVentouse+0x250>)
 8002d6e:	701a      	strb	r2, [r3, #0]

		if (compteurDeplacement == 1)
 8002d70:	4b8c      	ldr	r3, [pc, #560]	@ (8002fa4 <processusCentreTestDeplaceVentouse+0x250>)
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d10a      	bne.n	8002d8e <processusCentreTestDeplaceVentouse+0x3a>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8002d78:	4b8b      	ldr	r3, [pc, #556]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 8002d7e:	4b8a      	ldr	r3, [pc, #552]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002d80:	799b      	ldrb	r3, [r3, #6]
 8002d82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002d86:	b2da      	uxtb	r2, r3
 8002d88:	4b87      	ldr	r3, [pc, #540]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002d8a:	719a      	strb	r2, [r3, #6]
			return;
 8002d8c:	e143      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurDeplacement >= TEMPS_MAXIMUM && DEF_MOTION_COMPLETE != 0)
 8002d8e:	4b85      	ldr	r3, [pc, #532]	@ (8002fa4 <processusCentreTestDeplaceVentouse+0x250>)
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2bc7      	cmp	r3, #199	@ 0xc7
 8002d94:	d93e      	bls.n	8002e14 <processusCentreTestDeplaceVentouse+0xc0>
 8002d96:	4b84      	ldr	r3, [pc, #528]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002d98:	791b      	ldrb	r3, [r3, #4]
 8002d9a:	f003 0301 	and.w	r3, r3, #1
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d038      	beq.n	8002e14 <processusCentreTestDeplaceVentouse+0xc0>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8002da2:	4b81      	ldr	r3, [pc, #516]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002da4:	2201      	movs	r2, #1
 8002da6:	705a      	strb	r2, [r3, #1]
			CLEAR_LUMIERE_VERTE();
 8002da8:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002daa:	795b      	ldrb	r3, [r3, #5]
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	b2da      	uxtb	r2, r3
 8002db2:	4b7d      	ldr	r3, [pc, #500]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002db4:	715a      	strb	r2, [r3, #5]
			CLEAR_START_POS_PROCESS(); // end pulse
 8002db6:	4b7c      	ldr	r3, [pc, #496]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002db8:	799b      	ldrb	r3, [r3, #6]
 8002dba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002dbe:	b2da      	uxtb	r2, r3
 8002dc0:	4b79      	ldr	r3, [pc, #484]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002dc2:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8002dc4:	4b76      	ldr	r3, [pc, #472]	@ (8002fa0 <processusCentreTestDeplaceVentouse+0x24c>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
			compteurDeplacement = 0;
 8002dca:	4b76      	ldr	r3, [pc, #472]	@ (8002fa4 <processusCentreTestDeplaceVentouse+0x250>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	701a      	strb	r2, [r3, #0]
			switch(sender)
 8002dd0:	4b76      	ldr	r3, [pc, #472]	@ (8002fac <processusCentreTestDeplaceVentouse+0x258>)
 8002dd2:	781b      	ldrb	r3, [r3, #0]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d002      	beq.n	8002dde <processusCentreTestDeplaceVentouse+0x8a>
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d00a      	beq.n	8002df2 <processusCentreTestDeplaceVentouse+0x9e>
 8002ddc:	e01a      	b.n	8002e14 <processusCentreTestDeplaceVentouse+0xc0>
			{
			case 1:
				serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002dde:	4b74      	ldr	r3, [pc, #464]	@ (8002fb0 <processusCentreTestDeplaceVentouse+0x25c>)
 8002de0:	4a74      	ldr	r2, [pc, #464]	@ (8002fb4 <processusCentreTestDeplaceVentouse+0x260>)
 8002de2:	601a      	str	r2, [r3, #0]
						processusCentreModeArret;
				interfacePCF8574.information = INFORMATION_TRAITEE;
 8002de4:	4b70      	ldr	r3, [pc, #448]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
				interfaceADC.information = INFORMATION_TRAITEE;
 8002dea:	4b73      	ldr	r3, [pc, #460]	@ (8002fb8 <processusCentreTestDeplaceVentouse+0x264>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	701a      	strb	r2, [r3, #0]
				return;
 8002df0:	e111      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
				break;
			case 2:
				if (compteurBoutonVert == 3)
 8002df2:	4b72      	ldr	r3, [pc, #456]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d105      	bne.n	8002e06 <processusCentreTestDeplaceVentouse+0xb2>
				{
					compteurBoutonVert = 0;
 8002dfa:	4b70      	ldr	r3, [pc, #448]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
					serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002e00:	4b6b      	ldr	r3, [pc, #428]	@ (8002fb0 <processusCentreTestDeplaceVentouse+0x25c>)
 8002e02:	4a6f      	ldr	r2, [pc, #444]	@ (8002fc0 <processusCentreTestDeplaceVentouse+0x26c>)
 8002e04:	601a      	str	r2, [r3, #0]
							processusCentreModeAttente;
				}
				interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e06:	4b68      	ldr	r3, [pc, #416]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e08:	2200      	movs	r2, #0
 8002e0a:	701a      	strb	r2, [r3, #0]
				interfaceADC.information = INFORMATION_TRAITEE;
 8002e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8002fb8 <processusCentreTestDeplaceVentouse+0x264>)
 8002e0e:	2200      	movs	r2, #0
 8002e10:	701a      	strb	r2, [r3, #0]
				return;
 8002e12:	e100      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
				break;
			}
		}
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e14:	4b64      	ldr	r3, [pc, #400]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
		return;
 8002e1a:	e0fc      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8002e1c:	4b62      	ldr	r3, [pc, #392]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d11b      	bne.n	8002e5c <processusCentreTestDeplaceVentouse+0x108>
	{	//CHANGER POUR VRAI TEST -> 0X56??
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x56 = init, sauf ventouse = bas
 8002e24:	4b60      	ldr	r3, [pc, #384]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e26:	789b      	ldrb	r3, [r3, #2]
 8002e28:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10b      	bne.n	8002e48 <processusCentreTestDeplaceVentouse+0xf4>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 8002e30:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e32:	78db      	ldrb	r3, [r3, #3]
 8002e34:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d105      	bne.n	8002e48 <processusCentreTestDeplaceVentouse+0xf4>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0)	//0x02 = init, bit 2 = 0 = error
 8002e3c:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e3e:	791b      	ldrb	r3, [r3, #4]
 8002e40:	f003 0302 	and.w	r3, r3, #2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <processusCentreTestDeplaceVentouse+0x108>
		{
			compteurBoutonVert = 0; //reset prochain test
 8002e48:	4b5c      	ldr	r3, [pc, #368]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	701a      	strb	r2, [r3, #0]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e4e:	4b56      	ldr	r3, [pc, #344]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8002e54:	4b56      	ldr	r3, [pc, #344]	@ (8002fb0 <processusCentreTestDeplaceVentouse+0x25c>)
 8002e56:	4a5b      	ldr	r2, [pc, #364]	@ (8002fc4 <processusCentreTestDeplaceVentouse+0x270>)
 8002e58:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8002e5a:	e0dc      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
		}
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_ROUGE == BOUTON_APPUYE)
 8002e5c:	4b52      	ldr	r3, [pc, #328]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d130      	bne.n	8002ec6 <processusCentreTestDeplaceVentouse+0x172>
 8002e64:	4b50      	ldr	r3, [pc, #320]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e66:	78db      	ldrb	r3, [r3, #3]
 8002e68:	095b      	lsrs	r3, r3, #5
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0301 	and.w	r3, r3, #1
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d028      	beq.n	8002ec6 <processusCentreTestDeplaceVentouse+0x172>
	{
		compteurBoutonVert = 0; //reset prochain test
 8002e74:	4b51      	ldr	r3, [pc, #324]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002e80:	4b49      	ldr	r3, [pc, #292]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e82:	2201      	movs	r2, #1
 8002e84:	705a      	strb	r2, [r3, #1]
		SET_SELECT_POS_0();
 8002e86:	4b48      	ldr	r3, [pc, #288]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e88:	799b      	ldrb	r3, [r3, #6]
 8002e8a:	f023 0310 	bic.w	r3, r3, #16
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	4b45      	ldr	r3, [pc, #276]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e92:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_1();
 8002e94:	4b44      	ldr	r3, [pc, #272]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002e96:	799b      	ldrb	r3, [r3, #6]
 8002e98:	f043 0320 	orr.w	r3, r3, #32
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	4b42      	ldr	r3, [pc, #264]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ea0:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_2();
 8002ea2:	4b41      	ldr	r3, [pc, #260]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ea4:	799b      	ldrb	r3, [r3, #6]
 8002ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002eaa:	b2da      	uxtb	r2, r3
 8002eac:	4b3e      	ldr	r3, [pc, #248]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002eae:	719a      	strb	r2, [r3, #6]
		SET_START_POS_PROCESS();
 8002eb0:	4b3d      	ldr	r3, [pc, #244]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002eb2:	799b      	ldrb	r3, [r3, #6]
 8002eb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002eb8:	b2da      	uxtb	r2, r3
 8002eba:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ebc:	719a      	strb	r2, [r3, #6]
		sender = 1;	//BOUTON_ROUGE
 8002ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8002fac <processusCentreTestDeplaceVentouse+0x258>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	701a      	strb	r2, [r3, #0]
		return;
 8002ec4:	e0a7      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
	}

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE && BOUTON_VERT == BOUTON_APPUYE
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	f040 809d 	bne.w	800300a <processusCentreTestDeplaceVentouse+0x2b6>
 8002ed0:	4b35      	ldr	r3, [pc, #212]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ed2:	78db      	ldrb	r3, [r3, #3]
 8002ed4:	091b      	lsrs	r3, r3, #4
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 8094 	beq.w	800300a <processusCentreTestDeplaceVentouse+0x2b6>
			&& DEF_MOTION_COMPLETE != 0)
 8002ee2:	4b31      	ldr	r3, [pc, #196]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002ee4:	791b      	ldrb	r3, [r3, #4]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 808d 	beq.w	800300a <processusCentreTestDeplaceVentouse+0x2b6>
	{
		compteurBoutonVert++;
 8002ef0:	4b32      	ldr	r3, [pc, #200]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	b2da      	uxtb	r2, r3
 8002ef8:	4b30      	ldr	r3, [pc, #192]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002efa:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8002efc:	4b2e      	ldr	r3, [pc, #184]	@ (8002fb8 <processusCentreTestDeplaceVentouse+0x264>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8002f02:	4b29      	ldr	r3, [pc, #164]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	701a      	strb	r2, [r3, #0]
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8002f08:	4b27      	ldr	r3, [pc, #156]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	705a      	strb	r2, [r3, #1]
		requetePosition = REQUETE_ACTIVE;
 8002f0e:	4b24      	ldr	r3, [pc, #144]	@ (8002fa0 <processusCentreTestDeplaceVentouse+0x24c>)
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]

		switch(compteurBoutonVert)
 8002f14:	4b29      	ldr	r3, [pc, #164]	@ (8002fbc <processusCentreTestDeplaceVentouse+0x268>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d055      	beq.n	8002fc8 <processusCentreTestDeplaceVentouse+0x274>
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	dc70      	bgt.n	8003002 <processusCentreTestDeplaceVentouse+0x2ae>
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d002      	beq.n	8002f2a <processusCentreTestDeplaceVentouse+0x1d6>
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d01d      	beq.n	8002f64 <processusCentreTestDeplaceVentouse+0x210>
 8002f28:	e06b      	b.n	8003002 <processusCentreTestDeplaceVentouse+0x2ae>
		{
		case 1:
			CLEAR_SELECT_POS_0();
 8002f2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f2c:	799b      	ldrb	r3, [r3, #6]
 8002f2e:	f043 0310 	orr.w	r3, r3, #16
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f36:	719a      	strb	r2, [r3, #6]
			SET_SELECT_POS_1();
 8002f38:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f3a:	799b      	ldrb	r3, [r3, #6]
 8002f3c:	f023 0320 	bic.w	r3, r3, #32
 8002f40:	b2da      	uxtb	r2, r3
 8002f42:	4b19      	ldr	r3, [pc, #100]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f44:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_2();
 8002f46:	4b18      	ldr	r3, [pc, #96]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f48:	799b      	ldrb	r3, [r3, #6]
 8002f4a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	4b15      	ldr	r3, [pc, #84]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f52:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8002f54:	4b14      	ldr	r3, [pc, #80]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f56:	799b      	ldrb	r3, [r3, #6]
 8002f58:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f5c:	b2da      	uxtb	r2, r3
 8002f5e:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f60:	719a      	strb	r2, [r3, #6]
			break;
 8002f62:	e04e      	b.n	8003002 <processusCentreTestDeplaceVentouse+0x2ae>
		case 2:
			CLEAR_SELECT_POS_0();
 8002f64:	4b10      	ldr	r3, [pc, #64]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f66:	799b      	ldrb	r3, [r3, #6]
 8002f68:	f043 0310 	orr.w	r3, r3, #16
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f70:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_1();
 8002f72:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f74:	799b      	ldrb	r3, [r3, #6]
 8002f76:	f043 0320 	orr.w	r3, r3, #32
 8002f7a:	b2da      	uxtb	r2, r3
 8002f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f7e:	719a      	strb	r2, [r3, #6]
			SET_SELECT_POS_2();
 8002f80:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f82:	799b      	ldrb	r3, [r3, #6]
 8002f84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f88:	b2da      	uxtb	r2, r3
 8002f8a:	4b07      	ldr	r3, [pc, #28]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f8c:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f90:	799b      	ldrb	r3, [r3, #6]
 8002f92:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002f96:	b2da      	uxtb	r2, r3
 8002f98:	4b03      	ldr	r3, [pc, #12]	@ (8002fa8 <processusCentreTestDeplaceVentouse+0x254>)
 8002f9a:	719a      	strb	r2, [r3, #6]
			break;
 8002f9c:	e031      	b.n	8003002 <processusCentreTestDeplaceVentouse+0x2ae>
 8002f9e:	bf00      	nop
 8002fa0:	20000834 	.word	0x20000834
 8002fa4:	20000849 	.word	0x20000849
 8002fa8:	200007c8 	.word	0x200007c8
 8002fac:	2000084a 	.word	0x2000084a
 8002fb0:	20000850 	.word	0x20000850
 8002fb4:	08002469 	.word	0x08002469
 8002fb8:	200007b4 	.word	0x200007b4
 8002fbc:	2000084b 	.word	0x2000084b
 8002fc0:	08002265 	.word	0x08002265
 8002fc4:	08003bb5 	.word	0x08003bb5
		case 3:
			SET_SELECT_POS_0();
 8002fc8:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002fca:	799b      	ldrb	r3, [r3, #6]
 8002fcc:	f023 0310 	bic.w	r3, r3, #16
 8002fd0:	b2da      	uxtb	r2, r3
 8002fd2:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002fd4:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_1();
 8002fd6:	4b10      	ldr	r3, [pc, #64]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002fd8:	799b      	ldrb	r3, [r3, #6]
 8002fda:	f043 0320 	orr.w	r3, r3, #32
 8002fde:	b2da      	uxtb	r2, r3
 8002fe0:	4b0d      	ldr	r3, [pc, #52]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002fe2:	719a      	strb	r2, [r3, #6]
			CLEAR_SELECT_POS_2();
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002fe6:	799b      	ldrb	r3, [r3, #6]
 8002fe8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fec:	b2da      	uxtb	r2, r3
 8002fee:	4b0a      	ldr	r3, [pc, #40]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002ff0:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8002ff2:	4b09      	ldr	r3, [pc, #36]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002ff4:	799b      	ldrb	r3, [r3, #6]
 8002ff6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	4b06      	ldr	r3, [pc, #24]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 8002ffe:	719a      	strb	r2, [r3, #6]
			break;
 8003000:	bf00      	nop
		}
		sender = 2; //BOUTON_VERT
 8003002:	4b06      	ldr	r3, [pc, #24]	@ (800301c <processusCentreTestDeplaceVentouse+0x2c8>)
 8003004:	2202      	movs	r2, #2
 8003006:	701a      	strb	r2, [r3, #0]
		return;
 8003008:	e005      	b.n	8003016 <processusCentreTestDeplaceVentouse+0x2c2>
	}

	interfacePCF8574.information = INFORMATION_TRAITEE; //si changement mais aucune condition -> lecture encore
 800300a:	4b03      	ldr	r3, [pc, #12]	@ (8003018 <processusCentreTestDeplaceVentouse+0x2c4>)
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003010:	4b03      	ldr	r3, [pc, #12]	@ (8003020 <processusCentreTestDeplaceVentouse+0x2cc>)
 8003012:	2200      	movs	r2, #0
 8003014:	701a      	strb	r2, [r3, #0]
}
 8003016:	bd80      	pop	{r7, pc}
 8003018:	200007c8 	.word	0x200007c8
 800301c:	2000084a 	.word	0x2000084a
 8003020:	200007b4 	.word	0x200007b4

08003024 <processusCentreModeOperation>:

void processusCentreModeOperation(void)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	af00      	add	r7, sp, #0
	centreDeTri.mode = OPERATION;
 8003028:	4b41      	ldr	r3, [pc, #260]	@ (8003130 <processusCentreModeOperation+0x10c>)
 800302a:	2203      	movs	r2, #3
 800302c:	701a      	strb	r2, [r3, #0]

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800302e:	4b41      	ldr	r3, [pc, #260]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b01      	cmp	r3, #1
 8003034:	d11d      	bne.n	8003072 <processusCentreModeOperation+0x4e>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0xD5) != 0			//0x55= init
 8003036:	4b3f      	ldr	r3, [pc, #252]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003038:	789b      	ldrb	r3, [r3, #2]
 800303a:	f023 03d5 	bic.w	r3, r3, #213	@ 0xd5
 800303e:	2b00      	cmp	r3, #0
 8003040:	d10b      	bne.n	800305a <processusCentreModeOperation+0x36>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 8003042:	4b3c      	ldr	r3, [pc, #240]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003044:	78db      	ldrb	r3, [r3, #3]
 8003046:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 800304a:	2b00      	cmp	r3, #0
 800304c:	d105      	bne.n	800305a <processusCentreModeOperation+0x36>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 800304e:	4b39      	ldr	r3, [pc, #228]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003050:	791b      	ldrb	r3, [r3, #4]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d10b      	bne.n	8003072 <processusCentreModeOperation+0x4e>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800305a:	4b36      	ldr	r3, [pc, #216]	@ (8003134 <processusCentreModeOperation+0x110>)
 800305c:	2200      	movs	r2, #0
 800305e:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003060:	4b35      	ldr	r3, [pc, #212]	@ (8003138 <processusCentreModeOperation+0x114>)
 8003062:	2200      	movs	r2, #0
 8003064:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003066:	f7fe ffdb 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800306a:	4b34      	ldr	r3, [pc, #208]	@ (800313c <processusCentreModeOperation+0x118>)
 800306c:	4a34      	ldr	r2, [pc, #208]	@ (8003140 <processusCentreModeOperation+0x11c>)
 800306e:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003070:	e05d      	b.n	800312e <processusCentreModeOperation+0x10a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003072:	f7ff f87b 	bl	800216c <processusCentreReceptionErreur>
 8003076:	4603      	mov	r3, r0
 8003078:	2b01      	cmp	r3, #1
 800307a:	d109      	bne.n	8003090 <processusCentreModeOperation+0x6c>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800307c:	4b2d      	ldr	r3, [pc, #180]	@ (8003134 <processusCentreModeOperation+0x110>)
 800307e:	2200      	movs	r2, #0
 8003080:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003082:	4b2d      	ldr	r3, [pc, #180]	@ (8003138 <processusCentreModeOperation+0x114>)
 8003084:	2200      	movs	r2, #0
 8003086:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003088:	4b2c      	ldr	r3, [pc, #176]	@ (800313c <processusCentreModeOperation+0x118>)
 800308a:	4a2d      	ldr	r2, [pc, #180]	@ (8003140 <processusCentreModeOperation+0x11c>)
 800308c:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 800308e:	e04e      	b.n	800312e <processusCentreModeOperation+0x10a>
	}

	if (processusCentreReceptionArret() == 1)
 8003090:	f7ff f82e 	bl	80020f0 <processusCentreReceptionArret>
 8003094:	4603      	mov	r3, r0
 8003096:	2b01      	cmp	r3, #1
 8003098:	d109      	bne.n	80030ae <processusCentreModeOperation+0x8a>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800309a:	4b26      	ldr	r3, [pc, #152]	@ (8003134 <processusCentreModeOperation+0x110>)
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80030a0:	4b25      	ldr	r3, [pc, #148]	@ (8003138 <processusCentreModeOperation+0x114>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80030a6:	4b25      	ldr	r3, [pc, #148]	@ (800313c <processusCentreModeOperation+0x118>)
 80030a8:	4a26      	ldr	r2, [pc, #152]	@ (8003144 <processusCentreModeOperation+0x120>)
 80030aa:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 80030ac:	e03f      	b.n	800312e <processusCentreModeOperation+0x10a>
	}

	if (POUSSOIR_POS_ENTREE == 1 && POUSSOIR_POS_SORTIE != 1)
 80030ae:	4b21      	ldr	r3, [pc, #132]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030b0:	789b      	ldrb	r3, [r3, #2]
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d012      	beq.n	80030e4 <processusCentreModeOperation+0xc0>
 80030be:	4b1d      	ldr	r3, [pc, #116]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030c0:	789b      	ldrb	r3, [r3, #2]
 80030c2:	09db      	lsrs	r3, r3, #7
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d10a      	bne.n	80030e4 <processusCentreModeOperation+0xc0>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80030ce:	4b19      	ldr	r3, [pc, #100]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030d0:	2201      	movs	r2, #1
 80030d2:	705a      	strb	r2, [r3, #1]
		SET_POUSSOIR_POS_SORTIE_SOLE725();
 80030d4:	4b17      	ldr	r3, [pc, #92]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030d6:	799b      	ldrb	r3, [r3, #6]
 80030d8:	f023 0301 	bic.w	r3, r3, #1
 80030dc:	b2da      	uxtb	r2, r3
 80030de:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030e0:	719a      	strb	r2, [r3, #6]
 80030e2:	e01e      	b.n	8003122 <processusCentreModeOperation+0xfe>
	}
	else if (POUSSOIR_POS_ENTREE != 1 && POUSSOIR_POS_SORTIE == 1)
 80030e4:	4b13      	ldr	r3, [pc, #76]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030e6:	789b      	ldrb	r3, [r3, #2]
 80030e8:	099b      	lsrs	r3, r3, #6
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d116      	bne.n	8003122 <processusCentreModeOperation+0xfe>
 80030f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <processusCentreModeOperation+0x110>)
 80030f6:	789b      	ldrb	r3, [r3, #2]
 80030f8:	09db      	lsrs	r3, r3, #7
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	f003 0301 	and.w	r3, r3, #1
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00e      	beq.n	8003122 <processusCentreModeOperation+0xfe>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003104:	4b0b      	ldr	r3, [pc, #44]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003106:	2201      	movs	r2, #1
 8003108:	705a      	strb	r2, [r3, #1]
		CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 800310a:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <processusCentreModeOperation+0x110>)
 800310c:	799b      	ldrb	r3, [r3, #6]
 800310e:	f043 0301 	orr.w	r3, r3, #1
 8003112:	b2da      	uxtb	r2, r3
 8003114:	4b07      	ldr	r3, [pc, #28]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003116:	719a      	strb	r2, [r3, #6]

		processusCentreTransmettreEtat();
 8003118:	f7fe ff34 	bl	8001f84 <processusCentreTransmettreEtat>
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800311c:	4b07      	ldr	r3, [pc, #28]	@ (800313c <processusCentreModeOperation+0x118>)
 800311e:	4a0a      	ldr	r2, [pc, #40]	@ (8003148 <processusCentreModeOperation+0x124>)
 8003120:	601a      	str	r2, [r3, #0]
				processusCentreOperationDetectionBloc;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003122:	4b04      	ldr	r3, [pc, #16]	@ (8003134 <processusCentreModeOperation+0x110>)
 8003124:	2200      	movs	r2, #0
 8003126:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003128:	4b03      	ldr	r3, [pc, #12]	@ (8003138 <processusCentreModeOperation+0x114>)
 800312a:	2200      	movs	r2, #0
 800312c:	701a      	strb	r2, [r3, #0]
}
 800312e:	bd80      	pop	{r7, pc}
 8003130:	20000838 	.word	0x20000838
 8003134:	200007c8 	.word	0x200007c8
 8003138:	200007b4 	.word	0x200007b4
 800313c:	20000850 	.word	0x20000850
 8003140:	08003bb5 	.word	0x08003bb5
 8003144:	08002469 	.word	0x08002469
 8003148:	0800314d 	.word	0x0800314d

0800314c <processusCentreOperationDetectionBloc>:

void processusCentreOperationDetectionBloc(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	static uint8_t compteurBloc = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003150:	4b45      	ldr	r3, [pc, #276]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d11d      	bne.n	8003194 <processusCentreOperationDetectionBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0xD5) != 0			//0x55= init
 8003158:	4b43      	ldr	r3, [pc, #268]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800315a:	789b      	ldrb	r3, [r3, #2]
 800315c:	f023 03d5 	bic.w	r3, r3, #213	@ 0xd5
 8003160:	2b00      	cmp	r3, #0
 8003162:	d10b      	bne.n	800317c <processusCentreOperationDetectionBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 8003164:	4b40      	ldr	r3, [pc, #256]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 8003166:	78db      	ldrb	r3, [r3, #3]
 8003168:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 800316c:	2b00      	cmp	r3, #0
 800316e:	d105      	bne.n	800317c <processusCentreOperationDetectionBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003170:	4b3d      	ldr	r3, [pc, #244]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 8003172:	791b      	ldrb	r3, [r3, #4]
 8003174:	f003 0302 	and.w	r3, r3, #2
 8003178:	2b00      	cmp	r3, #0
 800317a:	d10b      	bne.n	8003194 <processusCentreOperationDetectionBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800317c:	4b3a      	ldr	r3, [pc, #232]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800317e:	2200      	movs	r2, #0
 8003180:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003182:	4b3a      	ldr	r3, [pc, #232]	@ (800326c <processusCentreOperationDetectionBloc+0x120>)
 8003184:	2200      	movs	r2, #0
 8003186:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003188:	f7fe ff4a 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800318c:	4b38      	ldr	r3, [pc, #224]	@ (8003270 <processusCentreOperationDetectionBloc+0x124>)
 800318e:	4a39      	ldr	r2, [pc, #228]	@ (8003274 <processusCentreOperationDetectionBloc+0x128>)
 8003190:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003192:	e067      	b.n	8003264 <processusCentreOperationDetectionBloc+0x118>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003194:	f7fe ffea 	bl	800216c <processusCentreReceptionErreur>
 8003198:	4603      	mov	r3, r0
 800319a:	2b01      	cmp	r3, #1
 800319c:	d109      	bne.n	80031b2 <processusCentreOperationDetectionBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800319e:	4b32      	ldr	r3, [pc, #200]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80031a4:	4b31      	ldr	r3, [pc, #196]	@ (800326c <processusCentreOperationDetectionBloc+0x120>)
 80031a6:	2200      	movs	r2, #0
 80031a8:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80031aa:	4b31      	ldr	r3, [pc, #196]	@ (8003270 <processusCentreOperationDetectionBloc+0x124>)
 80031ac:	4a31      	ldr	r2, [pc, #196]	@ (8003274 <processusCentreOperationDetectionBloc+0x128>)
 80031ae:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 80031b0:	e058      	b.n	8003264 <processusCentreOperationDetectionBloc+0x118>
	}

	if (processusCentreReceptionArret() == 1)
 80031b2:	f7fe ff9d 	bl	80020f0 <processusCentreReceptionArret>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d109      	bne.n	80031d0 <processusCentreOperationDetectionBloc+0x84>
	{
	interfacePCF8574.information = INFORMATION_TRAITEE;
 80031bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 80031be:	2200      	movs	r2, #0
 80031c0:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80031c2:	4b2a      	ldr	r3, [pc, #168]	@ (800326c <processusCentreOperationDetectionBloc+0x120>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	701a      	strb	r2, [r3, #0]
	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80031c8:	4b29      	ldr	r3, [pc, #164]	@ (8003270 <processusCentreOperationDetectionBloc+0x124>)
 80031ca:	4a2b      	ldr	r2, [pc, #172]	@ (8003278 <processusCentreOperationDetectionBloc+0x12c>)
 80031cc:	601a      	str	r2, [r3, #0]
			processusCentreModeArret;
	return;
 80031ce:	e049      	b.n	8003264 <processusCentreOperationDetectionBloc+0x118>
	}

	compteurBloc++;
 80031d0:	4b2a      	ldr	r3, [pc, #168]	@ (800327c <processusCentreOperationDetectionBloc+0x130>)
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	3301      	adds	r3, #1
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	4b28      	ldr	r3, [pc, #160]	@ (800327c <processusCentreOperationDetectionBloc+0x130>)
 80031da:	701a      	strb	r2, [r3, #0]

	if (compteurBloc >= TEMPS_MAXIMUM)
 80031dc:	4b27      	ldr	r3, [pc, #156]	@ (800327c <processusCentreOperationDetectionBloc+0x130>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	2bc7      	cmp	r3, #199	@ 0xc7
 80031e2:	d91f      	bls.n	8003224 <processusCentreOperationDetectionBloc+0xd8>
	{
		compteurBloc = 0;
 80031e4:	4b25      	ldr	r3, [pc, #148]	@ (800327c <processusCentreOperationDetectionBloc+0x130>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	701a      	strb	r2, [r3, #0]
		switch (interfacePCF8574.entreesCarte2 & 0x07)
 80031ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 80031ec:	78db      	ldrb	r3, [r3, #3]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	2b07      	cmp	r3, #7
 80031f4:	d00e      	beq.n	8003214 <processusCentreOperationDetectionBloc+0xc8>
 80031f6:	2b07      	cmp	r3, #7
 80031f8:	dc10      	bgt.n	800321c <processusCentreOperationDetectionBloc+0xd0>
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d002      	beq.n	8003204 <processusCentreOperationDetectionBloc+0xb8>
 80031fe:	2b06      	cmp	r3, #6
 8003200:	d004      	beq.n	800320c <processusCentreOperationDetectionBloc+0xc0>
 8003202:	e00b      	b.n	800321c <processusCentreOperationDetectionBloc+0xd0>
		{
		case 0x02:
			centreDeTri.couleurBloc = BLOC_NOIR;
 8003204:	4b1e      	ldr	r3, [pc, #120]	@ (8003280 <processusCentreOperationDetectionBloc+0x134>)
 8003206:	2201      	movs	r2, #1
 8003208:	70da      	strb	r2, [r3, #3]
			break;
 800320a:	e00b      	b.n	8003224 <processusCentreOperationDetectionBloc+0xd8>
		case 0x06:
			centreDeTri.couleurBloc = BLOC_ORANGE;
 800320c:	4b1c      	ldr	r3, [pc, #112]	@ (8003280 <processusCentreOperationDetectionBloc+0x134>)
 800320e:	2202      	movs	r2, #2
 8003210:	70da      	strb	r2, [r3, #3]
			break;
 8003212:	e007      	b.n	8003224 <processusCentreOperationDetectionBloc+0xd8>
		case 0x07:
			centreDeTri.couleurBloc = BLOC_METAL;
 8003214:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <processusCentreOperationDetectionBloc+0x134>)
 8003216:	2203      	movs	r2, #3
 8003218:	70da      	strb	r2, [r3, #3]
			break;
 800321a:	e003      	b.n	8003224 <processusCentreOperationDetectionBloc+0xd8>
		default:
			centreDeTri.couleurBloc = 0;
 800321c:	4b18      	ldr	r3, [pc, #96]	@ (8003280 <processusCentreOperationDetectionBloc+0x134>)
 800321e:	2200      	movs	r2, #0
 8003220:	70da      	strb	r2, [r3, #3]
			//si pas de bloc?
			break;
 8003222:	bf00      	nop
		}
	}

	if (centreDeTri.couleurBloc != 0)
 8003224:	4b16      	ldr	r3, [pc, #88]	@ (8003280 <processusCentreOperationDetectionBloc+0x134>)
 8003226:	78db      	ldrb	r3, [r3, #3]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d015      	beq.n	8003258 <processusCentreOperationDetectionBloc+0x10c>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800322c:	4b0e      	ldr	r3, [pc, #56]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800322e:	2201      	movs	r2, #1
 8003230:	705a      	strb	r2, [r3, #1]
		CLEAR_ELEV_BAS_SOLE713();
 8003232:	4b0d      	ldr	r3, [pc, #52]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 8003234:	795b      	ldrb	r3, [r3, #5]
 8003236:	f043 0310 	orr.w	r3, r3, #16
 800323a:	b2da      	uxtb	r2, r3
 800323c:	4b0a      	ldr	r3, [pc, #40]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800323e:	715a      	strb	r2, [r3, #5]
		SET_ELEV_HAUT_SOLE716();
 8003240:	4b09      	ldr	r3, [pc, #36]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 8003242:	795b      	ldrb	r3, [r3, #5]
 8003244:	f023 0320 	bic.w	r3, r3, #32
 8003248:	b2da      	uxtb	r2, r3
 800324a:	4b07      	ldr	r3, [pc, #28]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800324c:	715a      	strb	r2, [r3, #5]
		processusCentreTransmettreCouleur();
 800324e:	f7fe fe49 	bl	8001ee4 <processusCentreTransmettreCouleur>

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003252:	4b07      	ldr	r3, [pc, #28]	@ (8003270 <processusCentreOperationDetectionBloc+0x124>)
 8003254:	4a0b      	ldr	r2, [pc, #44]	@ (8003284 <processusCentreOperationDetectionBloc+0x138>)
 8003256:	601a      	str	r2, [r3, #0]
				processusCentreOperationElevateur;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003258:	4b03      	ldr	r3, [pc, #12]	@ (8003268 <processusCentreOperationDetectionBloc+0x11c>)
 800325a:	2200      	movs	r2, #0
 800325c:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800325e:	4b03      	ldr	r3, [pc, #12]	@ (800326c <processusCentreOperationDetectionBloc+0x120>)
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
}
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	200007c8 	.word	0x200007c8
 800326c:	200007b4 	.word	0x200007b4
 8003270:	20000850 	.word	0x20000850
 8003274:	08003bb5 	.word	0x08003bb5
 8003278:	08002469 	.word	0x08002469
 800327c:	2000084c 	.word	0x2000084c
 8003280:	20000838 	.word	0x20000838
 8003284:	08003289 	.word	0x08003289

08003288 <processusCentreOperationElevateur>:

void processusCentreOperationElevateur(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 800328c:	4b45      	ldr	r3, [pc, #276]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d11d      	bne.n	80032d0 <processusCentreOperationElevateur+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x75) != 0			//0x55= init
 8003294:	4b43      	ldr	r3, [pc, #268]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003296:	789b      	ldrb	r3, [r3, #2]
 8003298:	f023 0375 	bic.w	r3, r3, #117	@ 0x75
 800329c:	2b00      	cmp	r3, #0
 800329e:	d10b      	bne.n	80032b8 <processusCentreOperationElevateur+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x37) != 0	//0x30 = init, sauf boutons rouge/vert
 80032a0:	4b40      	ldr	r3, [pc, #256]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 80032a2:	78db      	ldrb	r3, [r3, #3]
 80032a4:	f023 0337 	bic.w	r3, r3, #55	@ 0x37
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d105      	bne.n	80032b8 <processusCentreOperationElevateur+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 80032ac:	4b3d      	ldr	r3, [pc, #244]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 80032ae:	791b      	ldrb	r3, [r3, #4]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10b      	bne.n	80032d0 <processusCentreOperationElevateur+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80032b8:	4b3a      	ldr	r3, [pc, #232]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80032be:	4b3a      	ldr	r3, [pc, #232]	@ (80033a8 <processusCentreOperationElevateur+0x120>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 80032c4:	f7fe feac 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80032c8:	4b38      	ldr	r3, [pc, #224]	@ (80033ac <processusCentreOperationElevateur+0x124>)
 80032ca:	4a39      	ldr	r2, [pc, #228]	@ (80033b0 <processusCentreOperationElevateur+0x128>)
 80032cc:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80032ce:	e067      	b.n	80033a0 <processusCentreOperationElevateur+0x118>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 80032d0:	f7fe ff4c 	bl	800216c <processusCentreReceptionErreur>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d109      	bne.n	80032ee <processusCentreOperationElevateur+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80032da:	4b32      	ldr	r3, [pc, #200]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 80032dc:	2200      	movs	r2, #0
 80032de:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80032e0:	4b31      	ldr	r3, [pc, #196]	@ (80033a8 <processusCentreOperationElevateur+0x120>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80032e6:	4b31      	ldr	r3, [pc, #196]	@ (80033ac <processusCentreOperationElevateur+0x124>)
 80032e8:	4a31      	ldr	r2, [pc, #196]	@ (80033b0 <processusCentreOperationElevateur+0x128>)
 80032ea:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 80032ec:	e058      	b.n	80033a0 <processusCentreOperationElevateur+0x118>
	}

	if (processusCentreReceptionArret() == 1)
 80032ee:	f7fe feff 	bl	80020f0 <processusCentreReceptionArret>
 80032f2:	4603      	mov	r3, r0
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d109      	bne.n	800330c <processusCentreOperationElevateur+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80032f8:	4b2a      	ldr	r3, [pc, #168]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80032fe:	4b2a      	ldr	r3, [pc, #168]	@ (80033a8 <processusCentreOperationElevateur+0x120>)
 8003300:	2200      	movs	r2, #0
 8003302:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003304:	4b29      	ldr	r3, [pc, #164]	@ (80033ac <processusCentreOperationElevateur+0x124>)
 8003306:	4a2b      	ldr	r2, [pc, #172]	@ (80033b4 <processusCentreOperationElevateur+0x12c>)
 8003308:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800330a:	e049      	b.n	80033a0 <processusCentreOperationElevateur+0x118>
	}

	if (ELEVATEUR_BAS == 1 && ELEVATEUR_HAUT != 1)
 800330c:	4b25      	ldr	r3, [pc, #148]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800330e:	789b      	ldrb	r3, [r3, #2]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	b2db      	uxtb	r3, r3
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d019      	beq.n	8003350 <processusCentreOperationElevateur+0xc8>
 800331c:	4b21      	ldr	r3, [pc, #132]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800331e:	789b      	ldrb	r3, [r3, #2]
 8003320:	095b      	lsrs	r3, r3, #5
 8003322:	b2db      	uxtb	r3, r3
 8003324:	f003 0301 	and.w	r3, r3, #1
 8003328:	2b00      	cmp	r3, #0
 800332a:	d111      	bne.n	8003350 <processusCentreOperationElevateur+0xc8>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800332c:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800332e:	2201      	movs	r2, #1
 8003330:	705a      	strb	r2, [r3, #1]
		SET_ELEV_HAUT_SOLE716();
 8003332:	4b1c      	ldr	r3, [pc, #112]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003334:	795b      	ldrb	r3, [r3, #5]
 8003336:	f023 0320 	bic.w	r3, r3, #32
 800333a:	b2da      	uxtb	r2, r3
 800333c:	4b19      	ldr	r3, [pc, #100]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800333e:	715a      	strb	r2, [r3, #5]
		CLEAR_ELEV_BAS_SOLE713();
 8003340:	4b18      	ldr	r3, [pc, #96]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003342:	795b      	ldrb	r3, [r3, #5]
 8003344:	f043 0310 	orr.w	r3, r3, #16
 8003348:	b2da      	uxtb	r2, r3
 800334a:	4b16      	ldr	r3, [pc, #88]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800334c:	715a      	strb	r2, [r3, #5]
 800334e:	e021      	b.n	8003394 <processusCentreOperationElevateur+0x10c>
	}
	else if (ELEVATEUR_BAS != 1 && ELEVATEUR_HAUT == 1 && interfaceADC.valeurADC >= 0x360)
 8003350:	4b14      	ldr	r3, [pc, #80]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003352:	789b      	ldrb	r3, [r3, #2]
 8003354:	091b      	lsrs	r3, r3, #4
 8003356:	b2db      	uxtb	r3, r3
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d119      	bne.n	8003394 <processusCentreOperationElevateur+0x10c>
 8003360:	4b10      	ldr	r3, [pc, #64]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003362:	789b      	ldrb	r3, [r3, #2]
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f003 0301 	and.w	r3, r3, #1
 800336c:	2b00      	cmp	r3, #0
 800336e:	d011      	beq.n	8003394 <processusCentreOperationElevateur+0x10c>
 8003370:	4b0d      	ldr	r3, [pc, #52]	@ (80033a8 <processusCentreOperationElevateur+0x120>)
 8003372:	885b      	ldrh	r3, [r3, #2]
 8003374:	f5b3 7f58 	cmp.w	r3, #864	@ 0x360
 8003378:	d30c      	bcc.n	8003394 <processusCentreOperationElevateur+0x10c>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 800337a:	4b0a      	ldr	r3, [pc, #40]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800337c:	2201      	movs	r2, #1
 800337e:	705a      	strb	r2, [r3, #1]
		SET_RELAIS_MOTEUR_CONVOYEUR();
 8003380:	4b08      	ldr	r3, [pc, #32]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003382:	799b      	ldrb	r3, [r3, #6]
 8003384:	f023 0302 	bic.w	r3, r3, #2
 8003388:	b2da      	uxtb	r2, r3
 800338a:	4b06      	ldr	r3, [pc, #24]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 800338c:	719a      	strb	r2, [r3, #6]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800338e:	4b07      	ldr	r3, [pc, #28]	@ (80033ac <processusCentreOperationElevateur+0x124>)
 8003390:	4a09      	ldr	r2, [pc, #36]	@ (80033b8 <processusCentreOperationElevateur+0x130>)
 8003392:	601a      	str	r2, [r3, #0]
				processusCentreOperationConvoyeur;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003394:	4b03      	ldr	r3, [pc, #12]	@ (80033a4 <processusCentreOperationElevateur+0x11c>)
 8003396:	2200      	movs	r2, #0
 8003398:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 800339a:	4b03      	ldr	r3, [pc, #12]	@ (80033a8 <processusCentreOperationElevateur+0x120>)
 800339c:	2200      	movs	r2, #0
 800339e:	701a      	strb	r2, [r3, #0]
}
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	200007c8 	.word	0x200007c8
 80033a8:	200007b4 	.word	0x200007b4
 80033ac:	20000850 	.word	0x20000850
 80033b0:	08003bb5 	.word	0x08003bb5
 80033b4:	08002469 	.word	0x08002469
 80033b8:	080033bd 	.word	0x080033bd

080033bc <processusCentreOperationConvoyeur>:

void processusCentreOperationConvoyeur(void)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80033c0:	4b4d      	ldr	r3, [pc, #308]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d11b      	bne.n	8003400 <processusCentreOperationConvoyeur+0x44>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7D) != 0			//0x55= init
 80033c8:	4b4b      	ldr	r3, [pc, #300]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80033ca:	789b      	ldrb	r3, [r3, #2]
 80033cc:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d109      	bne.n	80033e8 <processusCentreOperationConvoyeur+0x2c>
				|| (interfacePCF8574.entreesCarte2 & ~0x3F) != 0	//0x30 = init, sauf boutons rouge/vert
 80033d4:	4b48      	ldr	r3, [pc, #288]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80033d6:	78db      	ldrb	r3, [r3, #3]
 80033d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80033da:	d805      	bhi.n	80033e8 <processusCentreOperationConvoyeur+0x2c>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 80033dc:	4b46      	ldr	r3, [pc, #280]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80033de:	791b      	ldrb	r3, [r3, #4]
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10b      	bne.n	8003400 <processusCentreOperationConvoyeur+0x44>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80033e8:	4b43      	ldr	r3, [pc, #268]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80033ee:	4b43      	ldr	r3, [pc, #268]	@ (80034fc <processusCentreOperationConvoyeur+0x140>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 80033f4:	f7fe fe14 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80033f8:	4b41      	ldr	r3, [pc, #260]	@ (8003500 <processusCentreOperationConvoyeur+0x144>)
 80033fa:	4a42      	ldr	r2, [pc, #264]	@ (8003504 <processusCentreOperationConvoyeur+0x148>)
 80033fc:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80033fe:	e07a      	b.n	80034f6 <processusCentreOperationConvoyeur+0x13a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003400:	f7fe feb4 	bl	800216c <processusCentreReceptionErreur>
 8003404:	4603      	mov	r3, r0
 8003406:	2b01      	cmp	r3, #1
 8003408:	d109      	bne.n	800341e <processusCentreOperationConvoyeur+0x62>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800340a:	4b3b      	ldr	r3, [pc, #236]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800340c:	2200      	movs	r2, #0
 800340e:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003410:	4b3a      	ldr	r3, [pc, #232]	@ (80034fc <processusCentreOperationConvoyeur+0x140>)
 8003412:	2200      	movs	r2, #0
 8003414:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003416:	4b3a      	ldr	r3, [pc, #232]	@ (8003500 <processusCentreOperationConvoyeur+0x144>)
 8003418:	4a3a      	ldr	r2, [pc, #232]	@ (8003504 <processusCentreOperationConvoyeur+0x148>)
 800341a:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 800341c:	e06b      	b.n	80034f6 <processusCentreOperationConvoyeur+0x13a>
	}

	if (processusCentreReceptionArret() == 1)
 800341e:	f7fe fe67 	bl	80020f0 <processusCentreReceptionArret>
 8003422:	4603      	mov	r3, r0
 8003424:	2b01      	cmp	r3, #1
 8003426:	d109      	bne.n	800343c <processusCentreOperationConvoyeur+0x80>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003428:	4b33      	ldr	r3, [pc, #204]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800342a:	2200      	movs	r2, #0
 800342c:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 800342e:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <processusCentreOperationConvoyeur+0x140>)
 8003430:	2200      	movs	r2, #0
 8003432:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003434:	4b32      	ldr	r3, [pc, #200]	@ (8003500 <processusCentreOperationConvoyeur+0x144>)
 8003436:	4a34      	ldr	r2, [pc, #208]	@ (8003508 <processusCentreOperationConvoyeur+0x14c>)
 8003438:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800343a:	e05c      	b.n	80034f6 <processusCentreOperationConvoyeur+0x13a>
	}

	if (ELEVATEUR_BAS != 1 && ELEVATEUR_HAUT == 1 && interfaceADC.valeurADC >= 0x350)
 800343c:	4b2e      	ldr	r3, [pc, #184]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800343e:	789b      	ldrb	r3, [r3, #2]
 8003440:	091b      	lsrs	r3, r3, #4
 8003442:	b2db      	uxtb	r3, r3
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	d11d      	bne.n	8003488 <processusCentreOperationConvoyeur+0xcc>
 800344c:	4b2a      	ldr	r3, [pc, #168]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800344e:	789b      	ldrb	r3, [r3, #2]
 8003450:	095b      	lsrs	r3, r3, #5
 8003452:	b2db      	uxtb	r3, r3
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d015      	beq.n	8003488 <processusCentreOperationConvoyeur+0xcc>
 800345c:	4b27      	ldr	r3, [pc, #156]	@ (80034fc <processusCentreOperationConvoyeur+0x140>)
 800345e:	885b      	ldrh	r3, [r3, #2]
 8003460:	f5b3 7f54 	cmp.w	r3, #848	@ 0x350
 8003464:	d310      	bcc.n	8003488 <processusCentreOperationConvoyeur+0xcc>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003466:	4b24      	ldr	r3, [pc, #144]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 8003468:	2201      	movs	r2, #1
 800346a:	705a      	strb	r2, [r3, #1]
		SET_EJECT_POS_ENTREE_SOLE719();
 800346c:	4b22      	ldr	r3, [pc, #136]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800346e:	795b      	ldrb	r3, [r3, #5]
 8003470:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003474:	b2da      	uxtb	r2, r3
 8003476:	4b20      	ldr	r3, [pc, #128]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 8003478:	715a      	strb	r2, [r3, #5]
		CLEAR_EJECT_POS_SORTIE_SOLE722();
 800347a:	4b1f      	ldr	r3, [pc, #124]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800347c:	795b      	ldrb	r3, [r3, #5]
 800347e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003482:	b2da      	uxtb	r2, r3
 8003484:	4b1c      	ldr	r3, [pc, #112]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 8003486:	715a      	strb	r2, [r3, #5]
	}

	if (DETECT_OPT_CHUTE == 1)
 8003488:	4b1b      	ldr	r3, [pc, #108]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800348a:	78db      	ldrb	r3, [r3, #3]
 800348c:	08db      	lsrs	r3, r3, #3
 800348e:	b2db      	uxtb	r3, r3
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d028      	beq.n	80034ea <processusCentreOperationConvoyeur+0x12e>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003498:	4b17      	ldr	r3, [pc, #92]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 800349a:	2201      	movs	r2, #1
 800349c:	705a      	strb	r2, [r3, #1]
		CLEAR_EJECT_POS_ENTREE_SOLE719();
 800349e:	4b16      	ldr	r3, [pc, #88]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034a0:	795b      	ldrb	r3, [r3, #5]
 80034a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034a6:	b2da      	uxtb	r2, r3
 80034a8:	4b13      	ldr	r3, [pc, #76]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034aa:	715a      	strb	r2, [r3, #5]
		SET_EJECT_POS_SORTIE_SOLE722();
 80034ac:	4b12      	ldr	r3, [pc, #72]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034ae:	795b      	ldrb	r3, [r3, #5]
 80034b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4b10      	ldr	r3, [pc, #64]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034b8:	715a      	strb	r2, [r3, #5]
		CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 80034ba:	4b0f      	ldr	r3, [pc, #60]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034bc:	799b      	ldrb	r3, [r3, #6]
 80034be:	f043 0302 	orr.w	r3, r3, #2
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	4b0c      	ldr	r3, [pc, #48]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034c6:	719a      	strb	r2, [r3, #6]
		CLEAR_ELEV_HAUT_SOLE716();
 80034c8:	4b0b      	ldr	r3, [pc, #44]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034ca:	795b      	ldrb	r3, [r3, #5]
 80034cc:	f043 0320 	orr.w	r3, r3, #32
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4b09      	ldr	r3, [pc, #36]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034d4:	715a      	strb	r2, [r3, #5]
		SET_ELEV_BAS_SOLE713();
 80034d6:	4b08      	ldr	r3, [pc, #32]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034d8:	795b      	ldrb	r3, [r3, #5]
 80034da:	f023 0310 	bic.w	r3, r3, #16
 80034de:	b2da      	uxtb	r2, r3
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034e2:	715a      	strb	r2, [r3, #5]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80034e4:	4b06      	ldr	r3, [pc, #24]	@ (8003500 <processusCentreOperationConvoyeur+0x144>)
 80034e6:	4a09      	ldr	r2, [pc, #36]	@ (800350c <processusCentreOperationConvoyeur+0x150>)
 80034e8:	601a      	str	r2, [r3, #0]
				processusCentreOperationVentouse;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 80034ea:	4b03      	ldr	r3, [pc, #12]	@ (80034f8 <processusCentreOperationConvoyeur+0x13c>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80034f0:	4b02      	ldr	r3, [pc, #8]	@ (80034fc <processusCentreOperationConvoyeur+0x140>)
 80034f2:	2200      	movs	r2, #0
 80034f4:	701a      	strb	r2, [r3, #0]
}
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	200007c8 	.word	0x200007c8
 80034fc:	200007b4 	.word	0x200007b4
 8003500:	20000850 	.word	0x20000850
 8003504:	08003bb5 	.word	0x08003bb5
 8003508:	08002469 	.word	0x08002469
 800350c:	08003511 	.word	0x08003511

08003510 <processusCentreOperationVentouse>:

void processusCentreOperationVentouse(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003514:	4b9a      	ldr	r3, [pc, #616]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d11c      	bne.n	8003556 <processusCentreOperationVentouse+0x46>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x7F) != 0			//0x55= init
 800351c:	4b98      	ldr	r3, [pc, #608]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800351e:	789b      	ldrb	r3, [r3, #2]
 8003520:	b25b      	sxtb	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	db0b      	blt.n	800353e <processusCentreOperationVentouse+0x2e>
				|| (interfacePCF8574.entreesCarte2 & ~0x3D) != 0	//0x30 = init, sauf boutons rouge/vert
 8003526:	4b96      	ldr	r3, [pc, #600]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003528:	78db      	ldrb	r3, [r3, #3]
 800352a:	f023 033d 	bic.w	r3, r3, #61	@ 0x3d
 800352e:	2b00      	cmp	r3, #0
 8003530:	d105      	bne.n	800353e <processusCentreOperationVentouse+0x2e>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003532:	4b93      	ldr	r3, [pc, #588]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003534:	791b      	ldrb	r3, [r3, #4]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10b      	bne.n	8003556 <processusCentreOperationVentouse+0x46>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800353e:	4b90      	ldr	r3, [pc, #576]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003540:	2200      	movs	r2, #0
 8003542:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003544:	4b8f      	ldr	r3, [pc, #572]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 8003546:	2200      	movs	r2, #0
 8003548:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 800354a:	f7fe fd69 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800354e:	4b8e      	ldr	r3, [pc, #568]	@ (8003788 <processusCentreOperationVentouse+0x278>)
 8003550:	4a8e      	ldr	r2, [pc, #568]	@ (800378c <processusCentreOperationVentouse+0x27c>)
 8003552:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003554:	e113      	b.n	800377e <processusCentreOperationVentouse+0x26e>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003556:	f7fe fe09 	bl	800216c <processusCentreReceptionErreur>
 800355a:	4603      	mov	r3, r0
 800355c:	2b01      	cmp	r3, #1
 800355e:	d109      	bne.n	8003574 <processusCentreOperationVentouse+0x64>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003560:	4b87      	ldr	r3, [pc, #540]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003562:	2200      	movs	r2, #0
 8003564:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003566:	4b87      	ldr	r3, [pc, #540]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 8003568:	2200      	movs	r2, #0
 800356a:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800356c:	4b86      	ldr	r3, [pc, #536]	@ (8003788 <processusCentreOperationVentouse+0x278>)
 800356e:	4a87      	ldr	r2, [pc, #540]	@ (800378c <processusCentreOperationVentouse+0x27c>)
 8003570:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003572:	e104      	b.n	800377e <processusCentreOperationVentouse+0x26e>
	}

	if (processusCentreReceptionArret() == 1)
 8003574:	f7fe fdbc 	bl	80020f0 <processusCentreReceptionArret>
 8003578:	4603      	mov	r3, r0
 800357a:	2b01      	cmp	r3, #1
 800357c:	d109      	bne.n	8003592 <processusCentreOperationVentouse+0x82>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800357e:	4b80      	ldr	r3, [pc, #512]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003580:	2200      	movs	r2, #0
 8003582:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003584:	4b7f      	ldr	r3, [pc, #508]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800358a:	4b7f      	ldr	r3, [pc, #508]	@ (8003788 <processusCentreOperationVentouse+0x278>)
 800358c:	4a80      	ldr	r2, [pc, #512]	@ (8003790 <processusCentreOperationVentouse+0x280>)
 800358e:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003590:	e0f5      	b.n	800377e <processusCentreOperationVentouse+0x26e>
	}

	compteurPont++;
 8003592:	4b80      	ldr	r3, [pc, #512]	@ (8003794 <processusCentreOperationVentouse+0x284>)
 8003594:	781b      	ldrb	r3, [r3, #0]
 8003596:	3301      	adds	r3, #1
 8003598:	b2da      	uxtb	r2, r3
 800359a:	4b7e      	ldr	r3, [pc, #504]	@ (8003794 <processusCentreOperationVentouse+0x284>)
 800359c:	701a      	strb	r2, [r3, #0]

	if (compteurPont >= TEMPS_MAXIMUM)
 800359e:	4b7d      	ldr	r3, [pc, #500]	@ (8003794 <processusCentreOperationVentouse+0x284>)
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2bc7      	cmp	r3, #199	@ 0xc7
 80035a4:	f240 80e5 	bls.w	8003772 <processusCentreOperationVentouse+0x262>
	{
		compteurPont = 0;
 80035a8:	4b7a      	ldr	r3, [pc, #488]	@ (8003794 <processusCentreOperationVentouse+0x284>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_HAUT == 1 && VACCUM_SOLE710 == 1)
 80035ae:	4b74      	ldr	r3, [pc, #464]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035b0:	78db      	ldrb	r3, [r3, #3]
 80035b2:	08db      	lsrs	r3, r3, #3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d025      	beq.n	800360a <processusCentreOperationVentouse+0xfa>
 80035be:	4b70      	ldr	r3, [pc, #448]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035c0:	789b      	ldrb	r3, [r3, #2]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d01f      	beq.n	800360a <processusCentreOperationVentouse+0xfa>
 80035ca:	4b6d      	ldr	r3, [pc, #436]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035cc:	795b      	ldrb	r3, [r3, #5]
 80035ce:	08db      	lsrs	r3, r3, #3
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d017      	beq.n	800360a <processusCentreOperationVentouse+0xfa>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 80035da:	4b69      	ldr	r3, [pc, #420]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035dc:	2201      	movs	r2, #1
 80035de:	705a      	strb	r2, [r3, #1]
			SET_VENTOUSE_BAS_SOLE704();
 80035e0:	4b67      	ldr	r3, [pc, #412]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035e2:	795b      	ldrb	r3, [r3, #5]
 80035e4:	f023 0302 	bic.w	r3, r3, #2
 80035e8:	b2da      	uxtb	r2, r3
 80035ea:	4b65      	ldr	r3, [pc, #404]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035ec:	715a      	strb	r2, [r3, #5]
			CLEAR_VENTOUSE_HAUT_SOLE707();
 80035ee:	4b64      	ldr	r3, [pc, #400]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035f0:	795b      	ldrb	r3, [r3, #5]
 80035f2:	f043 0304 	orr.w	r3, r3, #4
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	4b61      	ldr	r3, [pc, #388]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035fa:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80035fc:	4b60      	ldr	r3, [pc, #384]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80035fe:	2200      	movs	r2, #0
 8003600:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003602:	4b60      	ldr	r3, [pc, #384]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 8003604:	2200      	movs	r2, #0
 8003606:	701a      	strb	r2, [r3, #0]
			return;
 8003608:	e0b9      	b.n	800377e <processusCentreOperationVentouse+0x26e>
		}

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_BAS == 1 && VACCUM_SOLE710 == 1)
 800360a:	4b5d      	ldr	r3, [pc, #372]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800360c:	78db      	ldrb	r3, [r3, #3]
 800360e:	08db      	lsrs	r3, r3, #3
 8003610:	b2db      	uxtb	r3, r3
 8003612:	f003 0301 	and.w	r3, r3, #1
 8003616:	2b00      	cmp	r3, #0
 8003618:	d020      	beq.n	800365c <processusCentreOperationVentouse+0x14c>
 800361a:	4b59      	ldr	r3, [pc, #356]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800361c:	789b      	ldrb	r3, [r3, #2]
 800361e:	085b      	lsrs	r3, r3, #1
 8003620:	b2db      	uxtb	r3, r3
 8003622:	f003 0301 	and.w	r3, r3, #1
 8003626:	2b00      	cmp	r3, #0
 8003628:	d018      	beq.n	800365c <processusCentreOperationVentouse+0x14c>
 800362a:	4b55      	ldr	r3, [pc, #340]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800362c:	795b      	ldrb	r3, [r3, #5]
 800362e:	08db      	lsrs	r3, r3, #3
 8003630:	b2db      	uxtb	r3, r3
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d010      	beq.n	800365c <processusCentreOperationVentouse+0x14c>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800363a:	4b51      	ldr	r3, [pc, #324]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800363c:	2201      	movs	r2, #1
 800363e:	705a      	strb	r2, [r3, #1]
			SET_VACCUM_SOLE710();
 8003640:	4b4f      	ldr	r3, [pc, #316]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003642:	795b      	ldrb	r3, [r3, #5]
 8003644:	f023 0308 	bic.w	r3, r3, #8
 8003648:	b2da      	uxtb	r2, r3
 800364a:	4b4d      	ldr	r3, [pc, #308]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800364c:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800364e:	4b4c      	ldr	r3, [pc, #304]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003650:	2200      	movs	r2, #0
 8003652:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003654:	4b4b      	ldr	r3, [pc, #300]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]
			return;
 800365a:	e090      	b.n	800377e <processusCentreOperationVentouse+0x26e>
		}

		if (DETECT_OPT_CHUTE == 1 && VENTOUSE_BAS == 1 && VACCUM_SOLE710 != 1)
 800365c:	4b48      	ldr	r3, [pc, #288]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800365e:	78db      	ldrb	r3, [r3, #3]
 8003660:	08db      	lsrs	r3, r3, #3
 8003662:	b2db      	uxtb	r3, r3
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d027      	beq.n	80036bc <processusCentreOperationVentouse+0x1ac>
 800366c:	4b44      	ldr	r3, [pc, #272]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800366e:	789b      	ldrb	r3, [r3, #2]
 8003670:	085b      	lsrs	r3, r3, #1
 8003672:	b2db      	uxtb	r3, r3
 8003674:	f003 0301 	and.w	r3, r3, #1
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01f      	beq.n	80036bc <processusCentreOperationVentouse+0x1ac>
 800367c:	4b40      	ldr	r3, [pc, #256]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800367e:	795b      	ldrb	r3, [r3, #5]
 8003680:	08db      	lsrs	r3, r3, #3
 8003682:	b2db      	uxtb	r3, r3
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	2b00      	cmp	r3, #0
 800368a:	d117      	bne.n	80036bc <processusCentreOperationVentouse+0x1ac>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800368c:	4b3c      	ldr	r3, [pc, #240]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800368e:	2201      	movs	r2, #1
 8003690:	705a      	strb	r2, [r3, #1]
			CLEAR_VENTOUSE_BAS_SOLE704();
 8003692:	4b3b      	ldr	r3, [pc, #236]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003694:	795b      	ldrb	r3, [r3, #5]
 8003696:	f043 0302 	orr.w	r3, r3, #2
 800369a:	b2da      	uxtb	r2, r3
 800369c:	4b38      	ldr	r3, [pc, #224]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800369e:	715a      	strb	r2, [r3, #5]
			SET_VENTOUSE_HAUT_SOLE707();
 80036a0:	4b37      	ldr	r3, [pc, #220]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036a2:	795b      	ldrb	r3, [r3, #5]
 80036a4:	f023 0304 	bic.w	r3, r3, #4
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	4b35      	ldr	r3, [pc, #212]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036ac:	715a      	strb	r2, [r3, #5]
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80036ae:	4b34      	ldr	r3, [pc, #208]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036b0:	2200      	movs	r2, #0
 80036b2:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80036b4:	4b33      	ldr	r3, [pc, #204]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
			return;
 80036ba:	e060      	b.n	800377e <processusCentreOperationVentouse+0x26e>
		}

		if (VENTOUSE_HAUT == 1 && VACCUM_SOLE710 != 1)
 80036bc:	4b30      	ldr	r3, [pc, #192]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036be:	789b      	ldrb	r3, [r3, #2]
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d054      	beq.n	8003772 <processusCentreOperationVentouse+0x262>
 80036c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036ca:	795b      	ldrb	r3, [r3, #5]
 80036cc:	08db      	lsrs	r3, r3, #3
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d14c      	bne.n	8003772 <processusCentreOperationVentouse+0x262>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 80036d8:	4b29      	ldr	r3, [pc, #164]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036da:	2201      	movs	r2, #1
 80036dc:	705a      	strb	r2, [r3, #1]

			switch (centreDeTri.couleurBloc)
 80036de:	4b2e      	ldr	r3, [pc, #184]	@ (8003798 <processusCentreOperationVentouse+0x288>)
 80036e0:	78db      	ldrb	r3, [r3, #3]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d005      	beq.n	80036f2 <processusCentreOperationVentouse+0x1e2>
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	dd2f      	ble.n	800374a <processusCentreOperationVentouse+0x23a>
 80036ea:	3b02      	subs	r3, #2
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d82c      	bhi.n	800374a <processusCentreOperationVentouse+0x23a>
 80036f0:	e015      	b.n	800371e <processusCentreOperationVentouse+0x20e>
			{
			case BLOC_NOIR:
				CLEAR_SELECT_POS_0();
 80036f2:	4b23      	ldr	r3, [pc, #140]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036f4:	799b      	ldrb	r3, [r3, #6]
 80036f6:	f043 0310 	orr.w	r3, r3, #16
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	4b20      	ldr	r3, [pc, #128]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 80036fe:	719a      	strb	r2, [r3, #6]
				SET_SELECT_POS_1();
 8003700:	4b1f      	ldr	r3, [pc, #124]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003702:	799b      	ldrb	r3, [r3, #6]
 8003704:	f023 0320 	bic.w	r3, r3, #32
 8003708:	b2da      	uxtb	r2, r3
 800370a:	4b1d      	ldr	r3, [pc, #116]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800370c:	719a      	strb	r2, [r3, #6]
				CLEAR_SELECT_POS_2();
 800370e:	4b1c      	ldr	r3, [pc, #112]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003710:	799b      	ldrb	r3, [r3, #6]
 8003712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003716:	b2da      	uxtb	r2, r3
 8003718:	4b19      	ldr	r3, [pc, #100]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800371a:	719a      	strb	r2, [r3, #6]
				break;
 800371c:	e015      	b.n	800374a <processusCentreOperationVentouse+0x23a>
			case BLOC_ORANGE:
			case BLOC_METAL:
				CLEAR_SELECT_POS_0();
 800371e:	4b18      	ldr	r3, [pc, #96]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003720:	799b      	ldrb	r3, [r3, #6]
 8003722:	f043 0310 	orr.w	r3, r3, #16
 8003726:	b2da      	uxtb	r2, r3
 8003728:	4b15      	ldr	r3, [pc, #84]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800372a:	719a      	strb	r2, [r3, #6]
				CLEAR_SELECT_POS_1();
 800372c:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800372e:	799b      	ldrb	r3, [r3, #6]
 8003730:	f043 0320 	orr.w	r3, r3, #32
 8003734:	b2da      	uxtb	r2, r3
 8003736:	4b12      	ldr	r3, [pc, #72]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003738:	719a      	strb	r2, [r3, #6]
				SET_SELECT_POS_2();
 800373a:	4b11      	ldr	r3, [pc, #68]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800373c:	799b      	ldrb	r3, [r3, #6]
 800373e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003742:	b2da      	uxtb	r2, r3
 8003744:	4b0e      	ldr	r3, [pc, #56]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003746:	719a      	strb	r2, [r3, #6]
				break;
 8003748:	bf00      	nop
			}
			SET_CONTROLLER_RELEASE();
 800374a:	4b0d      	ldr	r3, [pc, #52]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800374c:	799b      	ldrb	r3, [r3, #6]
 800374e:	f023 0308 	bic.w	r3, r3, #8
 8003752:	b2da      	uxtb	r2, r3
 8003754:	4b0a      	ldr	r3, [pc, #40]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003756:	719a      	strb	r2, [r3, #6]
			CLEAR_START_POS_PROCESS();
 8003758:	4b09      	ldr	r3, [pc, #36]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 800375a:	799b      	ldrb	r3, [r3, #6]
 800375c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003760:	b2da      	uxtb	r2, r3
 8003762:	4b07      	ldr	r3, [pc, #28]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003764:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_ACTIVE;
 8003766:	4b0d      	ldr	r3, [pc, #52]	@ (800379c <processusCentreOperationVentouse+0x28c>)
 8003768:	2201      	movs	r2, #1
 800376a:	701a      	strb	r2, [r3, #0]

			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800376c:	4b06      	ldr	r3, [pc, #24]	@ (8003788 <processusCentreOperationVentouse+0x278>)
 800376e:	4a0c      	ldr	r2, [pc, #48]	@ (80037a0 <processusCentreOperationVentouse+0x290>)
 8003770:	601a      	str	r2, [r3, #0]
						processusCentreOperationDeplacerBloc;
		}
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003772:	4b03      	ldr	r3, [pc, #12]	@ (8003780 <processusCentreOperationVentouse+0x270>)
 8003774:	2200      	movs	r2, #0
 8003776:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003778:	4b02      	ldr	r3, [pc, #8]	@ (8003784 <processusCentreOperationVentouse+0x274>)
 800377a:	2200      	movs	r2, #0
 800377c:	701a      	strb	r2, [r3, #0]
}
 800377e:	bd80      	pop	{r7, pc}
 8003780:	200007c8 	.word	0x200007c8
 8003784:	200007b4 	.word	0x200007b4
 8003788:	20000850 	.word	0x20000850
 800378c:	08003bb5 	.word	0x08003bb5
 8003790:	08002469 	.word	0x08002469
 8003794:	2000084d 	.word	0x2000084d
 8003798:	20000838 	.word	0x20000838
 800379c:	20000834 	.word	0x20000834
 80037a0:	080037a5 	.word	0x080037a5

080037a4 <processusCentreOperationDeplacerBloc>:

void processusCentreOperationDeplacerBloc(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80037a8:	4b48      	ldr	r3, [pc, #288]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	d11d      	bne.n	80037ec <processusCentreOperationDeplacerBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x55) != 0			//0x55= init
 80037b0:	4b46      	ldr	r3, [pc, #280]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037b2:	789b      	ldrb	r3, [r3, #2]
 80037b4:	f023 0355 	bic.w	r3, r3, #85	@ 0x55
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10b      	bne.n	80037d4 <processusCentreOperationDeplacerBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x38) != 0	//0x30 = init, sauf boutons rouge/vert
 80037bc:	4b43      	ldr	r3, [pc, #268]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037be:	78db      	ldrb	r3, [r3, #3]
 80037c0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d105      	bne.n	80037d4 <processusCentreOperationDeplacerBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 80037c8:	4b40      	ldr	r3, [pc, #256]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037ca:	791b      	ldrb	r3, [r3, #4]
 80037cc:	f003 0302 	and.w	r3, r3, #2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10b      	bne.n	80037ec <processusCentreOperationDeplacerBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 80037d4:	4b3d      	ldr	r3, [pc, #244]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 80037da:	4b3d      	ldr	r3, [pc, #244]	@ (80038d0 <processusCentreOperationDeplacerBloc+0x12c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 80037e0:	f7fe fc1e 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80037e4:	4b3b      	ldr	r3, [pc, #236]	@ (80038d4 <processusCentreOperationDeplacerBloc+0x130>)
 80037e6:	4a3c      	ldr	r2, [pc, #240]	@ (80038d8 <processusCentreOperationDeplacerBloc+0x134>)
 80037e8:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 80037ea:	e06d      	b.n	80038c8 <processusCentreOperationDeplacerBloc+0x124>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 80037ec:	f7fe fcbe 	bl	800216c <processusCentreReceptionErreur>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d109      	bne.n	800380a <processusCentreOperationDeplacerBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 80037f6:	4b35      	ldr	r3, [pc, #212]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 80037fc:	4b34      	ldr	r3, [pc, #208]	@ (80038d0 <processusCentreOperationDeplacerBloc+0x12c>)
 80037fe:	2200      	movs	r2, #0
 8003800:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003802:	4b34      	ldr	r3, [pc, #208]	@ (80038d4 <processusCentreOperationDeplacerBloc+0x130>)
 8003804:	4a34      	ldr	r2, [pc, #208]	@ (80038d8 <processusCentreOperationDeplacerBloc+0x134>)
 8003806:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003808:	e05e      	b.n	80038c8 <processusCentreOperationDeplacerBloc+0x124>
	}

	if (processusCentreReceptionArret() == 1)
 800380a:	f7fe fc71 	bl	80020f0 <processusCentreReceptionArret>
 800380e:	4603      	mov	r3, r0
 8003810:	2b01      	cmp	r3, #1
 8003812:	d109      	bne.n	8003828 <processusCentreOperationDeplacerBloc+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003814:	4b2d      	ldr	r3, [pc, #180]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003816:	2200      	movs	r2, #0
 8003818:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 800381a:	4b2d      	ldr	r3, [pc, #180]	@ (80038d0 <processusCentreOperationDeplacerBloc+0x12c>)
 800381c:	2200      	movs	r2, #0
 800381e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003820:	4b2c      	ldr	r3, [pc, #176]	@ (80038d4 <processusCentreOperationDeplacerBloc+0x130>)
 8003822:	4a2e      	ldr	r2, [pc, #184]	@ (80038dc <processusCentreOperationDeplacerBloc+0x138>)
 8003824:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003826:	e04f      	b.n	80038c8 <processusCentreOperationDeplacerBloc+0x124>
	}

	if (requetePosition == REQUETE_ACTIVE)
 8003828:	4b2d      	ldr	r3, [pc, #180]	@ (80038e0 <processusCentreOperationDeplacerBloc+0x13c>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d12d      	bne.n	800388c <processusCentreOperationDeplacerBloc+0xe8>
	{
		compteurPont++;
 8003830:	4b2c      	ldr	r3, [pc, #176]	@ (80038e4 <processusCentreOperationDeplacerBloc+0x140>)
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	3301      	adds	r3, #1
 8003836:	b2da      	uxtb	r2, r3
 8003838:	4b2a      	ldr	r3, [pc, #168]	@ (80038e4 <processusCentreOperationDeplacerBloc+0x140>)
 800383a:	701a      	strb	r2, [r3, #0]

		if (compteurPont == 1)
 800383c:	4b29      	ldr	r3, [pc, #164]	@ (80038e4 <processusCentreOperationDeplacerBloc+0x140>)
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d109      	bne.n	8003858 <processusCentreOperationDeplacerBloc+0xb4>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003844:	4b21      	ldr	r3, [pc, #132]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003846:	2201      	movs	r2, #1
 8003848:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 800384a:	4b20      	ldr	r3, [pc, #128]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 800384c:	799b      	ldrb	r3, [r3, #6]
 800384e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003852:	b2da      	uxtb	r2, r3
 8003854:	4b1d      	ldr	r3, [pc, #116]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003856:	719a      	strb	r2, [r3, #6]
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurPont >= 150 && DEF_MOTION_COMPLETE != 0)
 8003858:	4b22      	ldr	r3, [pc, #136]	@ (80038e4 <processusCentreOperationDeplacerBloc+0x140>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	2b95      	cmp	r3, #149	@ 0x95
 800385e:	d915      	bls.n	800388c <processusCentreOperationDeplacerBloc+0xe8>
 8003860:	4b1a      	ldr	r3, [pc, #104]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003862:	791b      	ldrb	r3, [r3, #4]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00f      	beq.n	800388c <processusCentreOperationDeplacerBloc+0xe8>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 800386c:	4b17      	ldr	r3, [pc, #92]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 800386e:	2201      	movs	r2, #1
 8003870:	705a      	strb	r2, [r3, #1]
			CLEAR_START_POS_PROCESS(); // end pulse
 8003872:	4b16      	ldr	r3, [pc, #88]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003874:	799b      	ldrb	r3, [r3, #6]
 8003876:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800387a:	b2da      	uxtb	r2, r3
 800387c:	4b13      	ldr	r3, [pc, #76]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 800387e:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8003880:	4b17      	ldr	r3, [pc, #92]	@ (80038e0 <processusCentreOperationDeplacerBloc+0x13c>)
 8003882:	2200      	movs	r2, #0
 8003884:	701a      	strb	r2, [r3, #0]
			compteurPont = 0;
 8003886:	4b17      	ldr	r3, [pc, #92]	@ (80038e4 <processusCentreOperationDeplacerBloc+0x140>)
 8003888:	2200      	movs	r2, #0
 800388a:	701a      	strb	r2, [r3, #0]
		}
	}

	if (requetePosition == REQUETE_TRAITEE)
 800388c:	4b14      	ldr	r3, [pc, #80]	@ (80038e0 <processusCentreOperationDeplacerBloc+0x13c>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d113      	bne.n	80038bc <processusCentreOperationDeplacerBloc+0x118>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 8003894:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 8003896:	2201      	movs	r2, #1
 8003898:	705a      	strb	r2, [r3, #1]
		SET_VENTOUSE_BAS_SOLE704();
 800389a:	4b0c      	ldr	r3, [pc, #48]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 800389c:	795b      	ldrb	r3, [r3, #5]
 800389e:	f023 0302 	bic.w	r3, r3, #2
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80038a6:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_HAUT_SOLE707();
 80038a8:	4b08      	ldr	r3, [pc, #32]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80038aa:	795b      	ldrb	r3, [r3, #5]
 80038ac:	f043 0304 	orr.w	r3, r3, #4
 80038b0:	b2da      	uxtb	r2, r3
 80038b2:	4b06      	ldr	r3, [pc, #24]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80038b4:	715a      	strb	r2, [r3, #5]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80038b6:	4b07      	ldr	r3, [pc, #28]	@ (80038d4 <processusCentreOperationDeplacerBloc+0x130>)
 80038b8:	4a0b      	ldr	r2, [pc, #44]	@ (80038e8 <processusCentreOperationDeplacerBloc+0x144>)
 80038ba:	601a      	str	r2, [r3, #0]
				processusCentreOperationLacherBloc;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 80038bc:	4b03      	ldr	r3, [pc, #12]	@ (80038cc <processusCentreOperationDeplacerBloc+0x128>)
 80038be:	2200      	movs	r2, #0
 80038c0:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80038c2:	4b03      	ldr	r3, [pc, #12]	@ (80038d0 <processusCentreOperationDeplacerBloc+0x12c>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
}
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	200007c8 	.word	0x200007c8
 80038d0:	200007b4 	.word	0x200007b4
 80038d4:	20000850 	.word	0x20000850
 80038d8:	08003bb5 	.word	0x08003bb5
 80038dc:	08002469 	.word	0x08002469
 80038e0:	20000834 	.word	0x20000834
 80038e4:	2000084e 	.word	0x2000084e
 80038e8:	080038ed 	.word	0x080038ed

080038ec <processusCentreOperationLacherBloc>:

void processusCentreOperationLacherBloc(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 80038f0:	4b3e      	ldr	r3, [pc, #248]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d11d      	bne.n	8003934 <processusCentreOperationLacherBloc+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x57) != 0			//0x55= init
 80038f8:	4b3c      	ldr	r3, [pc, #240]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80038fa:	789b      	ldrb	r3, [r3, #2]
 80038fc:	f023 0357 	bic.w	r3, r3, #87	@ 0x57
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <processusCentreOperationLacherBloc+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 8003904:	4b39      	ldr	r3, [pc, #228]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 8003906:	78db      	ldrb	r3, [r3, #3]
 8003908:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800390c:	2b00      	cmp	r3, #0
 800390e:	d105      	bne.n	800391c <processusCentreOperationLacherBloc+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003910:	4b36      	ldr	r3, [pc, #216]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 8003912:	791b      	ldrb	r3, [r3, #4]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <processusCentreOperationLacherBloc+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 800391c:	4b33      	ldr	r3, [pc, #204]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003922:	4b33      	ldr	r3, [pc, #204]	@ (80039f0 <processusCentreOperationLacherBloc+0x104>)
 8003924:	2200      	movs	r2, #0
 8003926:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003928:	f7fe fb7a 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800392c:	4b31      	ldr	r3, [pc, #196]	@ (80039f4 <processusCentreOperationLacherBloc+0x108>)
 800392e:	4a32      	ldr	r2, [pc, #200]	@ (80039f8 <processusCentreOperationLacherBloc+0x10c>)
 8003930:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003932:	e059      	b.n	80039e8 <processusCentreOperationLacherBloc+0xfc>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003934:	f7fe fc1a 	bl	800216c <processusCentreReceptionErreur>
 8003938:	4603      	mov	r3, r0
 800393a:	2b01      	cmp	r3, #1
 800393c:	d109      	bne.n	8003952 <processusCentreOperationLacherBloc+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800393e:	4b2b      	ldr	r3, [pc, #172]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 8003940:	2200      	movs	r2, #0
 8003942:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003944:	4b2a      	ldr	r3, [pc, #168]	@ (80039f0 <processusCentreOperationLacherBloc+0x104>)
 8003946:	2200      	movs	r2, #0
 8003948:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 800394a:	4b2a      	ldr	r3, [pc, #168]	@ (80039f4 <processusCentreOperationLacherBloc+0x108>)
 800394c:	4a2a      	ldr	r2, [pc, #168]	@ (80039f8 <processusCentreOperationLacherBloc+0x10c>)
 800394e:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003950:	e04a      	b.n	80039e8 <processusCentreOperationLacherBloc+0xfc>
	}

	if (processusCentreReceptionArret() == 1)
 8003952:	f7fe fbcd 	bl	80020f0 <processusCentreReceptionArret>
 8003956:	4603      	mov	r3, r0
 8003958:	2b01      	cmp	r3, #1
 800395a:	d109      	bne.n	8003970 <processusCentreOperationLacherBloc+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 800395c:	4b23      	ldr	r3, [pc, #140]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 800395e:	2200      	movs	r2, #0
 8003960:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003962:	4b23      	ldr	r3, [pc, #140]	@ (80039f0 <processusCentreOperationLacherBloc+0x104>)
 8003964:	2200      	movs	r2, #0
 8003966:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003968:	4b22      	ldr	r3, [pc, #136]	@ (80039f4 <processusCentreOperationLacherBloc+0x108>)
 800396a:	4a24      	ldr	r2, [pc, #144]	@ (80039fc <processusCentreOperationLacherBloc+0x110>)
 800396c:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 800396e:	e03b      	b.n	80039e8 <processusCentreOperationLacherBloc+0xfc>
	}

	if (VENTOUSE_BAS == 1 && VENTOUSE_HAUT != 1 && VACCUM_SOLE710 != 1
 8003970:	4b1e      	ldr	r3, [pc, #120]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 8003972:	789b      	ldrb	r3, [r3, #2]
 8003974:	085b      	lsrs	r3, r3, #1
 8003976:	b2db      	uxtb	r3, r3
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d02d      	beq.n	80039dc <processusCentreOperationLacherBloc+0xf0>
 8003980:	4b1a      	ldr	r3, [pc, #104]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 8003982:	789b      	ldrb	r3, [r3, #2]
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d127      	bne.n	80039dc <processusCentreOperationLacherBloc+0xf0>
 800398c:	4b17      	ldr	r3, [pc, #92]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 800398e:	795b      	ldrb	r3, [r3, #5]
 8003990:	08db      	lsrs	r3, r3, #3
 8003992:	b2db      	uxtb	r3, r3
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	2b00      	cmp	r3, #0
 800399a:	d11f      	bne.n	80039dc <processusCentreOperationLacherBloc+0xf0>
			&& processusCentreReceptionPosition() == 1)
 800399c:	f7fe fc24 	bl	80021e8 <processusCentreReceptionPosition>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d11a      	bne.n	80039dc <processusCentreOperationLacherBloc+0xf0>
	{
		interfacePCF8574.requete = REQUETE_ACTIVE;
 80039a6:	4b11      	ldr	r3, [pc, #68]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039a8:	2201      	movs	r2, #1
 80039aa:	705a      	strb	r2, [r3, #1]
		CLEAR_VACCUM_SOLE710();
 80039ac:	4b0f      	ldr	r3, [pc, #60]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039ae:	795b      	ldrb	r3, [r3, #5]
 80039b0:	f043 0308 	orr.w	r3, r3, #8
 80039b4:	b2da      	uxtb	r2, r3
 80039b6:	4b0d      	ldr	r3, [pc, #52]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039b8:	715a      	strb	r2, [r3, #5]
		CLEAR_VENTOUSE_BAS_SOLE704();
 80039ba:	4b0c      	ldr	r3, [pc, #48]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039bc:	795b      	ldrb	r3, [r3, #5]
 80039be:	f043 0302 	orr.w	r3, r3, #2
 80039c2:	b2da      	uxtb	r2, r3
 80039c4:	4b09      	ldr	r3, [pc, #36]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039c6:	715a      	strb	r2, [r3, #5]
		SET_VENTOUSE_HAUT_SOLE707();
 80039c8:	4b08      	ldr	r3, [pc, #32]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039ca:	795b      	ldrb	r3, [r3, #5]
 80039cc:	f023 0304 	bic.w	r3, r3, #4
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	4b06      	ldr	r3, [pc, #24]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039d4:	715a      	strb	r2, [r3, #5]

		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 80039d6:	4b07      	ldr	r3, [pc, #28]	@ (80039f4 <processusCentreOperationLacherBloc+0x108>)
 80039d8:	4a09      	ldr	r2, [pc, #36]	@ (8003a00 <processusCentreOperationLacherBloc+0x114>)
 80039da:	601a      	str	r2, [r3, #0]
				processusCentreOperationRetour;
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 80039dc:	4b03      	ldr	r3, [pc, #12]	@ (80039ec <processusCentreOperationLacherBloc+0x100>)
 80039de:	2200      	movs	r2, #0
 80039e0:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 80039e2:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <processusCentreOperationLacherBloc+0x104>)
 80039e4:	2200      	movs	r2, #0
 80039e6:	701a      	strb	r2, [r3, #0]
}
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	200007c8 	.word	0x200007c8
 80039f0:	200007b4 	.word	0x200007b4
 80039f4:	20000850 	.word	0x20000850
 80039f8:	08003bb5 	.word	0x08003bb5
 80039fc:	08002469 	.word	0x08002469
 8003a00:	08003a05 	.word	0x08003a05

08003a04 <processusCentreOperationRetour>:

void processusCentreOperationRetour(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
	static uint8_t compteurPont = 0;

	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
 8003a08:	4b61      	ldr	r3, [pc, #388]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d11d      	bne.n	8003a4c <processusCentreOperationRetour+0x48>
	{
		if ((interfacePCF8574.entreesCarte1 & ~0x57) != 0			//0x55= init
 8003a10:	4b5f      	ldr	r3, [pc, #380]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a12:	789b      	ldrb	r3, [r3, #2]
 8003a14:	f023 0357 	bic.w	r3, r3, #87	@ 0x57
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10b      	bne.n	8003a34 <processusCentreOperationRetour+0x30>
				|| (interfacePCF8574.entreesCarte2 & ~0x30) != 0	//0x30 = init, sauf boutons rouge/vert
 8003a1c:	4b5c      	ldr	r3, [pc, #368]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a1e:	78db      	ldrb	r3, [r3, #3]
 8003a20:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d105      	bne.n	8003a34 <processusCentreOperationRetour+0x30>
				|| (interfacePCF8574.entreesCarte3 & 0x02) == 0) 	//0x02 = init, bit 2 = 0 = error
 8003a28:	4b59      	ldr	r3, [pc, #356]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a2a:	791b      	ldrb	r3, [r3, #4]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d10b      	bne.n	8003a4c <processusCentreOperationRetour+0x48>
		{
			interfacePCF8574.information = INFORMATION_TRAITEE;
 8003a34:	4b56      	ldr	r3, [pc, #344]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a36:	2200      	movs	r2, #0
 8003a38:	701a      	strb	r2, [r3, #0]
			interfaceADC.information = INFORMATION_TRAITEE;
 8003a3a:	4b56      	ldr	r3, [pc, #344]	@ (8003b94 <processusCentreOperationRetour+0x190>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	701a      	strb	r2, [r3, #0]
			processusCentreTransmettreErreur();
 8003a40:	f7fe faee 	bl	8002020 <processusCentreTransmettreErreur>
			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a44:	4b54      	ldr	r3, [pc, #336]	@ (8003b98 <processusCentreOperationRetour+0x194>)
 8003a46:	4a55      	ldr	r2, [pc, #340]	@ (8003b9c <processusCentreOperationRetour+0x198>)
 8003a48:	601a      	str	r2, [r3, #0]
					processusCentreModeErreur;
			return;
 8003a4a:	e0a0      	b.n	8003b8e <processusCentreOperationRetour+0x18a>
		}
	}

	if (processusCentreReceptionErreur() == 1)
 8003a4c:	f7fe fb8e 	bl	800216c <processusCentreReceptionErreur>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d109      	bne.n	8003a6a <processusCentreOperationRetour+0x66>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003a56:	4b4e      	ldr	r3, [pc, #312]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003a5c:	4b4d      	ldr	r3, [pc, #308]	@ (8003b94 <processusCentreOperationRetour+0x190>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a62:	4b4d      	ldr	r3, [pc, #308]	@ (8003b98 <processusCentreOperationRetour+0x194>)
 8003a64:	4a4d      	ldr	r2, [pc, #308]	@ (8003b9c <processusCentreOperationRetour+0x198>)
 8003a66:	601a      	str	r2, [r3, #0]
				processusCentreModeErreur;
		return;
 8003a68:	e091      	b.n	8003b8e <processusCentreOperationRetour+0x18a>
	}

	if (processusCentreReceptionArret() == 1)
 8003a6a:	f7fe fb41 	bl	80020f0 <processusCentreReceptionArret>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d109      	bne.n	8003a88 <processusCentreOperationRetour+0x84>
	{
		interfacePCF8574.information = INFORMATION_TRAITEE;
 8003a74:	4b46      	ldr	r3, [pc, #280]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	701a      	strb	r2, [r3, #0]
		interfaceADC.information = INFORMATION_TRAITEE;
 8003a7a:	4b46      	ldr	r3, [pc, #280]	@ (8003b94 <processusCentreOperationRetour+0x190>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	701a      	strb	r2, [r3, #0]
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003a80:	4b45      	ldr	r3, [pc, #276]	@ (8003b98 <processusCentreOperationRetour+0x194>)
 8003a82:	4a47      	ldr	r2, [pc, #284]	@ (8003ba0 <processusCentreOperationRetour+0x19c>)
 8003a84:	601a      	str	r2, [r3, #0]
				processusCentreModeArret;
		return;
 8003a86:	e082      	b.n	8003b8e <processusCentreOperationRetour+0x18a>
	}

	if (requetePosition == REQUETE_ACTIVE)
 8003a88:	4b46      	ldr	r3, [pc, #280]	@ (8003ba4 <processusCentreOperationRetour+0x1a0>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d140      	bne.n	8003b12 <processusCentreOperationRetour+0x10e>
	{
		compteurPont++;
 8003a90:	4b45      	ldr	r3, [pc, #276]	@ (8003ba8 <processusCentreOperationRetour+0x1a4>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	3301      	adds	r3, #1
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	4b43      	ldr	r3, [pc, #268]	@ (8003ba8 <processusCentreOperationRetour+0x1a4>)
 8003a9a:	701a      	strb	r2, [r3, #0]

		if (compteurPont == 1)
 8003a9c:	4b42      	ldr	r3, [pc, #264]	@ (8003ba8 <processusCentreOperationRetour+0x1a4>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d109      	bne.n	8003ab8 <processusCentreOperationRetour+0xb4>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003aa4:	4b3a      	ldr	r3, [pc, #232]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	705a      	strb	r2, [r3, #1]
			SET_START_POS_PROCESS();   // start of pulse
 8003aaa:	4b39      	ldr	r3, [pc, #228]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003aac:	799b      	ldrb	r3, [r3, #6]
 8003aae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ab2:	b2da      	uxtb	r2, r3
 8003ab4:	4b36      	ldr	r3, [pc, #216]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ab6:	719a      	strb	r2, [r3, #6]
		}

		// ensure at least N cycles before checking DEF_MOTION_COMPLETE
		if (compteurPont >= 150 && DEF_MOTION_COMPLETE != 0)
 8003ab8:	4b3b      	ldr	r3, [pc, #236]	@ (8003ba8 <processusCentreOperationRetour+0x1a4>)
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	2b95      	cmp	r3, #149	@ 0x95
 8003abe:	d928      	bls.n	8003b12 <processusCentreOperationRetour+0x10e>
 8003ac0:	4b33      	ldr	r3, [pc, #204]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ac2:	791b      	ldrb	r3, [r3, #4]
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d022      	beq.n	8003b12 <processusCentreOperationRetour+0x10e>
		{
			interfacePCF8574.requete = REQUETE_ACTIVE;
 8003acc:	4b30      	ldr	r3, [pc, #192]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ace:	2201      	movs	r2, #1
 8003ad0:	705a      	strb	r2, [r3, #1]
			CLEAR_LUMIERE_VERTE();
 8003ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ad4:	795b      	ldrb	r3, [r3, #5]
 8003ad6:	f043 0301 	orr.w	r3, r3, #1
 8003ada:	b2da      	uxtb	r2, r3
 8003adc:	4b2c      	ldr	r3, [pc, #176]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ade:	715a      	strb	r2, [r3, #5]
			CLEAR_START_POS_PROCESS(); // end pulse
 8003ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003ae2:	799b      	ldrb	r3, [r3, #6]
 8003ae4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003ae8:	b2da      	uxtb	r2, r3
 8003aea:	4b29      	ldr	r3, [pc, #164]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003aec:	719a      	strb	r2, [r3, #6]
			requetePosition = REQUETE_TRAITEE;
 8003aee:	4b2d      	ldr	r3, [pc, #180]	@ (8003ba4 <processusCentreOperationRetour+0x1a0>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	701a      	strb	r2, [r3, #0]
			compteurPont = 0;
 8003af4:	4b2c      	ldr	r3, [pc, #176]	@ (8003ba8 <processusCentreOperationRetour+0x1a4>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	701a      	strb	r2, [r3, #0]

			//RESET COULEUR BLOC
			centreDeTri.couleurBloc = 0;
 8003afa:	4b2c      	ldr	r3, [pc, #176]	@ (8003bac <processusCentreOperationRetour+0x1a8>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	70da      	strb	r2, [r3, #3]
			//Mode ATTENTE pour transmettre etat terminer
			centreDeTri.mode = ATTENTE;
 8003b00:	4b2a      	ldr	r3, [pc, #168]	@ (8003bac <processusCentreOperationRetour+0x1a8>)
 8003b02:	2201      	movs	r2, #1
 8003b04:	701a      	strb	r2, [r3, #0]

			processusCentreTransmettreEtat();
 8003b06:	f7fe fa3d 	bl	8001f84 <processusCentreTransmettreEtat>

			serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003b0a:	4b23      	ldr	r3, [pc, #140]	@ (8003b98 <processusCentreOperationRetour+0x194>)
 8003b0c:	4a28      	ldr	r2, [pc, #160]	@ (8003bb0 <processusCentreOperationRetour+0x1ac>)
 8003b0e:	601a      	str	r2, [r3, #0]
					processusCentreModeAttente;
			return;
 8003b10:	e03d      	b.n	8003b8e <processusCentreOperationRetour+0x18a>
		}
	}

	if (VENTOUSE_HAUT == 1 && VENTOUSE_BAS != 1 && requetePosition != REQUETE_ACTIVE)
 8003b12:	4b1f      	ldr	r3, [pc, #124]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b14:	789b      	ldrb	r3, [r3, #2]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d031      	beq.n	8003b82 <processusCentreOperationRetour+0x17e>
 8003b1e:	4b1c      	ldr	r3, [pc, #112]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b20:	789b      	ldrb	r3, [r3, #2]
 8003b22:	085b      	lsrs	r3, r3, #1
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	f003 0301 	and.w	r3, r3, #1
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d129      	bne.n	8003b82 <processusCentreOperationRetour+0x17e>
 8003b2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ba4 <processusCentreOperationRetour+0x1a0>)
 8003b30:	781b      	ldrb	r3, [r3, #0]
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d025      	beq.n	8003b82 <processusCentreOperationRetour+0x17e>
	{
		SET_CONTROLLER_RELEASE();
 8003b36:	4b16      	ldr	r3, [pc, #88]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b38:	799b      	ldrb	r3, [r3, #6]
 8003b3a:	f023 0308 	bic.w	r3, r3, #8
 8003b3e:	b2da      	uxtb	r2, r3
 8003b40:	4b13      	ldr	r3, [pc, #76]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b42:	719a      	strb	r2, [r3, #6]
		SET_SELECT_POS_0();
 8003b44:	4b12      	ldr	r3, [pc, #72]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b46:	799b      	ldrb	r3, [r3, #6]
 8003b48:	f023 0310 	bic.w	r3, r3, #16
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	4b10      	ldr	r3, [pc, #64]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b50:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_1();
 8003b52:	4b0f      	ldr	r3, [pc, #60]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b54:	799b      	ldrb	r3, [r3, #6]
 8003b56:	f043 0320 	orr.w	r3, r3, #32
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b5e:	719a      	strb	r2, [r3, #6]
		CLEAR_SELECT_POS_2();
 8003b60:	4b0b      	ldr	r3, [pc, #44]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b62:	799b      	ldrb	r3, [r3, #6]
 8003b64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b6c:	719a      	strb	r2, [r3, #6]
		CLEAR_START_POS_PROCESS();
 8003b6e:	4b08      	ldr	r3, [pc, #32]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b70:	799b      	ldrb	r3, [r3, #6]
 8003b72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003b76:	b2da      	uxtb	r2, r3
 8003b78:	4b05      	ldr	r3, [pc, #20]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b7a:	719a      	strb	r2, [r3, #6]
		requetePosition = REQUETE_ACTIVE;
 8003b7c:	4b09      	ldr	r3, [pc, #36]	@ (8003ba4 <processusCentreOperationRetour+0x1a0>)
 8003b7e:	2201      	movs	r2, #1
 8003b80:	701a      	strb	r2, [r3, #0]
	}

	interfacePCF8574.information = INFORMATION_TRAITEE;	//si changement mais aucune condition -> lecture encore
 8003b82:	4b03      	ldr	r3, [pc, #12]	@ (8003b90 <processusCentreOperationRetour+0x18c>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	701a      	strb	r2, [r3, #0]
	interfaceADC.information = INFORMATION_TRAITEE;
 8003b88:	4b02      	ldr	r3, [pc, #8]	@ (8003b94 <processusCentreOperationRetour+0x190>)
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	701a      	strb	r2, [r3, #0]
}
 8003b8e:	bd80      	pop	{r7, pc}
 8003b90:	200007c8 	.word	0x200007c8
 8003b94:	200007b4 	.word	0x200007b4
 8003b98:	20000850 	.word	0x20000850
 8003b9c:	08003bb5 	.word	0x08003bb5
 8003ba0:	08002469 	.word	0x08002469
 8003ba4:	20000834 	.word	0x20000834
 8003ba8:	2000084f 	.word	0x2000084f
 8003bac:	20000838 	.word	0x20000838
 8003bb0:	08002265 	.word	0x08002265

08003bb4 <processusCentreModeErreur>:

void processusCentreModeErreur(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
	if (serviceCan637.requete == REQUETE_TRAITEE)
 8003bb8:	4b05      	ldr	r3, [pc, #20]	@ (8003bd0 <processusCentreModeErreur+0x1c>)
 8003bba:	7a9b      	ldrb	r3, [r3, #10]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d102      	bne.n	8003bc6 <processusCentreModeErreur+0x12>
	{
//		piloteTimer14_arreteLesInterruptions();
		serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003bc0:	4b04      	ldr	r3, [pc, #16]	@ (8003bd4 <processusCentreModeErreur+0x20>)
 8003bc2:	4a05      	ldr	r2, [pc, #20]	@ (8003bd8 <processusCentreModeErreur+0x24>)
 8003bc4:	601a      	str	r2, [r3, #0]
				doNothing;
	}
}
 8003bc6:	bf00      	nop
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr
 8003bd0:	20000874 	.word	0x20000874
 8003bd4:	20000850 	.word	0x20000850
 8003bd8:	08000f79 	.word	0x08000f79

08003bdc <processusCentreDeTri_Init>:


void processusCentreDeTri_Init(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
	//initialiser sorties
	CLEAR_LUMIERE_VERTE();
 8003be0:	4b3f      	ldr	r3, [pc, #252]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003be2:	795b      	ldrb	r3, [r3, #5]
 8003be4:	f043 0301 	orr.w	r3, r3, #1
 8003be8:	b2da      	uxtb	r2, r3
 8003bea:	4b3d      	ldr	r3, [pc, #244]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003bec:	715a      	strb	r2, [r3, #5]
	CLEAR_VENTOUSE_BAS_SOLE704();
 8003bee:	4b3c      	ldr	r3, [pc, #240]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003bf0:	795b      	ldrb	r3, [r3, #5]
 8003bf2:	f043 0302 	orr.w	r3, r3, #2
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	4b39      	ldr	r3, [pc, #228]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003bfa:	715a      	strb	r2, [r3, #5]
	SET_VENTOUSE_HAUT_SOLE707();
 8003bfc:	4b38      	ldr	r3, [pc, #224]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003bfe:	795b      	ldrb	r3, [r3, #5]
 8003c00:	f023 0304 	bic.w	r3, r3, #4
 8003c04:	b2da      	uxtb	r2, r3
 8003c06:	4b36      	ldr	r3, [pc, #216]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c08:	715a      	strb	r2, [r3, #5]
	CLEAR_VACCUM_SOLE710();
 8003c0a:	4b35      	ldr	r3, [pc, #212]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c0c:	795b      	ldrb	r3, [r3, #5]
 8003c0e:	f043 0308 	orr.w	r3, r3, #8
 8003c12:	b2da      	uxtb	r2, r3
 8003c14:	4b32      	ldr	r3, [pc, #200]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c16:	715a      	strb	r2, [r3, #5]
	SET_ELEV_BAS_SOLE713();
 8003c18:	4b31      	ldr	r3, [pc, #196]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c1a:	795b      	ldrb	r3, [r3, #5]
 8003c1c:	f023 0310 	bic.w	r3, r3, #16
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	4b2f      	ldr	r3, [pc, #188]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c24:	715a      	strb	r2, [r3, #5]
	CLEAR_ELEV_HAUT_SOLE716();
 8003c26:	4b2e      	ldr	r3, [pc, #184]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c28:	795b      	ldrb	r3, [r3, #5]
 8003c2a:	f043 0320 	orr.w	r3, r3, #32
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	4b2b      	ldr	r3, [pc, #172]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c32:	715a      	strb	r2, [r3, #5]
	CLEAR_EJECT_POS_ENTREE_SOLE719();
 8003c34:	4b2a      	ldr	r3, [pc, #168]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c36:	795b      	ldrb	r3, [r3, #5]
 8003c38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	4b28      	ldr	r3, [pc, #160]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c40:	715a      	strb	r2, [r3, #5]
	SET_EJECT_POS_SORTIE_SOLE722();
 8003c42:	4b27      	ldr	r3, [pc, #156]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c44:	795b      	ldrb	r3, [r3, #5]
 8003c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	4b24      	ldr	r3, [pc, #144]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c4e:	715a      	strb	r2, [r3, #5]
	CLEAR_POUSSOIR_POS_SORTIE_SOLE725();
 8003c50:	4b23      	ldr	r3, [pc, #140]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c52:	799b      	ldrb	r3, [r3, #6]
 8003c54:	f043 0301 	orr.w	r3, r3, #1
 8003c58:	b2da      	uxtb	r2, r3
 8003c5a:	4b21      	ldr	r3, [pc, #132]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c5c:	719a      	strb	r2, [r3, #6]
	CLEAR_RELAIS_MOTEUR_CONVOYEUR();
 8003c5e:	4b20      	ldr	r3, [pc, #128]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c60:	799b      	ldrb	r3, [r3, #6]
 8003c62:	f043 0302 	orr.w	r3, r3, #2
 8003c66:	b2da      	uxtb	r2, r3
 8003c68:	4b1d      	ldr	r3, [pc, #116]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c6a:	719a      	strb	r2, [r3, #6]

	SET_CONTROLLER_RELEASE();
 8003c6c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c6e:	799b      	ldrb	r3, [r3, #6]
 8003c70:	f023 0308 	bic.w	r3, r3, #8
 8003c74:	b2da      	uxtb	r2, r3
 8003c76:	4b1a      	ldr	r3, [pc, #104]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c78:	719a      	strb	r2, [r3, #6]
	SET_SELECT_POS_0();
 8003c7a:	4b19      	ldr	r3, [pc, #100]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c7c:	799b      	ldrb	r3, [r3, #6]
 8003c7e:	f023 0310 	bic.w	r3, r3, #16
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	4b16      	ldr	r3, [pc, #88]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c86:	719a      	strb	r2, [r3, #6]
	CLEAR_SELECT_POS_1();
 8003c88:	4b15      	ldr	r3, [pc, #84]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c8a:	799b      	ldrb	r3, [r3, #6]
 8003c8c:	f043 0320 	orr.w	r3, r3, #32
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	4b13      	ldr	r3, [pc, #76]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c94:	719a      	strb	r2, [r3, #6]
	CLEAR_SELECT_POS_2();
 8003c96:	4b12      	ldr	r3, [pc, #72]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003c98:	799b      	ldrb	r3, [r3, #6]
 8003c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003ca2:	719a      	strb	r2, [r3, #6]
	CLEAR_START_POS_PROCESS();
 8003ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003ca6:	799b      	ldrb	r3, [r3, #6]
 8003ca8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003cac:	b2da      	uxtb	r2, r3
 8003cae:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce0 <processusCentreDeTri_Init+0x104>)
 8003cb0:	719a      	strb	r2, [r3, #6]
	requetePosition = REQUETE_ACTIVE;
 8003cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ce4 <processusCentreDeTri_Init+0x108>)
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	701a      	strb	r2, [r3, #0]

	centreDeTri.couleurBloc = 0;
 8003cb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce8 <processusCentreDeTri_Init+0x10c>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	70da      	strb	r2, [r3, #3]
	centreDeTri.information = INFORMATION_TRAITEE;
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce8 <processusCentreDeTri_Init+0x10c>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	709a      	strb	r2, [r3, #2]
	centreDeTri.mode = ATTENTE;
 8003cc4:	4b08      	ldr	r3, [pc, #32]	@ (8003ce8 <processusCentreDeTri_Init+0x10c>)
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	701a      	strb	r2, [r3, #0]
	centreDeTri.requete = REQUETE_TRAITEE;
 8003cca:	4b07      	ldr	r3, [pc, #28]	@ (8003ce8 <processusCentreDeTri_Init+0x10c>)
 8003ccc:	2200      	movs	r2, #0
 8003cce:	705a      	strb	r2, [r3, #1]

	serviceBaseDeTemps_execute[PROCESSUS_CENTRE_TRI_PHASE] =
 8003cd0:	4b06      	ldr	r3, [pc, #24]	@ (8003cec <processusCentreDeTri_Init+0x110>)
 8003cd2:	4a07      	ldr	r2, [pc, #28]	@ (8003cf0 <processusCentreDeTri_Init+0x114>)
 8003cd4:	601a      	str	r2, [r3, #0]
				processusCentreModeAttente;
}
 8003cd6:	bf00      	nop
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	200007c8 	.word	0x200007c8
 8003ce4:	20000834 	.word	0x20000834
 8003ce8:	20000838 	.word	0x20000838
 8003cec:	20000850 	.word	0x20000850
 8003cf0:	08002265 	.word	0x08002265

08003cf4 <processusEntreeAnalogique_Lire>:
#include "processusEntreeAnalogique.h"

void processusEntreeAnalogique_Lire(void);

void processusEntreeAnalogique_Lire(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
	uint8_t valeurAnalogique = interfaceADC.valeurADC;
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8003d28 <processusEntreeAnalogique_Lire+0x34>)
 8003cfc:	885b      	ldrh	r3, [r3, #2]
 8003cfe:	71fb      	strb	r3, [r7, #7]

	if (interfaceADC.information != INFORMATION_DISPONIBLE)
 8003d00:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <processusEntreeAnalogique_Lire+0x34>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d001      	beq.n	8003d0c <processusEntreeAnalogique_Lire+0x18>
	{
		lectureADC();
 8003d08:	f7fd fd4e 	bl	80017a8 <lectureADC>
	}

	if (valeurAnalogique != interfaceADC.valeurADC)
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	4b05      	ldr	r3, [pc, #20]	@ (8003d28 <processusEntreeAnalogique_Lire+0x34>)
 8003d12:	885b      	ldrh	r3, [r3, #2]
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d002      	beq.n	8003d1e <processusEntreeAnalogique_Lire+0x2a>
	{
		interfaceADC.information = INFORMATION_DISPONIBLE;
 8003d18:	4b03      	ldr	r3, [pc, #12]	@ (8003d28 <processusEntreeAnalogique_Lire+0x34>)
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	701a      	strb	r2, [r3, #0]
	}
}
 8003d1e:	bf00      	nop
 8003d20:	3708      	adds	r7, #8
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bd80      	pop	{r7, pc}
 8003d26:	bf00      	nop
 8003d28:	200007b4 	.word	0x200007b4

08003d2c <processusEntreeAnalogique_Init>:

void processusEntreeAnalogique_Init(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREE_ANALOGUE_PHASE] =
 8003d30:	4b03      	ldr	r3, [pc, #12]	@ (8003d40 <processusEntreeAnalogique_Init+0x14>)
 8003d32:	4a04      	ldr	r2, [pc, #16]	@ (8003d44 <processusEntreeAnalogique_Init+0x18>)
 8003d34:	609a      	str	r2, [r3, #8]
			processusEntreeAnalogique_Lire;
}
 8003d36:	bf00      	nop
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	20000850 	.word	0x20000850
 8003d44:	08003cf5 	.word	0x08003cf5

08003d48 <processusEntreesNum_Lire>:

//fonctions privees
void processusEntreesNum_Lire(void);

void processusEntreesNum_Lire(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
	uint8_t carteEntrees1 = interfacePCF8574.entreesCarte1;
 8003d4e:	4b12      	ldr	r3, [pc, #72]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d50:	789b      	ldrb	r3, [r3, #2]
 8003d52:	71fb      	strb	r3, [r7, #7]
	uint8_t carteEntrees2 = interfacePCF8574.entreesCarte2;
 8003d54:	4b10      	ldr	r3, [pc, #64]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d56:	78db      	ldrb	r3, [r3, #3]
 8003d58:	71bb      	strb	r3, [r7, #6]
	uint8_t carteEntrees3 = interfacePCF8574.entreesCarte3;
 8003d5a:	4b0f      	ldr	r3, [pc, #60]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d5c:	791b      	ldrb	r3, [r3, #4]
 8003d5e:	717b      	strb	r3, [r7, #5]

	if (interfacePCF8574.information != INFORMATION_DISPONIBLE)
 8003d60:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	2b01      	cmp	r3, #1
 8003d66:	d001      	beq.n	8003d6c <processusEntreesNum_Lire+0x24>
	{
		lectureEntrees();
 8003d68:	f7fd fe4c 	bl	8001a04 <lectureEntrees>
	}

	if (carteEntrees1 != interfacePCF8574.entreesCarte1
 8003d6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d6e:	789b      	ldrb	r3, [r3, #2]
 8003d70:	79fa      	ldrb	r2, [r7, #7]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d109      	bne.n	8003d8a <processusEntreesNum_Lire+0x42>
			|| carteEntrees2 != interfacePCF8574.entreesCarte2
 8003d76:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d78:	78db      	ldrb	r3, [r3, #3]
 8003d7a:	79ba      	ldrb	r2, [r7, #6]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d104      	bne.n	8003d8a <processusEntreesNum_Lire+0x42>
			|| carteEntrees3 != interfacePCF8574.entreesCarte3)
 8003d80:	4b05      	ldr	r3, [pc, #20]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d82:	791b      	ldrb	r3, [r3, #4]
 8003d84:	797a      	ldrb	r2, [r7, #5]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d002      	beq.n	8003d90 <processusEntreesNum_Lire+0x48>
	{
		interfacePCF8574.information = INFORMATION_DISPONIBLE;
 8003d8a:	4b03      	ldr	r3, [pc, #12]	@ (8003d98 <processusEntreesNum_Lire+0x50>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	701a      	strb	r2, [r3, #0]
	}
}
 8003d90:	bf00      	nop
 8003d92:	3708      	adds	r7, #8
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	200007c8 	.word	0x200007c8

08003d9c <processusEntreesNum_Init>:

void processusEntreesNum_Init(void)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[ENTREES_NUM_PHASE] =
 8003da0:	4b03      	ldr	r3, [pc, #12]	@ (8003db0 <processusEntreesNum_Init+0x14>)
 8003da2:	4a04      	ldr	r2, [pc, #16]	@ (8003db4 <processusEntreesNum_Init+0x18>)
 8003da4:	605a      	str	r2, [r3, #4]
			processusEntreesNum_Lire;
}
 8003da6:	bf00      	nop
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	20000850 	.word	0x20000850
 8003db4:	08003d49 	.word	0x08003d49

08003db8 <processusSortiesNum_Ecrire>:
#include "interface_PCF8574.h"

void processusSortiesNum_Ecrire(void);

void processusSortiesNum_Ecrire(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
	if (interfacePCF8574.requete == REQUETE_ACTIVE)
 8003dbc:	4b05      	ldr	r3, [pc, #20]	@ (8003dd4 <processusSortiesNum_Ecrire+0x1c>)
 8003dbe:	785b      	ldrb	r3, [r3, #1]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d104      	bne.n	8003dce <processusSortiesNum_Ecrire+0x16>
	{
		ecritureSorties();
 8003dc4:	f7fd fe40 	bl	8001a48 <ecritureSorties>
		interfacePCF8574.requete = REQUETE_TRAITEE;
 8003dc8:	4b02      	ldr	r3, [pc, #8]	@ (8003dd4 <processusSortiesNum_Ecrire+0x1c>)
 8003dca:	2200      	movs	r2, #0
 8003dcc:	705a      	strb	r2, [r3, #1]
	}
}
 8003dce:	bf00      	nop
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	200007c8 	.word	0x200007c8

08003dd8 <processusSortiesNum_Init>:

void processusSortiesNum_Init(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[SORTIES_NUM_PHASE] =
 8003ddc:	4b03      	ldr	r3, [pc, #12]	@ (8003dec <processusSortiesNum_Init+0x14>)
 8003dde:	4a04      	ldr	r2, [pc, #16]	@ (8003df0 <processusSortiesNum_Init+0x18>)
 8003de0:	60da      	str	r2, [r3, #12]
				processusSortiesNum_Ecrire;
}
 8003de2:	bf00      	nop
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	20000850 	.word	0x20000850
 8003df0:	08003db9 	.word	0x08003db9

08003df4 <uint16ToHex>:
void processusAffichage_Afficher(void);
void uint16ToHex(uint16_t value, uint8_t *dest);


void uint16ToHex(uint16_t value, uint8_t *dest)
{
 8003df4:	b4b0      	push	{r4, r5, r7}
 8003df6:	b089      	sub	sp, #36	@ 0x24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	6039      	str	r1, [r7, #0]
 8003dfe:	80fb      	strh	r3, [r7, #6]
    const char hex[] = "0123456789ABCDEF";
 8003e00:	4b1c      	ldr	r3, [pc, #112]	@ (8003e74 <uint16ToHex+0x80>)
 8003e02:	f107 040c 	add.w	r4, r7, #12
 8003e06:	461d      	mov	r5, r3
 8003e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	7023      	strb	r3, [r4, #0]
    dest[0] = hex[(value >> 12) & 0x0F];
 8003e10:	88fb      	ldrh	r3, [r7, #6]
 8003e12:	0b1b      	lsrs	r3, r3, #12
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	f003 030f 	and.w	r3, r3, #15
 8003e1a:	3320      	adds	r3, #32
 8003e1c:	443b      	add	r3, r7
 8003e1e:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	701a      	strb	r2, [r3, #0]
    dest[1] = hex[(value >> 8)  & 0x0F];
 8003e26:	88fb      	ldrh	r3, [r7, #6]
 8003e28:	0a1b      	lsrs	r3, r3, #8
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	f003 020f 	and.w	r2, r3, #15
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	3301      	adds	r3, #1
 8003e34:	3220      	adds	r2, #32
 8003e36:	443a      	add	r2, r7
 8003e38:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8003e3c:	701a      	strb	r2, [r3, #0]
    dest[2] = hex[(value >> 4)  & 0x0F];
 8003e3e:	88fb      	ldrh	r3, [r7, #6]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	f003 020f 	and.w	r2, r3, #15
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	3302      	adds	r3, #2
 8003e4c:	3220      	adds	r2, #32
 8003e4e:	443a      	add	r2, r7
 8003e50:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8003e54:	701a      	strb	r2, [r3, #0]
    dest[3] = hex[value & 0x0F];
 8003e56:	88fb      	ldrh	r3, [r7, #6]
 8003e58:	f003 020f 	and.w	r2, r3, #15
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	3303      	adds	r3, #3
 8003e60:	3220      	adds	r2, #32
 8003e62:	443a      	add	r2, r7
 8003e64:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8003e68:	701a      	strb	r2, [r3, #0]
}
 8003e6a:	bf00      	nop
 8003e6c:	3724      	adds	r7, #36	@ 0x24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bcb0      	pop	{r4, r5, r7}
 8003e72:	4770      	bx	lr
 8003e74:	0800d810 	.word	0x0800d810

08003e78 <byteToBinary>:

void byteToBinary(uint8_t value, uint8_t *dest)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	6039      	str	r1, [r7, #0]
 8003e82:	71fb      	strb	r3, [r7, #7]
    for (int i = 0; i < 8; i++)
 8003e84:	2300      	movs	r3, #0
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	e014      	b.n	8003eb4 <byteToBinary+0x3c>
    {
        dest[i] = (value & (1 << (7 - i))) ? '1' : '0';
 8003e8a:	79fa      	ldrb	r2, [r7, #7]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f1c3 0307 	rsb	r3, r3, #7
 8003e92:	fa42 f303 	asr.w	r3, r2, r3
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d001      	beq.n	8003ea2 <byteToBinary+0x2a>
 8003e9e:	2131      	movs	r1, #49	@ 0x31
 8003ea0:	e000      	b.n	8003ea4 <byteToBinary+0x2c>
 8003ea2:	2130      	movs	r1, #48	@ 0x30
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	460a      	mov	r2, r1
 8003eac:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 8; i++)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b07      	cmp	r3, #7
 8003eb8:	dde7      	ble.n	8003e8a <byteToBinary+0x12>
    }
}
 8003eba:	bf00      	nop
 8003ebc:	bf00      	nop
 8003ebe:	3714      	adds	r7, #20
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <processusAffichage_Afficher>:


void processusAffichage_Afficher(void)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b08c      	sub	sp, #48	@ 0x30
 8003ecc:	af00      	add	r7, sp, #0

	uint8_t sorties_Num1[8];
	uint8_t sorties_Num2[8];

	uint8_t entree_ADC[4];
	uint8_t boutonBleu = 'X';
 8003ece:	2358      	movs	r3, #88	@ 0x58
 8003ed0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if(interfaceBtnBleu.information == INFORMATION_DISPONIBLE)
 8003ed4:	4bd7      	ldr	r3, [pc, #860]	@ (8004234 <processusAffichage_Afficher+0x36c>)
 8003ed6:	785b      	ldrb	r3, [r3, #1]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d111      	bne.n	8003f00 <processusAffichage_Afficher+0x38>
	{
//		interfaceBtnBleu.information = INFORMATION_TRAITEE;

		if(interfaceBtnBleu.etatBouton == BOUTON_APPUYE)
 8003edc:	4bd5      	ldr	r3, [pc, #852]	@ (8004234 <processusAffichage_Afficher+0x36c>)
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d103      	bne.n	8003eec <processusAffichage_Afficher+0x24>
//				break;
//			case DESCENDRE:
//				interfaceMoteur.directionMoteur = MONTER;
//				break;
//			}
			boutonBleu = '1';
 8003ee4:	2331      	movs	r3, #49	@ 0x31
 8003ee6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8003eea:	e002      	b.n	8003ef2 <processusAffichage_Afficher+0x2a>
//				}
//			}
		}
		else
		{
			boutonBleu = '0';
 8003eec:	2330      	movs	r3, #48	@ 0x30
 8003eee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}

		vPutCharGLcd(boutonBleu, 6, 12, 5);
 8003ef2:	f897 002f 	ldrb.w	r0, [r7, #47]	@ 0x2f
 8003ef6:	2305      	movs	r3, #5
 8003ef8:	220c      	movs	r2, #12
 8003efa:	2106      	movs	r1, #6
 8003efc:	f7fc fb8e 	bl	800061c <vPutCharGLcd>
	}

	byteToBinary(interfacePCF8574.entreesCarte1, entrees_Num1);
 8003f00:	4bcd      	ldr	r3, [pc, #820]	@ (8004238 <processusAffichage_Afficher+0x370>)
 8003f02:	789b      	ldrb	r3, [r3, #2]
 8003f04:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8003f08:	4611      	mov	r1, r2
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7ff ffb4 	bl	8003e78 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte2, entrees_Num2);
 8003f10:	4bc9      	ldr	r3, [pc, #804]	@ (8004238 <processusAffichage_Afficher+0x370>)
 8003f12:	78db      	ldrb	r3, [r3, #3]
 8003f14:	f107 021c 	add.w	r2, r7, #28
 8003f18:	4611      	mov	r1, r2
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff ffac 	bl	8003e78 <byteToBinary>
	byteToBinary(interfacePCF8574.entreesCarte3, entrees_Num3);
 8003f20:	4bc5      	ldr	r3, [pc, #788]	@ (8004238 <processusAffichage_Afficher+0x370>)
 8003f22:	791b      	ldrb	r3, [r3, #4]
 8003f24:	f107 0214 	add.w	r2, r7, #20
 8003f28:	4611      	mov	r1, r2
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f7ff ffa4 	bl	8003e78 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte1, sorties_Num1);
 8003f30:	4bc1      	ldr	r3, [pc, #772]	@ (8004238 <processusAffichage_Afficher+0x370>)
 8003f32:	795b      	ldrb	r3, [r3, #5]
 8003f34:	f107 020c 	add.w	r2, r7, #12
 8003f38:	4611      	mov	r1, r2
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7ff ff9c 	bl	8003e78 <byteToBinary>
	byteToBinary(interfacePCF8574.sortiesCarte2, sorties_Num2);
 8003f40:	4bbd      	ldr	r3, [pc, #756]	@ (8004238 <processusAffichage_Afficher+0x370>)
 8003f42:	799b      	ldrb	r3, [r3, #6]
 8003f44:	1d3a      	adds	r2, r7, #4
 8003f46:	4611      	mov	r1, r2
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7ff ff95 	bl	8003e78 <byteToBinary>

	uint16ToHex(interfaceADC.valeurADC, entree_ADC);
 8003f4e:	4bbb      	ldr	r3, [pc, #748]	@ (800423c <processusAffichage_Afficher+0x374>)
 8003f50:	885b      	ldrh	r3, [r3, #2]
 8003f52:	463a      	mov	r2, r7
 8003f54:	4611      	mov	r1, r2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7ff ff4c 	bl	8003df4 <uint16ToHex>

	vPutCharGLcd(sorties_Num1[0], 1, 5, 5);
 8003f5c:	7b38      	ldrb	r0, [r7, #12]
 8003f5e:	2305      	movs	r3, #5
 8003f60:	2205      	movs	r2, #5
 8003f62:	2101      	movs	r1, #1
 8003f64:	f7fc fb5a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[1], 1, 6, 5);
 8003f68:	7b78      	ldrb	r0, [r7, #13]
 8003f6a:	2305      	movs	r3, #5
 8003f6c:	2206      	movs	r2, #6
 8003f6e:	2101      	movs	r1, #1
 8003f70:	f7fc fb54 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[2], 1, 7, 5);
 8003f74:	7bb8      	ldrb	r0, [r7, #14]
 8003f76:	2305      	movs	r3, #5
 8003f78:	2207      	movs	r2, #7
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	f7fc fb4e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[3], 1, 8, 5);
 8003f80:	7bf8      	ldrb	r0, [r7, #15]
 8003f82:	2305      	movs	r3, #5
 8003f84:	2208      	movs	r2, #8
 8003f86:	2101      	movs	r1, #1
 8003f88:	f7fc fb48 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[4], 1, 12, 5);
 8003f8c:	7c38      	ldrb	r0, [r7, #16]
 8003f8e:	2305      	movs	r3, #5
 8003f90:	220c      	movs	r2, #12
 8003f92:	2101      	movs	r1, #1
 8003f94:	f7fc fb42 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[5], 1, 13, 5);
 8003f98:	7c78      	ldrb	r0, [r7, #17]
 8003f9a:	2305      	movs	r3, #5
 8003f9c:	220d      	movs	r2, #13
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	f7fc fb3c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[6], 1, 14, 5);
 8003fa4:	7cb8      	ldrb	r0, [r7, #18]
 8003fa6:	2305      	movs	r3, #5
 8003fa8:	220e      	movs	r2, #14
 8003faa:	2101      	movs	r1, #1
 8003fac:	f7fc fb36 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num1[7], 1, 15, 5);
 8003fb0:	7cf8      	ldrb	r0, [r7, #19]
 8003fb2:	2305      	movs	r3, #5
 8003fb4:	220f      	movs	r2, #15
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	f7fc fb30 	bl	800061c <vPutCharGLcd>

	vPutCharGLcd(sorties_Num2[0], 2, 5, 5);
 8003fbc:	7938      	ldrb	r0, [r7, #4]
 8003fbe:	2305      	movs	r3, #5
 8003fc0:	2205      	movs	r2, #5
 8003fc2:	2102      	movs	r1, #2
 8003fc4:	f7fc fb2a 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[1], 2, 6, 5);
 8003fc8:	7978      	ldrb	r0, [r7, #5]
 8003fca:	2305      	movs	r3, #5
 8003fcc:	2206      	movs	r2, #6
 8003fce:	2102      	movs	r1, #2
 8003fd0:	f7fc fb24 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[2], 2, 7, 5);
 8003fd4:	79b8      	ldrb	r0, [r7, #6]
 8003fd6:	2305      	movs	r3, #5
 8003fd8:	2207      	movs	r2, #7
 8003fda:	2102      	movs	r1, #2
 8003fdc:	f7fc fb1e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[3], 2, 8, 5);
 8003fe0:	79f8      	ldrb	r0, [r7, #7]
 8003fe2:	2305      	movs	r3, #5
 8003fe4:	2208      	movs	r2, #8
 8003fe6:	2102      	movs	r1, #2
 8003fe8:	f7fc fb18 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[4], 2, 12, 5);
 8003fec:	7a38      	ldrb	r0, [r7, #8]
 8003fee:	2305      	movs	r3, #5
 8003ff0:	220c      	movs	r2, #12
 8003ff2:	2102      	movs	r1, #2
 8003ff4:	f7fc fb12 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[5], 2, 13, 5);
 8003ff8:	7a78      	ldrb	r0, [r7, #9]
 8003ffa:	2305      	movs	r3, #5
 8003ffc:	220d      	movs	r2, #13
 8003ffe:	2102      	movs	r1, #2
 8004000:	f7fc fb0c 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[6], 2, 14, 5);
 8004004:	7ab8      	ldrb	r0, [r7, #10]
 8004006:	2305      	movs	r3, #5
 8004008:	220e      	movs	r2, #14
 800400a:	2102      	movs	r1, #2
 800400c:	f7fc fb06 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(sorties_Num2[7], 2, 15, 5);
 8004010:	7af8      	ldrb	r0, [r7, #11]
 8004012:	2305      	movs	r3, #5
 8004014:	220f      	movs	r2, #15
 8004016:	2102      	movs	r1, #2
 8004018:	f7fc fb00 	bl	800061c <vPutCharGLcd>

//	if (interfacePCF8574.information == INFORMATION_DISPONIBLE)
//	{
//		interfacePCF8574.information = INFORMATION_TRAITEE;

		vPutCharGLcd(entrees_Num1[0], 3, 5, 5);
 800401c:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8004020:	2305      	movs	r3, #5
 8004022:	2205      	movs	r2, #5
 8004024:	2103      	movs	r1, #3
 8004026:	f7fc faf9 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[1], 3, 6, 5);
 800402a:	f897 0025 	ldrb.w	r0, [r7, #37]	@ 0x25
 800402e:	2305      	movs	r3, #5
 8004030:	2206      	movs	r2, #6
 8004032:	2103      	movs	r1, #3
 8004034:	f7fc faf2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[2], 3, 7, 5);
 8004038:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 800403c:	2305      	movs	r3, #5
 800403e:	2207      	movs	r2, #7
 8004040:	2103      	movs	r1, #3
 8004042:	f7fc faeb 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[3], 3, 8, 5);
 8004046:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800404a:	2305      	movs	r3, #5
 800404c:	2208      	movs	r2, #8
 800404e:	2103      	movs	r1, #3
 8004050:	f7fc fae4 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[4], 3, 12, 5);
 8004054:	f897 0028 	ldrb.w	r0, [r7, #40]	@ 0x28
 8004058:	2305      	movs	r3, #5
 800405a:	220c      	movs	r2, #12
 800405c:	2103      	movs	r1, #3
 800405e:	f7fc fadd 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[5], 3, 13, 5);
 8004062:	f897 0029 	ldrb.w	r0, [r7, #41]	@ 0x29
 8004066:	2305      	movs	r3, #5
 8004068:	220d      	movs	r2, #13
 800406a:	2103      	movs	r1, #3
 800406c:	f7fc fad6 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[6], 3, 14, 5);
 8004070:	f897 002a 	ldrb.w	r0, [r7, #42]	@ 0x2a
 8004074:	2305      	movs	r3, #5
 8004076:	220e      	movs	r2, #14
 8004078:	2103      	movs	r1, #3
 800407a:	f7fc facf 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num1[7], 3, 15, 5);
 800407e:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8004082:	2305      	movs	r3, #5
 8004084:	220f      	movs	r2, #15
 8004086:	2103      	movs	r1, #3
 8004088:	f7fc fac8 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num2[0], 4, 5, 5);
 800408c:	7f38      	ldrb	r0, [r7, #28]
 800408e:	2305      	movs	r3, #5
 8004090:	2205      	movs	r2, #5
 8004092:	2104      	movs	r1, #4
 8004094:	f7fc fac2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[1], 4, 6, 5);
 8004098:	7f78      	ldrb	r0, [r7, #29]
 800409a:	2305      	movs	r3, #5
 800409c:	2206      	movs	r2, #6
 800409e:	2104      	movs	r1, #4
 80040a0:	f7fc fabc 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[2], 4, 7, 5);
 80040a4:	7fb8      	ldrb	r0, [r7, #30]
 80040a6:	2305      	movs	r3, #5
 80040a8:	2207      	movs	r2, #7
 80040aa:	2104      	movs	r1, #4
 80040ac:	f7fc fab6 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[3], 4, 8, 5);
 80040b0:	7ff8      	ldrb	r0, [r7, #31]
 80040b2:	2305      	movs	r3, #5
 80040b4:	2208      	movs	r2, #8
 80040b6:	2104      	movs	r1, #4
 80040b8:	f7fc fab0 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[4], 4, 12, 5);
 80040bc:	f897 0020 	ldrb.w	r0, [r7, #32]
 80040c0:	2305      	movs	r3, #5
 80040c2:	220c      	movs	r2, #12
 80040c4:	2104      	movs	r1, #4
 80040c6:	f7fc faa9 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[5], 4, 13, 5);
 80040ca:	f897 0021 	ldrb.w	r0, [r7, #33]	@ 0x21
 80040ce:	2305      	movs	r3, #5
 80040d0:	220d      	movs	r2, #13
 80040d2:	2104      	movs	r1, #4
 80040d4:	f7fc faa2 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[6], 4, 14, 5);
 80040d8:	f897 0022 	ldrb.w	r0, [r7, #34]	@ 0x22
 80040dc:	2305      	movs	r3, #5
 80040de:	220e      	movs	r2, #14
 80040e0:	2104      	movs	r1, #4
 80040e2:	f7fc fa9b 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num2[7], 4, 15, 5);
 80040e6:	f897 0023 	ldrb.w	r0, [r7, #35]	@ 0x23
 80040ea:	2305      	movs	r3, #5
 80040ec:	220f      	movs	r2, #15
 80040ee:	2104      	movs	r1, #4
 80040f0:	f7fc fa94 	bl	800061c <vPutCharGLcd>

		vPutCharGLcd(entrees_Num3[0], 5, 5, 5);
 80040f4:	7d38      	ldrb	r0, [r7, #20]
 80040f6:	2305      	movs	r3, #5
 80040f8:	2205      	movs	r2, #5
 80040fa:	2105      	movs	r1, #5
 80040fc:	f7fc fa8e 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[1], 5, 6, 5);
 8004100:	7d78      	ldrb	r0, [r7, #21]
 8004102:	2305      	movs	r3, #5
 8004104:	2206      	movs	r2, #6
 8004106:	2105      	movs	r1, #5
 8004108:	f7fc fa88 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[2], 5, 7, 5);
 800410c:	7db8      	ldrb	r0, [r7, #22]
 800410e:	2305      	movs	r3, #5
 8004110:	2207      	movs	r2, #7
 8004112:	2105      	movs	r1, #5
 8004114:	f7fc fa82 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[3], 5, 8, 5);
 8004118:	7df8      	ldrb	r0, [r7, #23]
 800411a:	2305      	movs	r3, #5
 800411c:	2208      	movs	r2, #8
 800411e:	2105      	movs	r1, #5
 8004120:	f7fc fa7c 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[4], 5, 12, 5);
 8004124:	7e38      	ldrb	r0, [r7, #24]
 8004126:	2305      	movs	r3, #5
 8004128:	220c      	movs	r2, #12
 800412a:	2105      	movs	r1, #5
 800412c:	f7fc fa76 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[5], 5, 13, 5);
 8004130:	7e78      	ldrb	r0, [r7, #25]
 8004132:	2305      	movs	r3, #5
 8004134:	220d      	movs	r2, #13
 8004136:	2105      	movs	r1, #5
 8004138:	f7fc fa70 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[6], 5, 14, 5);
 800413c:	7eb8      	ldrb	r0, [r7, #26]
 800413e:	2305      	movs	r3, #5
 8004140:	220e      	movs	r2, #14
 8004142:	2105      	movs	r1, #5
 8004144:	f7fc fa6a 	bl	800061c <vPutCharGLcd>
		vPutCharGLcd(entrees_Num3[7], 5, 15, 5);
 8004148:	7ef8      	ldrb	r0, [r7, #27]
 800414a:	2305      	movs	r3, #5
 800414c:	220f      	movs	r2, #15
 800414e:	2105      	movs	r1, #5
 8004150:	f7fc fa64 	bl	800061c <vPutCharGLcd>
//	}

	vPutCharGLcd(entree_ADC[0], 7, 7, 5);
 8004154:	7838      	ldrb	r0, [r7, #0]
 8004156:	2305      	movs	r3, #5
 8004158:	2207      	movs	r2, #7
 800415a:	2107      	movs	r1, #7
 800415c:	f7fc fa5e 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[1], 7, 8, 5);
 8004160:	7878      	ldrb	r0, [r7, #1]
 8004162:	2305      	movs	r3, #5
 8004164:	2208      	movs	r2, #8
 8004166:	2107      	movs	r1, #7
 8004168:	f7fc fa58 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[2], 7, 9, 5);
 800416c:	78b8      	ldrb	r0, [r7, #2]
 800416e:	2305      	movs	r3, #5
 8004170:	2209      	movs	r2, #9
 8004172:	2107      	movs	r1, #7
 8004174:	f7fc fa52 	bl	800061c <vPutCharGLcd>
	vPutCharGLcd(entree_ADC[3], 7, 10, 5);
 8004178:	78f8      	ldrb	r0, [r7, #3]
 800417a:	2305      	movs	r3, #5
 800417c:	220a      	movs	r2, #10
 800417e:	2107      	movs	r1, #7
 8004180:	f7fc fa4c 	bl	800061c <vPutCharGLcd>

	switch (centreDeTri.mode)
 8004184:	4b2e      	ldr	r3, [pc, #184]	@ (8004240 <processusAffichage_Afficher+0x378>)
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	3b01      	subs	r3, #1
 800418a:	2b03      	cmp	r3, #3
 800418c:	d826      	bhi.n	80041dc <processusAffichage_Afficher+0x314>
 800418e:	a201      	add	r2, pc, #4	@ (adr r2, 8004194 <processusAffichage_Afficher+0x2cc>)
 8004190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004194:	080041a5 	.word	0x080041a5
 8004198:	080041b3 	.word	0x080041b3
 800419c:	080041c1 	.word	0x080041c1
 80041a0:	080041cf 	.word	0x080041cf
	{
	case ATTENTE:
		vPutCharGLcd('W', 7, 18, 5);
 80041a4:	2305      	movs	r3, #5
 80041a6:	2212      	movs	r2, #18
 80041a8:	2107      	movs	r1, #7
 80041aa:	2057      	movs	r0, #87	@ 0x57
 80041ac:	f7fc fa36 	bl	800061c <vPutCharGLcd>
		break;
 80041b0:	e014      	b.n	80041dc <processusAffichage_Afficher+0x314>
	case ARRET:
		vPutCharGLcd('A', 7, 18, 5);
 80041b2:	2305      	movs	r3, #5
 80041b4:	2212      	movs	r2, #18
 80041b6:	2107      	movs	r1, #7
 80041b8:	2041      	movs	r0, #65	@ 0x41
 80041ba:	f7fc fa2f 	bl	800061c <vPutCharGLcd>
		break;
 80041be:	e00d      	b.n	80041dc <processusAffichage_Afficher+0x314>
	case OPERATION:
		vPutCharGLcd('O', 7, 18, 5);
 80041c0:	2305      	movs	r3, #5
 80041c2:	2212      	movs	r2, #18
 80041c4:	2107      	movs	r1, #7
 80041c6:	204f      	movs	r0, #79	@ 0x4f
 80041c8:	f7fc fa28 	bl	800061c <vPutCharGLcd>
		break;
 80041cc:	e006      	b.n	80041dc <processusAffichage_Afficher+0x314>
	case TEST:
		vPutCharGLcd('T', 7, 18, 5);
 80041ce:	2305      	movs	r3, #5
 80041d0:	2212      	movs	r2, #18
 80041d2:	2107      	movs	r1, #7
 80041d4:	2054      	movs	r0, #84	@ 0x54
 80041d6:	f7fc fa21 	bl	800061c <vPutCharGLcd>
		break;
 80041da:	bf00      	nop
	}
	switch (centreDeTri.couleurBloc)
 80041dc:	4b18      	ldr	r3, [pc, #96]	@ (8004240 <processusAffichage_Afficher+0x378>)
 80041de:	78db      	ldrb	r3, [r3, #3]
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d014      	beq.n	800420e <processusAffichage_Afficher+0x346>
 80041e4:	2b03      	cmp	r3, #3
 80041e6:	dc19      	bgt.n	800421c <processusAffichage_Afficher+0x354>
 80041e8:	2b01      	cmp	r3, #1
 80041ea:	d002      	beq.n	80041f2 <processusAffichage_Afficher+0x32a>
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d007      	beq.n	8004200 <processusAffichage_Afficher+0x338>
 80041f0:	e014      	b.n	800421c <processusAffichage_Afficher+0x354>
	{
	case BLOC_NOIR:
		vPutCharGLcd('N', 6, 18, 5);
 80041f2:	2305      	movs	r3, #5
 80041f4:	2212      	movs	r2, #18
 80041f6:	2106      	movs	r1, #6
 80041f8:	204e      	movs	r0, #78	@ 0x4e
 80041fa:	f7fc fa0f 	bl	800061c <vPutCharGLcd>
		break;
 80041fe:	e014      	b.n	800422a <processusAffichage_Afficher+0x362>
	case BLOC_ORANGE:
		vPutCharGLcd('O', 6, 18, 5);
 8004200:	2305      	movs	r3, #5
 8004202:	2212      	movs	r2, #18
 8004204:	2106      	movs	r1, #6
 8004206:	204f      	movs	r0, #79	@ 0x4f
 8004208:	f7fc fa08 	bl	800061c <vPutCharGLcd>
		break;
 800420c:	e00d      	b.n	800422a <processusAffichage_Afficher+0x362>
	case BLOC_METAL:
		vPutCharGLcd('M', 6, 18, 5);
 800420e:	2305      	movs	r3, #5
 8004210:	2212      	movs	r2, #18
 8004212:	2106      	movs	r1, #6
 8004214:	204d      	movs	r0, #77	@ 0x4d
 8004216:	f7fc fa01 	bl	800061c <vPutCharGLcd>
		break;
 800421a:	e006      	b.n	800422a <processusAffichage_Afficher+0x362>
	default:
		vPutCharGLcd('A', 6, 18, 5);
 800421c:	2305      	movs	r3, #5
 800421e:	2212      	movs	r2, #18
 8004220:	2106      	movs	r1, #6
 8004222:	2041      	movs	r0, #65	@ 0x41
 8004224:	f7fc f9fa 	bl	800061c <vPutCharGLcd>
		break;
 8004228:	bf00      	nop
	}
}
 800422a:	bf00      	nop
 800422c:	3730      	adds	r7, #48	@ 0x30
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	200007bc 	.word	0x200007bc
 8004238:	200007c8 	.word	0x200007c8
 800423c:	200007b4 	.word	0x200007b4
 8004240:	20000838 	.word	0x20000838

08004244 <processusAffichageInit>:


AFFICHAGE affichageLCD;

void processusAffichageInit(void)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, CS0_Pin, GPIO_PIN_RESET);
 8004248:	2200      	movs	r2, #0
 800424a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800424e:	4826      	ldr	r0, [pc, #152]	@ (80042e8 <processusAffichageInit+0xa4>)
 8004250:	f001 fa48 	bl	80056e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS1_Pin, GPIO_PIN_SET);
 8004254:	2201      	movs	r2, #1
 8004256:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800425a:	4823      	ldr	r0, [pc, #140]	@ (80042e8 <processusAffichageInit+0xa4>)
 800425c:	f001 fa42 	bl	80056e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS2_Pin, GPIO_PIN_SET);
 8004260:	2201      	movs	r2, #1
 8004262:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004266:	4820      	ldr	r0, [pc, #128]	@ (80042e8 <processusAffichageInit+0xa4>)
 8004268:	f001 fa3c 	bl	80056e4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CS3_Pin, GPIO_PIN_SET);
 800426c:	2201      	movs	r2, #1
 800426e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004272:	481d      	ldr	r0, [pc, #116]	@ (80042e8 <processusAffichageInit+0xa4>)
 8004274:	f001 fa36 	bl	80056e4 <HAL_GPIO_WritePin>

  HAL_Delay(100);
 8004278:	2064      	movs	r0, #100	@ 0x64
 800427a:	f000 fadb 	bl	8004834 <HAL_Delay>
  vInitGLcd();
 800427e:	f7fc f961 	bl	8000544 <vInitGLcd>
  HAL_Delay(100);
 8004282:	2064      	movs	r0, #100	@ 0x64
 8004284:	f000 fad6 	bl	8004834 <HAL_Delay>
  vClearGLcd(0x00);
 8004288:	2000      	movs	r0, #0
 800428a:	f7fc f987 	bl	800059c <vClearGLcd>

  vPutStringGLcd(base_affichage[0], 0, 5);
 800428e:	2205      	movs	r2, #5
 8004290:	2100      	movs	r1, #0
 8004292:	4816      	ldr	r0, [pc, #88]	@ (80042ec <processusAffichageInit+0xa8>)
 8004294:	f7fc fa8a 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[1], 1, 5);
 8004298:	2205      	movs	r2, #5
 800429a:	2101      	movs	r1, #1
 800429c:	4814      	ldr	r0, [pc, #80]	@ (80042f0 <processusAffichageInit+0xac>)
 800429e:	f7fc fa85 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[2], 2, 5);
 80042a2:	2205      	movs	r2, #5
 80042a4:	2102      	movs	r1, #2
 80042a6:	4813      	ldr	r0, [pc, #76]	@ (80042f4 <processusAffichageInit+0xb0>)
 80042a8:	f7fc fa80 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[3], 3, 5);
 80042ac:	2205      	movs	r2, #5
 80042ae:	2103      	movs	r1, #3
 80042b0:	4811      	ldr	r0, [pc, #68]	@ (80042f8 <processusAffichageInit+0xb4>)
 80042b2:	f7fc fa7b 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[4], 4, 5);
 80042b6:	2205      	movs	r2, #5
 80042b8:	2104      	movs	r1, #4
 80042ba:	4810      	ldr	r0, [pc, #64]	@ (80042fc <processusAffichageInit+0xb8>)
 80042bc:	f7fc fa76 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[5], 5, 5);
 80042c0:	2205      	movs	r2, #5
 80042c2:	2105      	movs	r1, #5
 80042c4:	480e      	ldr	r0, [pc, #56]	@ (8004300 <processusAffichageInit+0xbc>)
 80042c6:	f7fc fa71 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[6], 6, 5);
 80042ca:	2205      	movs	r2, #5
 80042cc:	2106      	movs	r1, #6
 80042ce:	480d      	ldr	r0, [pc, #52]	@ (8004304 <processusAffichageInit+0xc0>)
 80042d0:	f7fc fa6c 	bl	80007ac <vPutStringGLcd>
  vPutStringGLcd(base_affichage[7], 7, 5);
 80042d4:	2205      	movs	r2, #5
 80042d6:	2107      	movs	r1, #7
 80042d8:	480b      	ldr	r0, [pc, #44]	@ (8004308 <processusAffichageInit+0xc4>)
 80042da:	f7fc fa67 	bl	80007ac <vPutStringGLcd>

  serviceBaseDeTemps_execute[PROCESSUS_AFFICHAGE_PHASE] =
 80042de:	4b0b      	ldr	r3, [pc, #44]	@ (800430c <processusAffichageInit+0xc8>)
 80042e0:	4a0b      	ldr	r2, [pc, #44]	@ (8004310 <processusAffichageInit+0xcc>)
 80042e2:	619a      	str	r2, [r3, #24]
      processusAffichage_Afficher;
}
 80042e4:	bf00      	nop
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40020400 	.word	0x40020400
 80042ec:	20000558 	.word	0x20000558
 80042f0:	2000056f 	.word	0x2000056f
 80042f4:	20000586 	.word	0x20000586
 80042f8:	2000059d 	.word	0x2000059d
 80042fc:	200005b4 	.word	0x200005b4
 8004300:	200005cb 	.word	0x200005cb
 8004304:	200005e2 	.word	0x200005e2
 8004308:	200005f9 	.word	0x200005f9
 800430c:	20000850 	.word	0x20000850
 8004310:	08003ec9 	.word	0x08003ec9

08004314 <serviceBaseDeTemps_gere>:
//Definitions de variables privees:
//pas de variables privees

//Definitions de fonctions privees:
void serviceBaseDeTemps_gere(void)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 800431a:	2300      	movs	r3, #0
 800431c:	71fb      	strb	r3, [r7, #7]
 800431e:	e007      	b.n	8004330 <serviceBaseDeTemps_gere+0x1c>
  {
    serviceBaseDeTemps_execute[i]();
 8004320:	79fb      	ldrb	r3, [r7, #7]
 8004322:	4a07      	ldr	r2, [pc, #28]	@ (8004340 <serviceBaseDeTemps_gere+0x2c>)
 8004324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004328:	4798      	blx	r3
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 800432a:	79fb      	ldrb	r3, [r7, #7]
 800432c:	3301      	adds	r3, #1
 800432e:	71fb      	strb	r3, [r7, #7]
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	2b08      	cmp	r3, #8
 8004334:	d9f4      	bls.n	8004320 <serviceBaseDeTemps_gere+0xc>
  }
}
 8004336:	bf00      	nop
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	20000850 	.word	0x20000850

08004344 <serviceBaseDeTemps_initialise>:
//Definitions de variables publiques:
void (*serviceBaseDeTemps_execute[SERVICEBASEDETEMPS_NOMBRE_DE_PHASES])(void);

//Definitions de fonctions publiques:
void serviceBaseDeTemps_initialise(void)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
unsigned char i;
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 800434a:	2300      	movs	r3, #0
 800434c:	71fb      	strb	r3, [r7, #7]
 800434e:	e007      	b.n	8004360 <serviceBaseDeTemps_initialise+0x1c>
  {
    serviceBaseDeTemps_execute[i] = doNothing;
 8004350:	79fb      	ldrb	r3, [r7, #7]
 8004352:	4a09      	ldr	r2, [pc, #36]	@ (8004378 <serviceBaseDeTemps_initialise+0x34>)
 8004354:	4909      	ldr	r1, [pc, #36]	@ (800437c <serviceBaseDeTemps_initialise+0x38>)
 8004356:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  for (i = 0; i < SERVICEBASEDETEMPS_NOMBRE_DE_PHASES; i++)
 800435a:	79fb      	ldrb	r3, [r7, #7]
 800435c:	3301      	adds	r3, #1
 800435e:	71fb      	strb	r3, [r7, #7]
 8004360:	79fb      	ldrb	r3, [r7, #7]
 8004362:	2b08      	cmp	r3, #8
 8004364:	d9f4      	bls.n	8004350 <serviceBaseDeTemps_initialise+0xc>
  }
  piloteTimer14_execute = serviceBaseDeTemps_gere;
 8004366:	4b06      	ldr	r3, [pc, #24]	@ (8004380 <serviceBaseDeTemps_initialise+0x3c>)
 8004368:	4a06      	ldr	r2, [pc, #24]	@ (8004384 <serviceBaseDeTemps_initialise+0x40>)
 800436a:	601a      	str	r2, [r3, #0]
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	20000850 	.word	0x20000850
 800437c:	08000f79 	.word	0x08000f79
 8004380:	20000830 	.word	0x20000830
 8004384:	08004315 	.word	0x08004315

08004388 <serviceCan637_gereLaTransmission>:

// ---------------------------------------------------------------------
//                     GESTION DE LA TRANSMISSION
// ---------------------------------------------------------------------
void serviceCan637_gereLaTransmission(void)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	af00      	add	r7, sp, #0
  // Aucune requï¿½te en attente ?
  if (serviceCan637.requete == REQUETE_TRAITEE)
 800438c:	4b1d      	ldr	r3, [pc, #116]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 800438e:	7a9b      	ldrb	r3, [r3, #10]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d033      	beq.n	80043fc <serviceCan637_gereLaTransmission+0x74>
  {
    return;
  }

  // Validation de la longueur demandï¿½e
  if (serviceCan637.nombreATransmettre == 0)
 8004394:	4b1b      	ldr	r3, [pc, #108]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 8004396:	7adb      	ldrb	r3, [r3, #11]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d106      	bne.n	80043aa <serviceCan637_gereLaTransmission+0x22>
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_LONGUEUR_NULLE;
 800439c:	4b19      	ldr	r3, [pc, #100]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 800439e:	2203      	movs	r2, #3
 80043a0:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 80043a2:	4b18      	ldr	r3, [pc, #96]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043a4:	2200      	movs	r2, #0
 80043a6:	729a      	strb	r2, [r3, #10]
    return;
 80043a8:	e02b      	b.n	8004402 <serviceCan637_gereLaTransmission+0x7a>
  }

  if (serviceCan637.nombreATransmettre > SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM)
 80043aa:	4b16      	ldr	r3, [pc, #88]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043ac:	7adb      	ldrb	r3, [r3, #11]
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d906      	bls.n	80043c0 <serviceCan637_gereLaTransmission+0x38>
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_LONGUEUR_TROP_GRANDE;
 80043b2:	4b14      	ldr	r3, [pc, #80]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043b4:	2204      	movs	r2, #4
 80043b6:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 80043b8:	4b12      	ldr	r3, [pc, #72]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	729a      	strb	r2, [r3, #10]
    return;
 80043be:	e020      	b.n	8004402 <serviceCan637_gereLaTransmission+0x7a>
  }

  // Si aucune mailbox CAN n'est libre, on rï¿½essaiera au prochain tick
  if (piloteCAN1_messageTransmis() == 0)
 80043c0:	f7fd fb80 	bl	8001ac4 <piloteCAN1_messageTransmis>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d01a      	beq.n	8004400 <serviceCan637_gereLaTransmission+0x78>
    return;
  }

  // Transmission CAN via le pilote
  // L'ID utilisï¿½ vient de main.h : PILOTECAN1_IDENTIFICATION_EN_TRANSMISSION
  if (piloteCAN1_transmetDesDonnes(serviceCan637.idATransmettre,
 80043ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	4a0d      	ldr	r2, [pc, #52]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043d0:	7ad2      	ldrb	r2, [r2, #11]
 80043d2:	490d      	ldr	r1, [pc, #52]	@ (8004408 <serviceCan637_gereLaTransmission+0x80>)
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7fd fb97 	bl	8001b08 <piloteCAN1_transmetDesDonnes>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d006      	beq.n	80043ee <serviceCan637_gereLaTransmission+0x66>
                                   serviceCan637.octetsATransmettre,
                                   serviceCan637.nombreATransmettre)
      != PILOTECAN1_TRANSMIS)
  {
    serviceCan637.statut  = SERVICECAN637_ERREUR_TRANSMISSION;
 80043e0:	4b08      	ldr	r3, [pc, #32]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	765a      	strb	r2, [r3, #25]
    serviceCan637.requete = REQUETE_TRAITEE;
 80043e6:	4b07      	ldr	r3, [pc, #28]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	729a      	strb	r2, [r3, #10]
    return;
 80043ec:	e009      	b.n	8004402 <serviceCan637_gereLaTransmission+0x7a>
  }

  // Tout s'est bien passï¿½
  serviceCan637.statut  = SERVICECAN637_PAS_D_ERREURS;
 80043ee:	4b05      	ldr	r3, [pc, #20]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	765a      	strb	r2, [r3, #25]
  serviceCan637.requete = REQUETE_TRAITEE;
 80043f4:	4b03      	ldr	r3, [pc, #12]	@ (8004404 <serviceCan637_gereLaTransmission+0x7c>)
 80043f6:	2200      	movs	r2, #0
 80043f8:	729a      	strb	r2, [r3, #10]
 80043fa:	e002      	b.n	8004402 <serviceCan637_gereLaTransmission+0x7a>
    return;
 80043fc:	bf00      	nop
 80043fe:	e000      	b.n	8004402 <serviceCan637_gereLaTransmission+0x7a>
    return;
 8004400:	bf00      	nop
}
 8004402:	bd80      	pop	{r7, pc}
 8004404:	20000874 	.word	0x20000874
 8004408:	20000880 	.word	0x20000880

0800440c <serviceCan637_gereLaReception>:

// ---------------------------------------------------------------------
//                     GESTION DE LA Rï¿½CEPTION
// ---------------------------------------------------------------------
 void serviceCan637_gereLaReception(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
  unsigned char tampon[8];  // tampon brut, 8 max en CAN
  unsigned char i;

  // Si l'information prï¿½cï¿½dente n'a pas encore ï¿½tï¿½ lue par l'interface,
  // on ne remplace pas le buffer pour ï¿½viter d'ï¿½craser des donnï¿½es.
  if (serviceCan637.information == INFORMATION_DISPONIBLE)
 8004412:	4b2a      	ldr	r3, [pc, #168]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004414:	785b      	ldrb	r3, [r3, #1]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d049      	beq.n	80044ae <serviceCan637_gereLaReception+0xa2>
  {
    return;
  }

  // Est-ce qu'il y a au moins une trame dans le FIFO CAN ?
  if (piloteCAN1_messageDisponible() == 0)
 800441a:	f7fd fb47 	bl	8001aac <piloteCAN1_messageDisponible>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d046      	beq.n	80044b2 <serviceCan637_gereLaReception+0xa6>
  {
    return;
  }

  // On lit UNE trame via le pilote de base
  if (piloteCAN1_litUnMessageRecu(tampon) != PILOTECAN1_DISPONIBLE)
 8004424:	1d3b      	adds	r3, r7, #4
 8004426:	4618      	mov	r0, r3
 8004428:	f7fd fb56 	bl	8001ad8 <piloteCAN1_litUnMessageRecu>
 800442c:	4603      	mov	r3, r0
 800442e:	2b01      	cmp	r3, #1
 8004430:	d009      	beq.n	8004446 <serviceCan637_gereLaReception+0x3a>
  {
    // Erreur ou aucune trame avec ID acceptï¿½
    serviceCan637.nombreARecevoir = 0;
 8004432:	4b22      	ldr	r3, [pc, #136]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004434:	2200      	movs	r2, #0
 8004436:	761a      	strb	r2, [r3, #24]
    serviceCan637.statut          = SERVICECAN637_ERREUR_RECEPTION;
 8004438:	4b20      	ldr	r3, [pc, #128]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 800443a:	2202      	movs	r2, #2
 800443c:	765a      	strb	r2, [r3, #25]
    serviceCan637.information     = INFORMATION_DISPONIBLE; // signale une info d'erreur
 800443e:	4b1f      	ldr	r3, [pc, #124]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004440:	2201      	movs	r2, #1
 8004442:	705a      	strb	r2, [r3, #1]
    return;
 8004444:	e036      	b.n	80044b4 <serviceCan637_gereLaReception+0xa8>
  }

  // Le nombre d'octets reï¿½us est dans le header CAN (DLC)
  serviceCan637.nombreARecevoir = piloteCAN1_reception.DLC;
 8004446:	4b1e      	ldr	r3, [pc, #120]	@ (80044c0 <serviceCan637_gereLaReception+0xb4>)
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	b2da      	uxtb	r2, r3
 800444c:	4b1b      	ldr	r3, [pc, #108]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 800444e:	761a      	strb	r2, [r3, #24]

  // Sï¿½curitï¿½ : limiter au buffer maximum du service
  if (serviceCan637.nombreARecevoir > SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM)
 8004450:	4b1a      	ldr	r3, [pc, #104]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004452:	7e1b      	ldrb	r3, [r3, #24]
 8004454:	2b08      	cmp	r3, #8
 8004456:	d902      	bls.n	800445e <serviceCan637_gereLaReception+0x52>
  {
    serviceCan637.nombreARecevoir = SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM;
 8004458:	4b18      	ldr	r3, [pc, #96]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 800445a:	2208      	movs	r2, #8
 800445c:	761a      	strb	r2, [r3, #24]
  }

  // Copie dans le buffer public
  for (i = 0; i < serviceCan637.nombreARecevoir; i++)
 800445e:	2300      	movs	r3, #0
 8004460:	73fb      	strb	r3, [r7, #15]
 8004462:	e00c      	b.n	800447e <serviceCan637_gereLaReception+0x72>
  {
    serviceCan637.octetsRecus[i] = tampon[i];
 8004464:	7bfa      	ldrb	r2, [r7, #15]
 8004466:	7bfb      	ldrb	r3, [r7, #15]
 8004468:	3210      	adds	r2, #16
 800446a:	443a      	add	r2, r7
 800446c:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 8004470:	4a12      	ldr	r2, [pc, #72]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004472:	4413      	add	r3, r2
 8004474:	460a      	mov	r2, r1
 8004476:	709a      	strb	r2, [r3, #2]
  for (i = 0; i < serviceCan637.nombreARecevoir; i++)
 8004478:	7bfb      	ldrb	r3, [r7, #15]
 800447a:	3301      	adds	r3, #1
 800447c:	73fb      	strb	r3, [r7, #15]
 800447e:	4b0f      	ldr	r3, [pc, #60]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 8004480:	7e1b      	ldrb	r3, [r3, #24]
 8004482:	7bfa      	ldrb	r2, [r7, #15]
 8004484:	429a      	cmp	r2, r3
 8004486:	d3ed      	bcc.n	8004464 <serviceCan637_gereLaReception+0x58>
  }

  // Zero du reste du buffer pour ï¿½tre propre
  for (; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8004488:	e007      	b.n	800449a <serviceCan637_gereLaReception+0x8e>
  {
    serviceCan637.octetsRecus[i] = 0;
 800448a:	7bfb      	ldrb	r3, [r7, #15]
 800448c:	4a0b      	ldr	r2, [pc, #44]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 800448e:	4413      	add	r3, r2
 8004490:	2200      	movs	r2, #0
 8004492:	709a      	strb	r2, [r3, #2]
  for (; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8004494:	7bfb      	ldrb	r3, [r7, #15]
 8004496:	3301      	adds	r3, #1
 8004498:	73fb      	strb	r3, [r7, #15]
 800449a:	7bfb      	ldrb	r3, [r7, #15]
 800449c:	2b07      	cmp	r3, #7
 800449e:	d9f4      	bls.n	800448a <serviceCan637_gereLaReception+0x7e>
  }

  serviceCan637.statut      = SERVICECAN637_PAS_D_ERREURS;
 80044a0:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	765a      	strb	r2, [r3, #25]
  serviceCan637.information = INFORMATION_DISPONIBLE;
 80044a6:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <serviceCan637_gereLaReception+0xb0>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	705a      	strb	r2, [r3, #1]
 80044ac:	e002      	b.n	80044b4 <serviceCan637_gereLaReception+0xa8>
    return;
 80044ae:	bf00      	nop
 80044b0:	e000      	b.n	80044b4 <serviceCan637_gereLaReception+0xa8>
    return;
 80044b2:	bf00      	nop
}
 80044b4:	3710      	adds	r7, #16
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	20000874 	.word	0x20000874
 80044c0:	200007d0 	.word	0x200007d0

080044c4 <serviceCan637_initialise>:

// ---------------------------------------------------------------------
//                     INITIALISATION DU SERVICE CAN637
// ---------------------------------------------------------------------
void serviceCan637_initialise(void)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
  unsigned char i;
  serviceCan637.idATransmettre = CAN_ID_ARRET;
 80044ca:	4b1c      	ldr	r3, [pc, #112]	@ (800453c <serviceCan637_initialise+0x78>)
 80044cc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044d0:	615a      	str	r2, [r3, #20]
  serviceCan637.etatDuModuleDeReception = MODULE_PAS_EN_FONCTION;
 80044d2:	4b1a      	ldr	r3, [pc, #104]	@ (800453c <serviceCan637_initialise+0x78>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	701a      	strb	r2, [r3, #0]
  serviceCan637.information             = INFORMATION_TRAITEE;
 80044d8:	4b18      	ldr	r3, [pc, #96]	@ (800453c <serviceCan637_initialise+0x78>)
 80044da:	2200      	movs	r2, #0
 80044dc:	705a      	strb	r2, [r3, #1]
  serviceCan637.requete                 = REQUETE_TRAITEE;
 80044de:	4b17      	ldr	r3, [pc, #92]	@ (800453c <serviceCan637_initialise+0x78>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	729a      	strb	r2, [r3, #10]
  serviceCan637.nombreATransmettre      = 0;
 80044e4:	4b15      	ldr	r3, [pc, #84]	@ (800453c <serviceCan637_initialise+0x78>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	72da      	strb	r2, [r3, #11]
  serviceCan637.nombreARecevoir         = 0;
 80044ea:	4b14      	ldr	r3, [pc, #80]	@ (800453c <serviceCan637_initialise+0x78>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	761a      	strb	r2, [r3, #24]
  serviceCan637.statut                  = SERVICECAN637_PAS_D_ERREURS;
 80044f0:	4b12      	ldr	r3, [pc, #72]	@ (800453c <serviceCan637_initialise+0x78>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	765a      	strb	r2, [r3, #25]

  for (i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 80044f6:	2300      	movs	r3, #0
 80044f8:	71fb      	strb	r3, [r7, #7]
 80044fa:	e00c      	b.n	8004516 <serviceCan637_initialise+0x52>
  {
    serviceCan637.octetsATransmettre[i] = 0;
 80044fc:	79fb      	ldrb	r3, [r7, #7]
 80044fe:	4a0f      	ldr	r2, [pc, #60]	@ (800453c <serviceCan637_initialise+0x78>)
 8004500:	4413      	add	r3, r2
 8004502:	2200      	movs	r2, #0
 8004504:	731a      	strb	r2, [r3, #12]
    serviceCan637.octetsRecus[i]        = 0;
 8004506:	79fb      	ldrb	r3, [r7, #7]
 8004508:	4a0c      	ldr	r2, [pc, #48]	@ (800453c <serviceCan637_initialise+0x78>)
 800450a:	4413      	add	r3, r2
 800450c:	2200      	movs	r2, #0
 800450e:	709a      	strb	r2, [r3, #2]
  for (i = 0; i < SERVICECAN637_NOMBRE_DE_DONNEES_MAXIMUM; i++)
 8004510:	79fb      	ldrb	r3, [r7, #7]
 8004512:	3301      	adds	r3, #1
 8004514:	71fb      	strb	r3, [r7, #7]
 8004516:	79fb      	ldrb	r3, [r7, #7]
 8004518:	2b07      	cmp	r3, #7
 800451a:	d9ef      	bls.n	80044fc <serviceCan637_initialise+0x38>
  }

  // Enregistrement des fonctions dans le service de base de temps
  serviceBaseDeTemps_execute[TRANSMISSION_CAN_PHASE] =
 800451c:	4b08      	ldr	r3, [pc, #32]	@ (8004540 <serviceCan637_initialise+0x7c>)
 800451e:	4a09      	ldr	r2, [pc, #36]	@ (8004544 <serviceCan637_initialise+0x80>)
 8004520:	621a      	str	r2, [r3, #32]
      serviceCan637_gereLaTransmission;

  serviceBaseDeTemps_execute[RECEPTION_CAN_PHASE] =
 8004522:	4b07      	ldr	r3, [pc, #28]	@ (8004540 <serviceCan637_initialise+0x7c>)
 8004524:	4a08      	ldr	r2, [pc, #32]	@ (8004548 <serviceCan637_initialise+0x84>)
 8004526:	61da      	str	r2, [r3, #28]
      serviceCan637_gereLaReception;

  serviceCan637.etatDuModuleDeReception = MODULE_EN_FONCTION;
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <serviceCan637_initialise+0x78>)
 800452a:	2201      	movs	r2, #1
 800452c:	701a      	strb	r2, [r3, #0]
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	20000874 	.word	0x20000874
 8004540:	20000850 	.word	0x20000850
 8004544:	08004389 	.word	0x08004389
 8004548:	0800440d 	.word	0x0800440d

0800454c <serviceLEDs_gere>:
#include "interface_ADC.h"

void serviceLEDs_gere(void);

void serviceLEDs_gere(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	af00      	add	r7, sp, #0
	switch(centreDeTri.mode)
 8004550:	4b60      	ldr	r3, [pc, #384]	@ (80046d4 <serviceLEDs_gere+0x188>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	3b01      	subs	r3, #1
 8004556:	2b04      	cmp	r3, #4
 8004558:	f200 80bb 	bhi.w	80046d2 <serviceLEDs_gere+0x186>
 800455c:	a201      	add	r2, pc, #4	@ (adr r2, 8004564 <serviceLEDs_gere+0x18>)
 800455e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004562:	bf00      	nop
 8004564:	08004579 	.word	0x08004579
 8004568:	080045ed 	.word	0x080045ed
 800456c:	0800458d 	.word	0x0800458d
 8004570:	08004601 	.word	0x08004601
 8004574:	080046bd 	.word	0x080046bd
	{
	case ATTENTE:
		clignoterLED(LED_VERT);
 8004578:	2002      	movs	r0, #2
 800457a:	f7fd f9d5 	bl	8001928 <clignoterLED>
		eteindreLED(LED_ROUGE);
 800457e:	2001      	movs	r0, #1
 8004580:	f7fd f9b6 	bl	80018f0 <eteindreLED>
		eteindreLED(LED_JAUNE);
 8004584:	2003      	movs	r0, #3
 8004586:	f7fd f9b3 	bl	80018f0 <eteindreLED>
		break;
 800458a:	e0a2      	b.n	80046d2 <serviceLEDs_gere+0x186>
	case OPERATION:
		if (centreDeTri.couleurBloc != 0)
 800458c:	4b51      	ldr	r3, [pc, #324]	@ (80046d4 <serviceLEDs_gere+0x188>)
 800458e:	78db      	ldrb	r3, [r3, #3]
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 809d 	beq.w	80046d0 <serviceLEDs_gere+0x184>
		{
			switch (centreDeTri.couleurBloc)
 8004596:	4b4f      	ldr	r3, [pc, #316]	@ (80046d4 <serviceLEDs_gere+0x188>)
 8004598:	78db      	ldrb	r3, [r3, #3]
 800459a:	2b03      	cmp	r3, #3
 800459c:	d01b      	beq.n	80045d6 <serviceLEDs_gere+0x8a>
 800459e:	2b03      	cmp	r3, #3
 80045a0:	f300 8096 	bgt.w	80046d0 <serviceLEDs_gere+0x184>
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d002      	beq.n	80045ae <serviceLEDs_gere+0x62>
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d00a      	beq.n	80045c2 <serviceLEDs_gere+0x76>
				eteindreLED(LED_ROUGE);
				eteindreLED(LED_VERT);
				break;
			}
		}
		break;
 80045ac:	e090      	b.n	80046d0 <serviceLEDs_gere+0x184>
				clignoterLED(LED_JAUNE);
 80045ae:	2003      	movs	r0, #3
 80045b0:	f7fd f9ba 	bl	8001928 <clignoterLED>
				eteindreLED(LED_ROUGE);
 80045b4:	2001      	movs	r0, #1
 80045b6:	f7fd f99b 	bl	80018f0 <eteindreLED>
				eteindreLED(LED_VERT);
 80045ba:	2002      	movs	r0, #2
 80045bc:	f7fd f998 	bl	80018f0 <eteindreLED>
				break;
 80045c0:	e013      	b.n	80045ea <serviceLEDs_gere+0x9e>
				allumerLED(LED_JAUNE);
 80045c2:	2003      	movs	r0, #3
 80045c4:	f7fd f978 	bl	80018b8 <allumerLED>
				eteindreLED(LED_ROUGE);
 80045c8:	2001      	movs	r0, #1
 80045ca:	f7fd f991 	bl	80018f0 <eteindreLED>
				eteindreLED(LED_VERT);
 80045ce:	2002      	movs	r0, #2
 80045d0:	f7fd f98e 	bl	80018f0 <eteindreLED>
				break;
 80045d4:	e009      	b.n	80045ea <serviceLEDs_gere+0x9e>
				allumerLED(LED_JAUNE);
 80045d6:	2003      	movs	r0, #3
 80045d8:	f7fd f96e 	bl	80018b8 <allumerLED>
				eteindreLED(LED_ROUGE);
 80045dc:	2001      	movs	r0, #1
 80045de:	f7fd f987 	bl	80018f0 <eteindreLED>
				eteindreLED(LED_VERT);
 80045e2:	2002      	movs	r0, #2
 80045e4:	f7fd f984 	bl	80018f0 <eteindreLED>
				break;
 80045e8:	bf00      	nop
		break;
 80045ea:	e071      	b.n	80046d0 <serviceLEDs_gere+0x184>
	case ARRET:
		allumerLED(LED_ROUGE);
 80045ec:	2001      	movs	r0, #1
 80045ee:	f7fd f963 	bl	80018b8 <allumerLED>
		eteindreLED(LED_JAUNE);
 80045f2:	2003      	movs	r0, #3
 80045f4:	f7fd f97c 	bl	80018f0 <eteindreLED>
		eteindreLED(LED_VERT);
 80045f8:	2002      	movs	r0, #2
 80045fa:	f7fd f979 	bl	80018f0 <eteindreLED>
		break;
 80045fe:	e068      	b.n	80046d2 <serviceLEDs_gere+0x186>
	case TEST:
		if (DETECT_MAGNETIQUE != 0)
 8004600:	4b35      	ldr	r3, [pc, #212]	@ (80046d8 <serviceLEDs_gere+0x18c>)
 8004602:	78db      	ldrb	r3, [r3, #3]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d009      	beq.n	8004620 <serviceLEDs_gere+0xd4>
		{
			allumerLED(LED_JAUNE);
 800460c:	2003      	movs	r0, #3
 800460e:	f7fd f953 	bl	80018b8 <allumerLED>
			eteindreLED(LED_ROUGE);
 8004612:	2001      	movs	r0, #1
 8004614:	f7fd f96c 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_VERT);
 8004618:	2002      	movs	r0, #2
 800461a:	f7fd f969 	bl	80018f0 <eteindreLED>
			return;
 800461e:	e058      	b.n	80046d2 <serviceLEDs_gere+0x186>
		}
		else if (DETECT_CAPACITIF != 0)
 8004620:	4b2d      	ldr	r3, [pc, #180]	@ (80046d8 <serviceLEDs_gere+0x18c>)
 8004622:	78db      	ldrb	r3, [r3, #3]
 8004624:	085b      	lsrs	r3, r3, #1
 8004626:	b2db      	uxtb	r3, r3
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	2b00      	cmp	r3, #0
 800462e:	d009      	beq.n	8004644 <serviceLEDs_gere+0xf8>
		{
			allumerLED(LED_ROUGE);
 8004630:	2001      	movs	r0, #1
 8004632:	f7fd f941 	bl	80018b8 <allumerLED>
			eteindreLED(LED_JAUNE);
 8004636:	2003      	movs	r0, #3
 8004638:	f7fd f95a 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_VERT);
 800463c:	2002      	movs	r0, #2
 800463e:	f7fd f957 	bl	80018f0 <eteindreLED>
			return;
 8004642:	e046      	b.n	80046d2 <serviceLEDs_gere+0x186>
		}
		else if (DETECT_OPT_PLATEAU  != 0)
 8004644:	4b24      	ldr	r3, [pc, #144]	@ (80046d8 <serviceLEDs_gere+0x18c>)
 8004646:	78db      	ldrb	r3, [r3, #3]
 8004648:	089b      	lsrs	r3, r3, #2
 800464a:	b2db      	uxtb	r3, r3
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d009      	beq.n	8004668 <serviceLEDs_gere+0x11c>
		{
			allumerLED(LED_VERT);
 8004654:	2002      	movs	r0, #2
 8004656:	f7fd f92f 	bl	80018b8 <allumerLED>
			eteindreLED(LED_JAUNE);
 800465a:	2003      	movs	r0, #3
 800465c:	f7fd f948 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_ROUGE);
 8004660:	2001      	movs	r0, #1
 8004662:	f7fd f945 	bl	80018f0 <eteindreLED>
			return;
 8004666:	e034      	b.n	80046d2 <serviceLEDs_gere+0x186>
		}
		else if (DETECT_OPT_CHUTE != 0)
 8004668:	4b1b      	ldr	r3, [pc, #108]	@ (80046d8 <serviceLEDs_gere+0x18c>)
 800466a:	78db      	ldrb	r3, [r3, #3]
 800466c:	08db      	lsrs	r3, r3, #3
 800466e:	b2db      	uxtb	r3, r3
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	2b00      	cmp	r3, #0
 8004676:	d009      	beq.n	800468c <serviceLEDs_gere+0x140>
		{
			allumerLED(LED_VERT);
 8004678:	2002      	movs	r0, #2
 800467a:	f7fd f91d 	bl	80018b8 <allumerLED>
			eteindreLED(LED_JAUNE);
 800467e:	2003      	movs	r0, #3
 8004680:	f7fd f936 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_ROUGE);
 8004684:	2001      	movs	r0, #1
 8004686:	f7fd f933 	bl	80018f0 <eteindreLED>
			return;
 800468a:	e022      	b.n	80046d2 <serviceLEDs_gere+0x186>
		}
		else if (interfaceADC.valeurADC >= 0x050)
 800468c:	4b13      	ldr	r3, [pc, #76]	@ (80046dc <serviceLEDs_gere+0x190>)
 800468e:	885b      	ldrh	r3, [r3, #2]
 8004690:	2b4f      	cmp	r3, #79	@ 0x4f
 8004692:	d909      	bls.n	80046a8 <serviceLEDs_gere+0x15c>
		{
			allumerLED(LED_JAUNE);
 8004694:	2003      	movs	r0, #3
 8004696:	f7fd f90f 	bl	80018b8 <allumerLED>
			allumerLED(LED_ROUGE);
 800469a:	2001      	movs	r0, #1
 800469c:	f7fd f90c 	bl	80018b8 <allumerLED>
			eteindreLED(LED_VERT);
 80046a0:	2002      	movs	r0, #2
 80046a2:	f7fd f925 	bl	80018f0 <eteindreLED>
		{
			eteindreLED(LED_JAUNE);
			eteindreLED(LED_ROUGE);
			eteindreLED(LED_VERT);
		}
		break;
 80046a6:	e014      	b.n	80046d2 <serviceLEDs_gere+0x186>
			eteindreLED(LED_JAUNE);
 80046a8:	2003      	movs	r0, #3
 80046aa:	f7fd f921 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_ROUGE);
 80046ae:	2001      	movs	r0, #1
 80046b0:	f7fd f91e 	bl	80018f0 <eteindreLED>
			eteindreLED(LED_VERT);
 80046b4:	2002      	movs	r0, #2
 80046b6:	f7fd f91b 	bl	80018f0 <eteindreLED>
		break;
 80046ba:	e00a      	b.n	80046d2 <serviceLEDs_gere+0x186>
	case ERREUR:
		clignoterLED(LED_ROUGE);
 80046bc:	2001      	movs	r0, #1
 80046be:	f7fd f933 	bl	8001928 <clignoterLED>
		eteindreLED(LED_VERT);
 80046c2:	2002      	movs	r0, #2
 80046c4:	f7fd f914 	bl	80018f0 <eteindreLED>
		eteindreLED(LED_JAUNE);
 80046c8:	2003      	movs	r0, #3
 80046ca:	f7fd f911 	bl	80018f0 <eteindreLED>
		break;
 80046ce:	e000      	b.n	80046d2 <serviceLEDs_gere+0x186>
		break;
 80046d0:	bf00      	nop
	}
}
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20000838 	.word	0x20000838
 80046d8:	200007c8 	.word	0x200007c8
 80046dc:	200007b4 	.word	0x200007b4

080046e0 <serviceLEDsInit>:

void serviceLEDsInit(void)
{
 80046e0:	b480      	push	{r7}
 80046e2:	af00      	add	r7, sp, #0
	serviceBaseDeTemps_execute[LEDS_PHASE] =
 80046e4:	4b03      	ldr	r3, [pc, #12]	@ (80046f4 <serviceLEDsInit+0x14>)
 80046e6:	4a04      	ldr	r2, [pc, #16]	@ (80046f8 <serviceLEDsInit+0x18>)
 80046e8:	625a      	str	r2, [r3, #36]	@ 0x24
			serviceLEDs_gere;
}
 80046ea:	bf00      	nop
 80046ec:	46bd      	mov	sp, r7
 80046ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f2:	4770      	bx	lr
 80046f4:	20000850 	.word	0x20000850
 80046f8:	0800454d 	.word	0x0800454d

080046fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80046fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004734 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004700:	f7fd f840 	bl	8001784 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004704:	480c      	ldr	r0, [pc, #48]	@ (8004738 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004706:	490d      	ldr	r1, [pc, #52]	@ (800473c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004708:	4a0d      	ldr	r2, [pc, #52]	@ (8004740 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800470a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800470c:	e002      	b.n	8004714 <LoopCopyDataInit>

0800470e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800470e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004712:	3304      	adds	r3, #4

08004714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004718:	d3f9      	bcc.n	800470e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800471a:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800471c:	4c0a      	ldr	r4, [pc, #40]	@ (8004748 <LoopFillZerobss+0x22>)
  movs r3, #0
 800471e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004720:	e001      	b.n	8004726 <LoopFillZerobss>

08004722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004724:	3204      	adds	r2, #4

08004726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004728:	d3fb      	bcc.n	8004722 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800472a:	f008 fff5 	bl	800d718 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800472e:	f7fc fc2a 	bl	8000f86 <main>
  bx  lr    
 8004732:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004734:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004738:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800473c:	20000688 	.word	0x20000688
  ldr r2, =_sidata
 8004740:	0800d850 	.word	0x0800d850
  ldr r2, =_sbss
 8004744:	20000688 	.word	0x20000688
  ldr r4, =_ebss
 8004748:	20001198 	.word	0x20001198

0800474c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800474c:	e7fe      	b.n	800474c <ADC_IRQHandler>
	...

08004750 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004754:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <HAL_Init+0x40>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a0d      	ldr	r2, [pc, #52]	@ (8004790 <HAL_Init+0x40>)
 800475a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800475e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <HAL_Init+0x40>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a0a      	ldr	r2, [pc, #40]	@ (8004790 <HAL_Init+0x40>)
 8004766:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800476a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800476c:	4b08      	ldr	r3, [pc, #32]	@ (8004790 <HAL_Init+0x40>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a07      	ldr	r2, [pc, #28]	@ (8004790 <HAL_Init+0x40>)
 8004772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004776:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004778:	2003      	movs	r0, #3
 800477a:	f000 fdbd 	bl	80052f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800477e:	2000      	movs	r0, #0
 8004780:	f000 f808 	bl	8004794 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004784:	f7fc fe76 	bl	8001474 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40023c00 	.word	0x40023c00

08004794 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800479c:	4b12      	ldr	r3, [pc, #72]	@ (80047e8 <HAL_InitTick+0x54>)
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b12      	ldr	r3, [pc, #72]	@ (80047ec <HAL_InitTick+0x58>)
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	4619      	mov	r1, r3
 80047a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80047aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80047ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b2:	4618      	mov	r0, r3
 80047b4:	f000 fdd5 	bl	8005362 <HAL_SYSTICK_Config>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d001      	beq.n	80047c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e00e      	b.n	80047e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2b0f      	cmp	r3, #15
 80047c6:	d80a      	bhi.n	80047de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047c8:	2200      	movs	r2, #0
 80047ca:	6879      	ldr	r1, [r7, #4]
 80047cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80047d0:	f000 fd9d 	bl	800530e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80047d4:	4a06      	ldr	r2, [pc, #24]	@ (80047f0 <HAL_InitTick+0x5c>)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	e000      	b.n	80047e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3708      	adds	r7, #8
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	20000554 	.word	0x20000554
 80047ec:	20000614 	.word	0x20000614
 80047f0:	20000610 	.word	0x20000610

080047f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047f8:	4b06      	ldr	r3, [pc, #24]	@ (8004814 <HAL_IncTick+0x20>)
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <HAL_IncTick+0x24>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4413      	add	r3, r2
 8004804:	4a04      	ldr	r2, [pc, #16]	@ (8004818 <HAL_IncTick+0x24>)
 8004806:	6013      	str	r3, [r2, #0]
}
 8004808:	bf00      	nop
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	20000614 	.word	0x20000614
 8004818:	20000890 	.word	0x20000890

0800481c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return uwTick;
 8004820:	4b03      	ldr	r3, [pc, #12]	@ (8004830 <HAL_GetTick+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000890 	.word	0x20000890

08004834 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800483c:	f7ff ffee 	bl	800481c <HAL_GetTick>
 8004840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800484c:	d005      	beq.n	800485a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800484e:	4b0a      	ldr	r3, [pc, #40]	@ (8004878 <HAL_Delay+0x44>)
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	461a      	mov	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	4413      	add	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800485a:	bf00      	nop
 800485c:	f7ff ffde 	bl	800481c <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	429a      	cmp	r2, r3
 800486a:	d8f7      	bhi.n	800485c <HAL_Delay+0x28>
  {
  }
}
 800486c:	bf00      	nop
 800486e:	bf00      	nop
 8004870:	3710      	adds	r7, #16
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20000614 	.word	0x20000614

0800487c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e0ed      	b.n	8004a6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d102      	bne.n	80048a0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fc fe12 	bl	80014c4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0201 	orr.w	r2, r2, #1
 80048ae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048b0:	f7ff ffb4 	bl	800481c <HAL_GetTick>
 80048b4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80048b6:	e012      	b.n	80048de <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80048b8:	f7ff ffb0 	bl	800481c <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b0a      	cmp	r3, #10
 80048c4:	d90b      	bls.n	80048de <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2205      	movs	r2, #5
 80048d6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e0c5      	b.n	8004a6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0e5      	beq.n	80048b8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0202 	bic.w	r2, r2, #2
 80048fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048fc:	f7ff ff8e 	bl	800481c <HAL_GetTick>
 8004900:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004902:	e012      	b.n	800492a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004904:	f7ff ff8a 	bl	800481c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	2b0a      	cmp	r3, #10
 8004910:	d90b      	bls.n	800492a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2205      	movs	r2, #5
 8004922:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e09f      	b.n	8004a6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d1e5      	bne.n	8004904 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	7e1b      	ldrb	r3, [r3, #24]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d108      	bne.n	8004952 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800494e:	601a      	str	r2, [r3, #0]
 8004950:	e007      	b.n	8004962 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004960:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	7e5b      	ldrb	r3, [r3, #25]
 8004966:	2b01      	cmp	r3, #1
 8004968:	d108      	bne.n	800497c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681a      	ldr	r2, [r3, #0]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004978:	601a      	str	r2, [r3, #0]
 800497a:	e007      	b.n	800498c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800498a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	7e9b      	ldrb	r3, [r3, #26]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d108      	bne.n	80049a6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f042 0220 	orr.w	r2, r2, #32
 80049a2:	601a      	str	r2, [r3, #0]
 80049a4:	e007      	b.n	80049b6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 0220 	bic.w	r2, r2, #32
 80049b4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	7edb      	ldrb	r3, [r3, #27]
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d108      	bne.n	80049d0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 0210 	bic.w	r2, r2, #16
 80049cc:	601a      	str	r2, [r3, #0]
 80049ce:	e007      	b.n	80049e0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f042 0210 	orr.w	r2, r2, #16
 80049de:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	7f1b      	ldrb	r3, [r3, #28]
 80049e4:	2b01      	cmp	r3, #1
 80049e6:	d108      	bne.n	80049fa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f042 0208 	orr.w	r2, r2, #8
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	e007      	b.n	8004a0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0208 	bic.w	r2, r2, #8
 8004a08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	7f5b      	ldrb	r3, [r3, #29]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d108      	bne.n	8004a24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f042 0204 	orr.w	r2, r2, #4
 8004a20:	601a      	str	r2, [r3, #0]
 8004a22:	e007      	b.n	8004a34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f022 0204 	bic.w	r2, r2, #4
 8004a32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	ea42 0103 	orr.w	r1, r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	1e5a      	subs	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
	...

08004a74 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a84:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 8004a86:	7dfb      	ldrb	r3, [r7, #23]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d003      	beq.n	8004a94 <HAL_CAN_ConfigFilter+0x20>
 8004a8c:	7dfb      	ldrb	r3, [r7, #23]
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	f040 80be 	bne.w	8004c10 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004a94:	4b65      	ldr	r3, [pc, #404]	@ (8004c2c <HAL_CAN_ConfigFilter+0x1b8>)
 8004a96:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004a9e:	f043 0201 	orr.w	r2, r3, #1
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004aae:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004ab2:	693b      	ldr	r3, [r7, #16]
 8004ab4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	021b      	lsls	r3, r3, #8
 8004ac4:	431a      	orrs	r2, r3
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	f003 031f 	and.w	r3, r3, #31
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8004ada:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	401a      	ands	r2, r3
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d123      	bne.n	8004b3e <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	43db      	mvns	r3, r3
 8004b00:	401a      	ands	r2, r3
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	68db      	ldr	r3, [r3, #12]
 8004b0c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004b14:	683a      	ldr	r2, [r7, #0]
 8004b16:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004b18:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	3248      	adds	r2, #72	@ 0x48
 8004b1e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004b32:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b34:	6939      	ldr	r1, [r7, #16]
 8004b36:	3348      	adds	r3, #72	@ 0x48
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	440b      	add	r3, r1
 8004b3c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	69db      	ldr	r3, [r3, #28]
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d122      	bne.n	8004b8c <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004b66:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	3248      	adds	r2, #72	@ 0x48
 8004b6c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004b80:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004b82:	6939      	ldr	r1, [r7, #16]
 8004b84:	3348      	adds	r3, #72	@ 0x48
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	440b      	add	r3, r1
 8004b8a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	699b      	ldr	r3, [r3, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d109      	bne.n	8004ba8 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	401a      	ands	r2, r3
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8004ba6:	e007      	b.n	8004bb8 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	431a      	orrs	r2, r3
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	691b      	ldr	r3, [r3, #16]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d109      	bne.n	8004bd4 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	43db      	mvns	r3, r3
 8004bca:	401a      	ands	r2, r3
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8004bd2:	e007      	b.n	8004be4 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	431a      	orrs	r2, r3
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	6a1b      	ldr	r3, [r3, #32]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d107      	bne.n	8004bfc <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8004c02:	f023 0201 	bic.w	r2, r3, #1
 8004c06:	693b      	ldr	r3, [r7, #16]
 8004c08:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	e006      	b.n	8004c1e <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
  }
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	371c      	adds	r7, #28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	40006400 	.word	0x40006400

08004c30 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d12e      	bne.n	8004ca2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2202      	movs	r2, #2
 8004c48:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	681a      	ldr	r2, [r3, #0]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f022 0201 	bic.w	r2, r2, #1
 8004c5a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c5c:	f7ff fdde 	bl	800481c <HAL_GetTick>
 8004c60:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004c62:	e012      	b.n	8004c8a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c64:	f7ff fdda 	bl	800481c <HAL_GetTick>
 8004c68:	4602      	mov	r2, r0
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	1ad3      	subs	r3, r2, r3
 8004c6e:	2b0a      	cmp	r3, #10
 8004c70:	d90b      	bls.n	8004c8a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c76:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2205      	movs	r2, #5
 8004c82:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e012      	b.n	8004cb0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e5      	bne.n	8004c64 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	e006      	b.n	8004cb0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ca6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
  }
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b089      	sub	sp, #36	@ 0x24
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
 8004cc4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ccc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	689b      	ldr	r3, [r3, #8]
 8004cd4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004cd6:	7ffb      	ldrb	r3, [r7, #31]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d003      	beq.n	8004ce4 <HAL_CAN_AddTxMessage+0x2c>
 8004cdc:	7ffb      	ldrb	r3, [r7, #31]
 8004cde:	2b02      	cmp	r3, #2
 8004ce0:	f040 80ad 	bne.w	8004e3e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004ce4:	69bb      	ldr	r3, [r7, #24]
 8004ce6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d10a      	bne.n	8004d04 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004cee:	69bb      	ldr	r3, [r7, #24]
 8004cf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d105      	bne.n	8004d04 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	f000 8095 	beq.w	8004e2e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	0e1b      	lsrs	r3, r3, #24
 8004d08:	f003 0303 	and.w	r3, r3, #3
 8004d0c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004d0e:	2201      	movs	r2, #1
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	409a      	lsls	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d10d      	bne.n	8004d3c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004d2a:	68f9      	ldr	r1, [r7, #12]
 8004d2c:	6809      	ldr	r1, [r1, #0]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	3318      	adds	r3, #24
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	440b      	add	r3, r1
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	e00f      	b.n	8004d5c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004d46:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004d4c:	68f9      	ldr	r1, [r7, #12]
 8004d4e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004d50:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	3318      	adds	r3, #24
 8004d56:	011b      	lsls	r3, r3, #4
 8004d58:	440b      	add	r3, r1
 8004d5a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6819      	ldr	r1, [r3, #0]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	691a      	ldr	r2, [r3, #16]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	3318      	adds	r3, #24
 8004d68:	011b      	lsls	r3, r3, #4
 8004d6a:	440b      	add	r3, r1
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	7d1b      	ldrb	r3, [r3, #20]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d111      	bne.n	8004d9c <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	3318      	adds	r3, #24
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	4413      	add	r3, r2
 8004d84:	3304      	adds	r3, #4
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	6811      	ldr	r1, [r2, #0]
 8004d8c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	3318      	adds	r3, #24
 8004d94:	011b      	lsls	r3, r3, #4
 8004d96:	440b      	add	r3, r1
 8004d98:	3304      	adds	r3, #4
 8004d9a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	3307      	adds	r3, #7
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	061a      	lsls	r2, r3, #24
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3306      	adds	r3, #6
 8004da8:	781b      	ldrb	r3, [r3, #0]
 8004daa:	041b      	lsls	r3, r3, #16
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	3305      	adds	r3, #5
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	021b      	lsls	r3, r3, #8
 8004db6:	4313      	orrs	r3, r2
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	3204      	adds	r2, #4
 8004dbc:	7812      	ldrb	r2, [r2, #0]
 8004dbe:	4610      	mov	r0, r2
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	6811      	ldr	r1, [r2, #0]
 8004dc4:	ea43 0200 	orr.w	r2, r3, r0
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	440b      	add	r3, r1
 8004dce:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004dd2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3303      	adds	r3, #3
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	061a      	lsls	r2, r3, #24
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3302      	adds	r3, #2
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	041b      	lsls	r3, r3, #16
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	3301      	adds	r3, #1
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	021b      	lsls	r3, r3, #8
 8004dee:	4313      	orrs	r3, r2
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	7812      	ldrb	r2, [r2, #0]
 8004df4:	4610      	mov	r0, r2
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	6811      	ldr	r1, [r2, #0]
 8004dfa:	ea43 0200 	orr.w	r2, r3, r0
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	440b      	add	r3, r1
 8004e04:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004e08:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	3318      	adds	r3, #24
 8004e12:	011b      	lsls	r3, r3, #4
 8004e14:	4413      	add	r3, r2
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68fa      	ldr	r2, [r7, #12]
 8004e1a:	6811      	ldr	r1, [r2, #0]
 8004e1c:	f043 0201 	orr.w	r2, r3, #1
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	3318      	adds	r3, #24
 8004e24:	011b      	lsls	r3, r3, #4
 8004e26:	440b      	add	r3, r1
 8004e28:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	e00e      	b.n	8004e4c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e32:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e006      	b.n	8004e4c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e42:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
  }
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3724      	adds	r7, #36	@ 0x24
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b085      	sub	sp, #20
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004e60:	2300      	movs	r3, #0
 8004e62:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e6a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8004e6c:	7afb      	ldrb	r3, [r7, #11]
 8004e6e:	2b01      	cmp	r3, #1
 8004e70:	d002      	beq.n	8004e78 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8004e72:	7afb      	ldrb	r3, [r7, #11]
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d11d      	bne.n	8004eb4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d002      	beq.n	8004e8c <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	3301      	adds	r3, #1
 8004e8a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d002      	beq.n	8004ea0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	3301      	adds	r3, #1
 8004eb2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004ec2:	b480      	push	{r7}
 8004ec4:	b087      	sub	sp, #28
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	60f8      	str	r0, [r7, #12]
 8004eca:	60b9      	str	r1, [r7, #8]
 8004ecc:	607a      	str	r2, [r7, #4]
 8004ece:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ed6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8004ed8:	7dfb      	ldrb	r3, [r7, #23]
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d003      	beq.n	8004ee6 <HAL_CAN_GetRxMessage+0x24>
 8004ede:	7dfb      	ldrb	r3, [r7, #23]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	f040 8103 	bne.w	80050ec <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d10e      	bne.n	8004f0a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f003 0303 	and.w	r3, r3, #3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d116      	bne.n	8004f28 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	e0f7      	b.n	80050fa <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	f003 0303 	and.w	r3, r3, #3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d107      	bne.n	8004f28 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0e8      	b.n	80050fa <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	331b      	adds	r3, #27
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	4413      	add	r3, r2
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0204 	and.w	r2, r3, #4
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d10c      	bne.n	8004f60 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	331b      	adds	r3, #27
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	4413      	add	r3, r2
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	0d5b      	lsrs	r3, r3, #21
 8004f56:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	e00b      	b.n	8004f78 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	331b      	adds	r3, #27
 8004f68:	011b      	lsls	r3, r3, #4
 8004f6a:	4413      	add	r3, r2
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	08db      	lsrs	r3, r3, #3
 8004f70:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	331b      	adds	r3, #27
 8004f80:	011b      	lsls	r3, r3, #4
 8004f82:	4413      	add	r3, r2
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f003 0202 	and.w	r2, r3, #2
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	331b      	adds	r3, #27
 8004f96:	011b      	lsls	r3, r3, #4
 8004f98:	4413      	add	r3, r2
 8004f9a:	3304      	adds	r3, #4
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f003 0308 	and.w	r3, r3, #8
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2208      	movs	r2, #8
 8004faa:	611a      	str	r2, [r3, #16]
 8004fac:	e00b      	b.n	8004fc6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	331b      	adds	r3, #27
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	4413      	add	r3, r2
 8004fba:	3304      	adds	r3, #4
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 020f 	and.w	r2, r3, #15
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	331b      	adds	r3, #27
 8004fce:	011b      	lsls	r3, r3, #4
 8004fd0:	4413      	add	r3, r2
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	331b      	adds	r3, #27
 8004fe6:	011b      	lsls	r3, r3, #4
 8004fe8:	4413      	add	r3, r2
 8004fea:	3304      	adds	r3, #4
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	0c1b      	lsrs	r3, r3, #16
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	011b      	lsls	r3, r3, #4
 8004ffe:	4413      	add	r3, r2
 8005000:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	b2da      	uxtb	r2, r3
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	4413      	add	r3, r2
 8005016:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	0a1a      	lsrs	r2, r3, #8
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	3301      	adds	r3, #1
 8005022:	b2d2      	uxtb	r2, r2
 8005024:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	4413      	add	r3, r2
 8005030:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	0c1a      	lsrs	r2, r3, #16
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	3302      	adds	r3, #2
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	4413      	add	r3, r2
 800504a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	0e1a      	lsrs	r2, r3, #24
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	3303      	adds	r3, #3
 8005056:	b2d2      	uxtb	r2, r2
 8005058:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681a      	ldr	r2, [r3, #0]
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	011b      	lsls	r3, r3, #4
 8005062:	4413      	add	r3, r2
 8005064:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	3304      	adds	r3, #4
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	4413      	add	r3, r2
 800507c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	0a1a      	lsrs	r2, r3, #8
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	3305      	adds	r3, #5
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	4413      	add	r3, r2
 8005096:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	0c1a      	lsrs	r2, r3, #16
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	3306      	adds	r3, #6
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	4413      	add	r3, r2
 80050b0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	0e1a      	lsrs	r2, r3, #24
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	3307      	adds	r3, #7
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d108      	bne.n	80050d8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68da      	ldr	r2, [r3, #12]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f042 0220 	orr.w	r2, r2, #32
 80050d4:	60da      	str	r2, [r3, #12]
 80050d6:	e007      	b.n	80050e8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	691a      	ldr	r2, [r3, #16]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f042 0220 	orr.w	r2, r2, #32
 80050e6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80050e8:	2300      	movs	r3, #0
 80050ea:	e006      	b.n	80050fa <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
  }
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	371c      	adds	r7, #28
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8005106:	b480      	push	{r7}
 8005108:	b085      	sub	sp, #20
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
 800510e:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8005110:	2300      	movs	r3, #0
 8005112:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f893 3020 	ldrb.w	r3, [r3, #32]
 800511a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800511c:	7afb      	ldrb	r3, [r7, #11]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d002      	beq.n	8005128 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8005122:	7afb      	ldrb	r3, [r7, #11]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d10f      	bne.n	8005148 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d106      	bne.n	800513c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f003 0303 	and.w	r3, r3, #3
 8005138:	60fb      	str	r3, [r7, #12]
 800513a:	e005      	b.n	8005148 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	691b      	ldr	r3, [r3, #16]
 8005142:	f003 0303 	and.w	r3, r3, #3
 8005146:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8005148:	68fb      	ldr	r3, [r7, #12]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3714      	adds	r7, #20
 800514e:	46bd      	mov	sp, r7
 8005150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005154:	4770      	bx	lr
	...

08005158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005168:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <__NVIC_SetPriorityGrouping+0x44>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005174:	4013      	ands	r3, r2
 8005176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800518a:	4a04      	ldr	r2, [pc, #16]	@ (800519c <__NVIC_SetPriorityGrouping+0x44>)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	60d3      	str	r3, [r2, #12]
}
 8005190:	bf00      	nop
 8005192:	3714      	adds	r7, #20
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	e000ed00 	.word	0xe000ed00

080051a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <__NVIC_GetPriorityGrouping+0x18>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	0a1b      	lsrs	r3, r3, #8
 80051aa:	f003 0307 	and.w	r3, r3, #7
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	e000ed00 	.word	0xe000ed00

080051bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	db0b      	blt.n	80051e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ce:	79fb      	ldrb	r3, [r7, #7]
 80051d0:	f003 021f 	and.w	r2, r3, #31
 80051d4:	4907      	ldr	r1, [pc, #28]	@ (80051f4 <__NVIC_EnableIRQ+0x38>)
 80051d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	2001      	movs	r0, #1
 80051de:	fa00 f202 	lsl.w	r2, r0, r2
 80051e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	e000e100 	.word	0xe000e100

080051f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	4603      	mov	r3, r0
 8005200:	6039      	str	r1, [r7, #0]
 8005202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005208:	2b00      	cmp	r3, #0
 800520a:	db0a      	blt.n	8005222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	490c      	ldr	r1, [pc, #48]	@ (8005244 <__NVIC_SetPriority+0x4c>)
 8005212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005216:	0112      	lsls	r2, r2, #4
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	440b      	add	r3, r1
 800521c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005220:	e00a      	b.n	8005238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	b2da      	uxtb	r2, r3
 8005226:	4908      	ldr	r1, [pc, #32]	@ (8005248 <__NVIC_SetPriority+0x50>)
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	f003 030f 	and.w	r3, r3, #15
 800522e:	3b04      	subs	r3, #4
 8005230:	0112      	lsls	r2, r2, #4
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	440b      	add	r3, r1
 8005236:	761a      	strb	r2, [r3, #24]
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	e000e100 	.word	0xe000e100
 8005248:	e000ed00 	.word	0xe000ed00

0800524c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800524c:	b480      	push	{r7}
 800524e:	b089      	sub	sp, #36	@ 0x24
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	f1c3 0307 	rsb	r3, r3, #7
 8005266:	2b04      	cmp	r3, #4
 8005268:	bf28      	it	cs
 800526a:	2304      	movcs	r3, #4
 800526c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	3304      	adds	r3, #4
 8005272:	2b06      	cmp	r3, #6
 8005274:	d902      	bls.n	800527c <NVIC_EncodePriority+0x30>
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	3b03      	subs	r3, #3
 800527a:	e000      	b.n	800527e <NVIC_EncodePriority+0x32>
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005280:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	fa02 f303 	lsl.w	r3, r2, r3
 800528a:	43da      	mvns	r2, r3
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	401a      	ands	r2, r3
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005294:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	fa01 f303 	lsl.w	r3, r1, r3
 800529e:	43d9      	mvns	r1, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052a4:	4313      	orrs	r3, r2
         );
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3724      	adds	r7, #36	@ 0x24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3b01      	subs	r3, #1
 80052c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052c4:	d301      	bcc.n	80052ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052c6:	2301      	movs	r3, #1
 80052c8:	e00f      	b.n	80052ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052ca:	4a0a      	ldr	r2, [pc, #40]	@ (80052f4 <SysTick_Config+0x40>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052d2:	210f      	movs	r1, #15
 80052d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052d8:	f7ff ff8e 	bl	80051f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052dc:	4b05      	ldr	r3, [pc, #20]	@ (80052f4 <SysTick_Config+0x40>)
 80052de:	2200      	movs	r2, #0
 80052e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052e2:	4b04      	ldr	r3, [pc, #16]	@ (80052f4 <SysTick_Config+0x40>)
 80052e4:	2207      	movs	r2, #7
 80052e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	e000e010 	.word	0xe000e010

080052f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff ff29 	bl	8005158 <__NVIC_SetPriorityGrouping>
}
 8005306:	bf00      	nop
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800530e:	b580      	push	{r7, lr}
 8005310:	b086      	sub	sp, #24
 8005312:	af00      	add	r7, sp, #0
 8005314:	4603      	mov	r3, r0
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
 800531a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800531c:	2300      	movs	r3, #0
 800531e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005320:	f7ff ff3e 	bl	80051a0 <__NVIC_GetPriorityGrouping>
 8005324:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	6978      	ldr	r0, [r7, #20]
 800532c:	f7ff ff8e 	bl	800524c <NVIC_EncodePriority>
 8005330:	4602      	mov	r2, r0
 8005332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005336:	4611      	mov	r1, r2
 8005338:	4618      	mov	r0, r3
 800533a:	f7ff ff5d 	bl	80051f8 <__NVIC_SetPriority>
}
 800533e:	bf00      	nop
 8005340:	3718      	adds	r7, #24
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b082      	sub	sp, #8
 800534a:	af00      	add	r7, sp, #0
 800534c:	4603      	mov	r3, r0
 800534e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff ff31 	bl	80051bc <__NVIC_EnableIRQ>
}
 800535a:	bf00      	nop
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005362:	b580      	push	{r7, lr}
 8005364:	b082      	sub	sp, #8
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7ff ffa2 	bl	80052b4 <SysTick_Config>
 8005370:	4603      	mov	r3, r0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}
	...

0800537c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800537c:	b480      	push	{r7}
 800537e:	b089      	sub	sp, #36	@ 0x24
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
 8005384:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005386:	2300      	movs	r3, #0
 8005388:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800538a:	2300      	movs	r3, #0
 800538c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800538e:	2300      	movs	r3, #0
 8005390:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005392:	2300      	movs	r3, #0
 8005394:	61fb      	str	r3, [r7, #28]
 8005396:	e16b      	b.n	8005670 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005398:	2201      	movs	r2, #1
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	fa02 f303 	lsl.w	r3, r2, r3
 80053a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	697a      	ldr	r2, [r7, #20]
 80053a8:	4013      	ands	r3, r2
 80053aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80053ac:	693a      	ldr	r2, [r7, #16]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	429a      	cmp	r2, r3
 80053b2:	f040 815a 	bne.w	800566a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	685b      	ldr	r3, [r3, #4]
 80053ba:	f003 0303 	and.w	r3, r3, #3
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d005      	beq.n	80053ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d130      	bne.n	8005430 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	2203      	movs	r2, #3
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	43db      	mvns	r3, r3
 80053e0:	69ba      	ldr	r2, [r7, #24]
 80053e2:	4013      	ands	r3, r2
 80053e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	68da      	ldr	r2, [r3, #12]
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	005b      	lsls	r3, r3, #1
 80053ee:	fa02 f303 	lsl.w	r3, r2, r3
 80053f2:	69ba      	ldr	r2, [r7, #24]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	69ba      	ldr	r2, [r7, #24]
 80053fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005404:	2201      	movs	r2, #1
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	fa02 f303 	lsl.w	r3, r2, r3
 800540c:	43db      	mvns	r3, r3
 800540e:	69ba      	ldr	r2, [r7, #24]
 8005410:	4013      	ands	r3, r2
 8005412:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	091b      	lsrs	r3, r3, #4
 800541a:	f003 0201 	and.w	r2, r3, #1
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	fa02 f303 	lsl.w	r3, r2, r3
 8005424:	69ba      	ldr	r2, [r7, #24]
 8005426:	4313      	orrs	r3, r2
 8005428:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	f003 0303 	and.w	r3, r3, #3
 8005438:	2b03      	cmp	r3, #3
 800543a:	d017      	beq.n	800546c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005442:	69fb      	ldr	r3, [r7, #28]
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	2203      	movs	r2, #3
 8005448:	fa02 f303 	lsl.w	r3, r2, r3
 800544c:	43db      	mvns	r3, r3
 800544e:	69ba      	ldr	r2, [r7, #24]
 8005450:	4013      	ands	r3, r2
 8005452:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	005b      	lsls	r3, r3, #1
 800545c:	fa02 f303 	lsl.w	r3, r2, r3
 8005460:	69ba      	ldr	r2, [r7, #24]
 8005462:	4313      	orrs	r3, r2
 8005464:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	69ba      	ldr	r2, [r7, #24]
 800546a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f003 0303 	and.w	r3, r3, #3
 8005474:	2b02      	cmp	r3, #2
 8005476:	d123      	bne.n	80054c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	08da      	lsrs	r2, r3, #3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	3208      	adds	r2, #8
 8005480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005484:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	f003 0307 	and.w	r3, r3, #7
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	220f      	movs	r2, #15
 8005490:	fa02 f303 	lsl.w	r3, r2, r3
 8005494:	43db      	mvns	r3, r3
 8005496:	69ba      	ldr	r2, [r7, #24]
 8005498:	4013      	ands	r3, r2
 800549a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	691a      	ldr	r2, [r3, #16]
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	69ba      	ldr	r2, [r7, #24]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80054b2:	69fb      	ldr	r3, [r7, #28]
 80054b4:	08da      	lsrs	r2, r3, #3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	3208      	adds	r2, #8
 80054ba:	69b9      	ldr	r1, [r7, #24]
 80054bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	005b      	lsls	r3, r3, #1
 80054ca:	2203      	movs	r2, #3
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	43db      	mvns	r3, r3
 80054d2:	69ba      	ldr	r2, [r7, #24]
 80054d4:	4013      	ands	r3, r2
 80054d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f003 0203 	and.w	r2, r3, #3
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	fa02 f303 	lsl.w	r3, r2, r3
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69ba      	ldr	r2, [r7, #24]
 80054f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 80b4 	beq.w	800566a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005502:	2300      	movs	r3, #0
 8005504:	60fb      	str	r3, [r7, #12]
 8005506:	4b60      	ldr	r3, [pc, #384]	@ (8005688 <HAL_GPIO_Init+0x30c>)
 8005508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550a:	4a5f      	ldr	r2, [pc, #380]	@ (8005688 <HAL_GPIO_Init+0x30c>)
 800550c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005510:	6453      	str	r3, [r2, #68]	@ 0x44
 8005512:	4b5d      	ldr	r3, [pc, #372]	@ (8005688 <HAL_GPIO_Init+0x30c>)
 8005514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005516:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800551a:	60fb      	str	r3, [r7, #12]
 800551c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800551e:	4a5b      	ldr	r2, [pc, #364]	@ (800568c <HAL_GPIO_Init+0x310>)
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	089b      	lsrs	r3, r3, #2
 8005524:	3302      	adds	r3, #2
 8005526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800552a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0303 	and.w	r3, r3, #3
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	220f      	movs	r2, #15
 8005536:	fa02 f303 	lsl.w	r3, r2, r3
 800553a:	43db      	mvns	r3, r3
 800553c:	69ba      	ldr	r2, [r7, #24]
 800553e:	4013      	ands	r3, r2
 8005540:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a52      	ldr	r2, [pc, #328]	@ (8005690 <HAL_GPIO_Init+0x314>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d02b      	beq.n	80055a2 <HAL_GPIO_Init+0x226>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	4a51      	ldr	r2, [pc, #324]	@ (8005694 <HAL_GPIO_Init+0x318>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d025      	beq.n	800559e <HAL_GPIO_Init+0x222>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	4a50      	ldr	r2, [pc, #320]	@ (8005698 <HAL_GPIO_Init+0x31c>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d01f      	beq.n	800559a <HAL_GPIO_Init+0x21e>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	4a4f      	ldr	r2, [pc, #316]	@ (800569c <HAL_GPIO_Init+0x320>)
 800555e:	4293      	cmp	r3, r2
 8005560:	d019      	beq.n	8005596 <HAL_GPIO_Init+0x21a>
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a4e      	ldr	r2, [pc, #312]	@ (80056a0 <HAL_GPIO_Init+0x324>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d013      	beq.n	8005592 <HAL_GPIO_Init+0x216>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a4d      	ldr	r2, [pc, #308]	@ (80056a4 <HAL_GPIO_Init+0x328>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d00d      	beq.n	800558e <HAL_GPIO_Init+0x212>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a4c      	ldr	r2, [pc, #304]	@ (80056a8 <HAL_GPIO_Init+0x32c>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d007      	beq.n	800558a <HAL_GPIO_Init+0x20e>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a4b      	ldr	r2, [pc, #300]	@ (80056ac <HAL_GPIO_Init+0x330>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d101      	bne.n	8005586 <HAL_GPIO_Init+0x20a>
 8005582:	2307      	movs	r3, #7
 8005584:	e00e      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 8005586:	2308      	movs	r3, #8
 8005588:	e00c      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 800558a:	2306      	movs	r3, #6
 800558c:	e00a      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 800558e:	2305      	movs	r3, #5
 8005590:	e008      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 8005592:	2304      	movs	r3, #4
 8005594:	e006      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 8005596:	2303      	movs	r3, #3
 8005598:	e004      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 800559a:	2302      	movs	r3, #2
 800559c:	e002      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 800559e:	2301      	movs	r3, #1
 80055a0:	e000      	b.n	80055a4 <HAL_GPIO_Init+0x228>
 80055a2:	2300      	movs	r3, #0
 80055a4:	69fa      	ldr	r2, [r7, #28]
 80055a6:	f002 0203 	and.w	r2, r2, #3
 80055aa:	0092      	lsls	r2, r2, #2
 80055ac:	4093      	lsls	r3, r2
 80055ae:	69ba      	ldr	r2, [r7, #24]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80055b4:	4935      	ldr	r1, [pc, #212]	@ (800568c <HAL_GPIO_Init+0x310>)
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	089b      	lsrs	r3, r3, #2
 80055ba:	3302      	adds	r3, #2
 80055bc:	69ba      	ldr	r2, [r7, #24]
 80055be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80055c2:	4b3b      	ldr	r3, [pc, #236]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	43db      	mvns	r3, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4013      	ands	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d003      	beq.n	80055e6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80055de:	69ba      	ldr	r2, [r7, #24]
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80055e6:	4a32      	ldr	r2, [pc, #200]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80055ec:	4b30      	ldr	r3, [pc, #192]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	43db      	mvns	r3, r3
 80055f6:	69ba      	ldr	r2, [r7, #24]
 80055f8:	4013      	ands	r3, r2
 80055fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d003      	beq.n	8005610 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	4313      	orrs	r3, r2
 800560e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005610:	4a27      	ldr	r2, [pc, #156]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005616:	4b26      	ldr	r3, [pc, #152]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	43db      	mvns	r3, r3
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	4013      	ands	r3, r2
 8005624:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d003      	beq.n	800563a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005632:	69ba      	ldr	r2, [r7, #24]
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	4313      	orrs	r3, r2
 8005638:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800563a:	4a1d      	ldr	r2, [pc, #116]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005640:	4b1b      	ldr	r3, [pc, #108]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	43db      	mvns	r3, r3
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	4013      	ands	r3, r2
 800564e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d003      	beq.n	8005664 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800565c:	69ba      	ldr	r2, [r7, #24]
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	4313      	orrs	r3, r2
 8005662:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005664:	4a12      	ldr	r2, [pc, #72]	@ (80056b0 <HAL_GPIO_Init+0x334>)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	3301      	adds	r3, #1
 800566e:	61fb      	str	r3, [r7, #28]
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	2b0f      	cmp	r3, #15
 8005674:	f67f ae90 	bls.w	8005398 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005678:	bf00      	nop
 800567a:	bf00      	nop
 800567c:	3724      	adds	r7, #36	@ 0x24
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr
 8005686:	bf00      	nop
 8005688:	40023800 	.word	0x40023800
 800568c:	40013800 	.word	0x40013800
 8005690:	40020000 	.word	0x40020000
 8005694:	40020400 	.word	0x40020400
 8005698:	40020800 	.word	0x40020800
 800569c:	40020c00 	.word	0x40020c00
 80056a0:	40021000 	.word	0x40021000
 80056a4:	40021400 	.word	0x40021400
 80056a8:	40021800 	.word	0x40021800
 80056ac:	40021c00 	.word	0x40021c00
 80056b0:	40013c00 	.word	0x40013c00

080056b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b085      	sub	sp, #20
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	460b      	mov	r3, r1
 80056be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	4013      	ands	r3, r2
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d002      	beq.n	80056d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80056cc:	2301      	movs	r3, #1
 80056ce:	73fb      	strb	r3, [r7, #15]
 80056d0:	e001      	b.n	80056d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80056d2:	2300      	movs	r3, #0
 80056d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80056d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	460b      	mov	r3, r1
 80056ee:	807b      	strh	r3, [r7, #2]
 80056f0:	4613      	mov	r3, r2
 80056f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80056f4:	787b      	ldrb	r3, [r7, #1]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056fa:	887a      	ldrh	r2, [r7, #2]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005700:	e003      	b.n	800570a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005702:	887b      	ldrh	r3, [r7, #2]
 8005704:	041a      	lsls	r2, r3, #16
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	619a      	str	r2, [r3, #24]
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	460b      	mov	r3, r1
 8005720:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	695b      	ldr	r3, [r3, #20]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005728:	887a      	ldrh	r2, [r7, #2]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	4013      	ands	r3, r2
 800572e:	041a      	lsls	r2, r3, #16
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	43d9      	mvns	r1, r3
 8005734:	887b      	ldrh	r3, [r7, #2]
 8005736:	400b      	ands	r3, r1
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	619a      	str	r2, [r3, #24]
}
 800573e:	bf00      	nop
 8005740:	3714      	adds	r7, #20
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
	...

0800574c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	4603      	mov	r3, r0
 8005754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005756:	4b08      	ldr	r3, [pc, #32]	@ (8005778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005758:	695a      	ldr	r2, [r3, #20]
 800575a:	88fb      	ldrh	r3, [r7, #6]
 800575c:	4013      	ands	r3, r2
 800575e:	2b00      	cmp	r3, #0
 8005760:	d006      	beq.n	8005770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005762:	4a05      	ldr	r2, [pc, #20]	@ (8005778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005764:	88fb      	ldrh	r3, [r7, #6]
 8005766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005768:	88fb      	ldrh	r3, [r7, #6]
 800576a:	4618      	mov	r0, r3
 800576c:	f7fc fb66 	bl	8001e3c <HAL_GPIO_EXTI_Callback>
  }
}
 8005770:	bf00      	nop
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40013c00 	.word	0x40013c00

0800577c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af02      	add	r7, sp, #8
 8005782:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d101      	bne.n	800578e <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e059      	b.n	8005842 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b00      	cmp	r3, #0
 800579e:	d106      	bne.n	80057ae <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f007 fc3f 	bl	800d02c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2203      	movs	r2, #3
 80057b2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80057bc:	d102      	bne.n	80057c4 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4618      	mov	r0, r3
 80057ca:	f004 fa4c 	bl	8009c66 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6818      	ldr	r0, [r3, #0]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	7c1a      	ldrb	r2, [r3, #16]
 80057d6:	f88d 2000 	strb.w	r2, [sp]
 80057da:	3304      	adds	r3, #4
 80057dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80057de:	f004 f9cd 	bl	8009b7c <USB_CoreInit>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d005      	beq.n	80057f4 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80057f0:	2301      	movs	r3, #1
 80057f2:	e026      	b.n	8005842 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2101      	movs	r1, #1
 80057fa:	4618      	mov	r0, r3
 80057fc:	f004 fa44 	bl	8009c88 <USB_SetCurrentMode>
 8005800:	4603      	mov	r3, r0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d005      	beq.n	8005812 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2202      	movs	r2, #2
 800580a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e017      	b.n	8005842 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6818      	ldr	r0, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	7c1a      	ldrb	r2, [r3, #16]
 800581a:	f88d 2000 	strb.w	r2, [sp]
 800581e:	3304      	adds	r3, #4
 8005820:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005822:	f004 fbed 	bl	800a000 <USB_HostInit>
 8005826:	4603      	mov	r3, r0
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2202      	movs	r2, #2
 8005830:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	e004      	b.n	8005842 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	3710      	adds	r7, #16
 8005846:	46bd      	mov	sp, r7
 8005848:	bd80      	pop	{r7, pc}

0800584a <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800584a:	b590      	push	{r4, r7, lr}
 800584c:	b08b      	sub	sp, #44	@ 0x2c
 800584e:	af04      	add	r7, sp, #16
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	4608      	mov	r0, r1
 8005854:	4611      	mov	r1, r2
 8005856:	461a      	mov	r2, r3
 8005858:	4603      	mov	r3, r0
 800585a:	70fb      	strb	r3, [r7, #3]
 800585c:	460b      	mov	r3, r1
 800585e:	70bb      	strb	r3, [r7, #2]
 8005860:	4613      	mov	r3, r2
 8005862:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8005864:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005866:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800586e:	2b01      	cmp	r3, #1
 8005870:	d101      	bne.n	8005876 <HAL_HCD_HC_Init+0x2c>
 8005872:	2302      	movs	r3, #2
 8005874:	e09d      	b.n	80059b2 <HAL_HCD_HC_Init+0x168>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	6879      	ldr	r1, [r7, #4]
 8005882:	4613      	mov	r3, r2
 8005884:	011b      	lsls	r3, r3, #4
 8005886:	1a9b      	subs	r3, r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	440b      	add	r3, r1
 800588c:	3319      	adds	r3, #25
 800588e:	2200      	movs	r2, #0
 8005890:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005892:	78fa      	ldrb	r2, [r7, #3]
 8005894:	6879      	ldr	r1, [r7, #4]
 8005896:	4613      	mov	r3, r2
 8005898:	011b      	lsls	r3, r3, #4
 800589a:	1a9b      	subs	r3, r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	440b      	add	r3, r1
 80058a0:	3314      	adds	r3, #20
 80058a2:	787a      	ldrb	r2, [r7, #1]
 80058a4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80058a6:	78fa      	ldrb	r2, [r7, #3]
 80058a8:	6879      	ldr	r1, [r7, #4]
 80058aa:	4613      	mov	r3, r2
 80058ac:	011b      	lsls	r3, r3, #4
 80058ae:	1a9b      	subs	r3, r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	440b      	add	r3, r1
 80058b4:	3315      	adds	r3, #21
 80058b6:	78fa      	ldrb	r2, [r7, #3]
 80058b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80058ba:	78fa      	ldrb	r2, [r7, #3]
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	4613      	mov	r3, r2
 80058c0:	011b      	lsls	r3, r3, #4
 80058c2:	1a9b      	subs	r3, r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	440b      	add	r3, r1
 80058c8:	3326      	adds	r3, #38	@ 0x26
 80058ca:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80058ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80058d0:	78fa      	ldrb	r2, [r7, #3]
 80058d2:	78bb      	ldrb	r3, [r7, #2]
 80058d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058d8:	b2d8      	uxtb	r0, r3
 80058da:	6879      	ldr	r1, [r7, #4]
 80058dc:	4613      	mov	r3, r2
 80058de:	011b      	lsls	r3, r3, #4
 80058e0:	1a9b      	subs	r3, r3, r2
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	440b      	add	r3, r1
 80058e6:	3316      	adds	r3, #22
 80058e8:	4602      	mov	r2, r0
 80058ea:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80058ec:	78fb      	ldrb	r3, [r7, #3]
 80058ee:	4619      	mov	r1, r3
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 fba5 	bl	8006040 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80058f6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	da0a      	bge.n	8005914 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80058fe:	78fa      	ldrb	r2, [r7, #3]
 8005900:	6879      	ldr	r1, [r7, #4]
 8005902:	4613      	mov	r3, r2
 8005904:	011b      	lsls	r3, r3, #4
 8005906:	1a9b      	subs	r3, r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	440b      	add	r3, r1
 800590c:	3317      	adds	r3, #23
 800590e:	2201      	movs	r2, #1
 8005910:	701a      	strb	r2, [r3, #0]
 8005912:	e009      	b.n	8005928 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8005914:	78fa      	ldrb	r2, [r7, #3]
 8005916:	6879      	ldr	r1, [r7, #4]
 8005918:	4613      	mov	r3, r2
 800591a:	011b      	lsls	r3, r3, #4
 800591c:	1a9b      	subs	r3, r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	440b      	add	r3, r1
 8005922:	3317      	adds	r3, #23
 8005924:	2200      	movs	r2, #0
 8005926:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4618      	mov	r0, r3
 800592e:	f004 fccb 	bl	800a2c8 <USB_GetHostSpeed>
 8005932:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8005934:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005938:	2b01      	cmp	r3, #1
 800593a:	d10b      	bne.n	8005954 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800593c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005940:	2b01      	cmp	r3, #1
 8005942:	d107      	bne.n	8005954 <HAL_HCD_HC_Init+0x10a>
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d104      	bne.n	8005954 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	2bbc      	cmp	r3, #188	@ 0xbc
 800594e:	d901      	bls.n	8005954 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8005950:	23bc      	movs	r3, #188	@ 0xbc
 8005952:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8005954:	78fa      	ldrb	r2, [r7, #3]
 8005956:	6879      	ldr	r1, [r7, #4]
 8005958:	4613      	mov	r3, r2
 800595a:	011b      	lsls	r3, r3, #4
 800595c:	1a9b      	subs	r3, r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	3318      	adds	r3, #24
 8005964:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8005968:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800596a:	78fa      	ldrb	r2, [r7, #3]
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	b298      	uxth	r0, r3
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	011b      	lsls	r3, r3, #4
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	3328      	adds	r3, #40	@ 0x28
 800597e:	4602      	mov	r2, r0
 8005980:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	b29b      	uxth	r3, r3
 800598a:	787c      	ldrb	r4, [r7, #1]
 800598c:	78ba      	ldrb	r2, [r7, #2]
 800598e:	78f9      	ldrb	r1, [r7, #3]
 8005990:	9302      	str	r3, [sp, #8]
 8005992:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	4623      	mov	r3, r4
 80059a0:	f004 fcba 	bl	800a318 <USB_HC_Init>
 80059a4:	4603      	mov	r3, r0
 80059a6:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	371c      	adds	r7, #28
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd90      	pop	{r4, r7, pc}
	...

080059bc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
 80059c4:	4608      	mov	r0, r1
 80059c6:	4611      	mov	r1, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4603      	mov	r3, r0
 80059cc:	70fb      	strb	r3, [r7, #3]
 80059ce:	460b      	mov	r3, r1
 80059d0:	70bb      	strb	r3, [r7, #2]
 80059d2:	4613      	mov	r3, r2
 80059d4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80059d6:	78fa      	ldrb	r2, [r7, #3]
 80059d8:	6879      	ldr	r1, [r7, #4]
 80059da:	4613      	mov	r3, r2
 80059dc:	011b      	lsls	r3, r3, #4
 80059de:	1a9b      	subs	r3, r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	440b      	add	r3, r1
 80059e4:	3317      	adds	r3, #23
 80059e6:	78ba      	ldrb	r2, [r7, #2]
 80059e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80059ea:	78fa      	ldrb	r2, [r7, #3]
 80059ec:	6879      	ldr	r1, [r7, #4]
 80059ee:	4613      	mov	r3, r2
 80059f0:	011b      	lsls	r3, r3, #4
 80059f2:	1a9b      	subs	r3, r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	440b      	add	r3, r1
 80059f8:	3326      	adds	r3, #38	@ 0x26
 80059fa:	787a      	ldrb	r2, [r7, #1]
 80059fc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80059fe:	7c3b      	ldrb	r3, [r7, #16]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d114      	bne.n	8005a2e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	011b      	lsls	r3, r3, #4
 8005a0c:	1a9b      	subs	r3, r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	440b      	add	r3, r1
 8005a12:	332a      	adds	r3, #42	@ 0x2a
 8005a14:	2203      	movs	r2, #3
 8005a16:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8005a18:	78fa      	ldrb	r2, [r7, #3]
 8005a1a:	6879      	ldr	r1, [r7, #4]
 8005a1c:	4613      	mov	r3, r2
 8005a1e:	011b      	lsls	r3, r3, #4
 8005a20:	1a9b      	subs	r3, r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	440b      	add	r3, r1
 8005a26:	3319      	adds	r3, #25
 8005a28:	7f3a      	ldrb	r2, [r7, #28]
 8005a2a:	701a      	strb	r2, [r3, #0]
 8005a2c:	e009      	b.n	8005a42 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005a2e:	78fa      	ldrb	r2, [r7, #3]
 8005a30:	6879      	ldr	r1, [r7, #4]
 8005a32:	4613      	mov	r3, r2
 8005a34:	011b      	lsls	r3, r3, #4
 8005a36:	1a9b      	subs	r3, r3, r2
 8005a38:	009b      	lsls	r3, r3, #2
 8005a3a:	440b      	add	r3, r1
 8005a3c:	332a      	adds	r3, #42	@ 0x2a
 8005a3e:	2202      	movs	r2, #2
 8005a40:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005a42:	787b      	ldrb	r3, [r7, #1]
 8005a44:	2b03      	cmp	r3, #3
 8005a46:	f200 8102 	bhi.w	8005c4e <HAL_HCD_HC_SubmitRequest+0x292>
 8005a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a50 <HAL_HCD_HC_SubmitRequest+0x94>)
 8005a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a50:	08005a61 	.word	0x08005a61
 8005a54:	08005c39 	.word	0x08005c39
 8005a58:	08005b25 	.word	0x08005b25
 8005a5c:	08005baf 	.word	0x08005baf
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8005a60:	7c3b      	ldrb	r3, [r7, #16]
 8005a62:	2b01      	cmp	r3, #1
 8005a64:	f040 80f5 	bne.w	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8005a68:	78bb      	ldrb	r3, [r7, #2]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d12d      	bne.n	8005aca <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8005a6e:	8b3b      	ldrh	r3, [r7, #24]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d109      	bne.n	8005a88 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8005a74:	78fa      	ldrb	r2, [r7, #3]
 8005a76:	6879      	ldr	r1, [r7, #4]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	011b      	lsls	r3, r3, #4
 8005a7c:	1a9b      	subs	r3, r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	333d      	adds	r3, #61	@ 0x3d
 8005a84:	2201      	movs	r2, #1
 8005a86:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8005a88:	78fa      	ldrb	r2, [r7, #3]
 8005a8a:	6879      	ldr	r1, [r7, #4]
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	011b      	lsls	r3, r3, #4
 8005a90:	1a9b      	subs	r3, r3, r2
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	440b      	add	r3, r1
 8005a96:	333d      	adds	r3, #61	@ 0x3d
 8005a98:	781b      	ldrb	r3, [r3, #0]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d10a      	bne.n	8005ab4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005a9e:	78fa      	ldrb	r2, [r7, #3]
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	011b      	lsls	r3, r3, #4
 8005aa6:	1a9b      	subs	r3, r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	440b      	add	r3, r1
 8005aac:	332a      	adds	r3, #42	@ 0x2a
 8005aae:	2200      	movs	r2, #0
 8005ab0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8005ab2:	e0ce      	b.n	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005ab4:	78fa      	ldrb	r2, [r7, #3]
 8005ab6:	6879      	ldr	r1, [r7, #4]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	011b      	lsls	r3, r3, #4
 8005abc:	1a9b      	subs	r3, r3, r2
 8005abe:	009b      	lsls	r3, r3, #2
 8005ac0:	440b      	add	r3, r1
 8005ac2:	332a      	adds	r3, #42	@ 0x2a
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	701a      	strb	r2, [r3, #0]
      break;
 8005ac8:	e0c3      	b.n	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8005aca:	78fa      	ldrb	r2, [r7, #3]
 8005acc:	6879      	ldr	r1, [r7, #4]
 8005ace:	4613      	mov	r3, r2
 8005ad0:	011b      	lsls	r3, r3, #4
 8005ad2:	1a9b      	subs	r3, r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	331a      	adds	r3, #26
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	f040 80b8 	bne.w	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8005ae2:	78fa      	ldrb	r2, [r7, #3]
 8005ae4:	6879      	ldr	r1, [r7, #4]
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	011b      	lsls	r3, r3, #4
 8005aea:	1a9b      	subs	r3, r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	440b      	add	r3, r1
 8005af0:	333c      	adds	r3, #60	@ 0x3c
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d10a      	bne.n	8005b0e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005af8:	78fa      	ldrb	r2, [r7, #3]
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	4613      	mov	r3, r2
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	1a9b      	subs	r3, r3, r2
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	440b      	add	r3, r1
 8005b06:	332a      	adds	r3, #42	@ 0x2a
 8005b08:	2200      	movs	r2, #0
 8005b0a:	701a      	strb	r2, [r3, #0]
      break;
 8005b0c:	e0a1      	b.n	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b0e:	78fa      	ldrb	r2, [r7, #3]
 8005b10:	6879      	ldr	r1, [r7, #4]
 8005b12:	4613      	mov	r3, r2
 8005b14:	011b      	lsls	r3, r3, #4
 8005b16:	1a9b      	subs	r3, r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	440b      	add	r3, r1
 8005b1c:	332a      	adds	r3, #42	@ 0x2a
 8005b1e:	2202      	movs	r2, #2
 8005b20:	701a      	strb	r2, [r3, #0]
      break;
 8005b22:	e096      	b.n	8005c52 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8005b24:	78bb      	ldrb	r3, [r7, #2]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d120      	bne.n	8005b6c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005b2a:	78fa      	ldrb	r2, [r7, #3]
 8005b2c:	6879      	ldr	r1, [r7, #4]
 8005b2e:	4613      	mov	r3, r2
 8005b30:	011b      	lsls	r3, r3, #4
 8005b32:	1a9b      	subs	r3, r3, r2
 8005b34:	009b      	lsls	r3, r3, #2
 8005b36:	440b      	add	r3, r1
 8005b38:	333d      	adds	r3, #61	@ 0x3d
 8005b3a:	781b      	ldrb	r3, [r3, #0]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d10a      	bne.n	8005b56 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005b40:	78fa      	ldrb	r2, [r7, #3]
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	4613      	mov	r3, r2
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	1a9b      	subs	r3, r3, r2
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	332a      	adds	r3, #42	@ 0x2a
 8005b50:	2200      	movs	r2, #0
 8005b52:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8005b54:	e07e      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b56:	78fa      	ldrb	r2, [r7, #3]
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	011b      	lsls	r3, r3, #4
 8005b5e:	1a9b      	subs	r3, r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	440b      	add	r3, r1
 8005b64:	332a      	adds	r3, #42	@ 0x2a
 8005b66:	2202      	movs	r2, #2
 8005b68:	701a      	strb	r2, [r3, #0]
      break;
 8005b6a:	e073      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005b6c:	78fa      	ldrb	r2, [r7, #3]
 8005b6e:	6879      	ldr	r1, [r7, #4]
 8005b70:	4613      	mov	r3, r2
 8005b72:	011b      	lsls	r3, r3, #4
 8005b74:	1a9b      	subs	r3, r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	440b      	add	r3, r1
 8005b7a:	333c      	adds	r3, #60	@ 0x3c
 8005b7c:	781b      	ldrb	r3, [r3, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d10a      	bne.n	8005b98 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005b82:	78fa      	ldrb	r2, [r7, #3]
 8005b84:	6879      	ldr	r1, [r7, #4]
 8005b86:	4613      	mov	r3, r2
 8005b88:	011b      	lsls	r3, r3, #4
 8005b8a:	1a9b      	subs	r3, r3, r2
 8005b8c:	009b      	lsls	r3, r3, #2
 8005b8e:	440b      	add	r3, r1
 8005b90:	332a      	adds	r3, #42	@ 0x2a
 8005b92:	2200      	movs	r2, #0
 8005b94:	701a      	strb	r2, [r3, #0]
      break;
 8005b96:	e05d      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005b98:	78fa      	ldrb	r2, [r7, #3]
 8005b9a:	6879      	ldr	r1, [r7, #4]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	011b      	lsls	r3, r3, #4
 8005ba0:	1a9b      	subs	r3, r3, r2
 8005ba2:	009b      	lsls	r3, r3, #2
 8005ba4:	440b      	add	r3, r1
 8005ba6:	332a      	adds	r3, #42	@ 0x2a
 8005ba8:	2202      	movs	r2, #2
 8005baa:	701a      	strb	r2, [r3, #0]
      break;
 8005bac:	e052      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8005bae:	78bb      	ldrb	r3, [r7, #2]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d120      	bne.n	8005bf6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005bb4:	78fa      	ldrb	r2, [r7, #3]
 8005bb6:	6879      	ldr	r1, [r7, #4]
 8005bb8:	4613      	mov	r3, r2
 8005bba:	011b      	lsls	r3, r3, #4
 8005bbc:	1a9b      	subs	r3, r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	440b      	add	r3, r1
 8005bc2:	333d      	adds	r3, #61	@ 0x3d
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d10a      	bne.n	8005be0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005bca:	78fa      	ldrb	r2, [r7, #3]
 8005bcc:	6879      	ldr	r1, [r7, #4]
 8005bce:	4613      	mov	r3, r2
 8005bd0:	011b      	lsls	r3, r3, #4
 8005bd2:	1a9b      	subs	r3, r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	440b      	add	r3, r1
 8005bd8:	332a      	adds	r3, #42	@ 0x2a
 8005bda:	2200      	movs	r2, #0
 8005bdc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005bde:	e039      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005be0:	78fa      	ldrb	r2, [r7, #3]
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	4613      	mov	r3, r2
 8005be6:	011b      	lsls	r3, r3, #4
 8005be8:	1a9b      	subs	r3, r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	332a      	adds	r3, #42	@ 0x2a
 8005bf0:	2202      	movs	r2, #2
 8005bf2:	701a      	strb	r2, [r3, #0]
      break;
 8005bf4:	e02e      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005bf6:	78fa      	ldrb	r2, [r7, #3]
 8005bf8:	6879      	ldr	r1, [r7, #4]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	011b      	lsls	r3, r3, #4
 8005bfe:	1a9b      	subs	r3, r3, r2
 8005c00:	009b      	lsls	r3, r3, #2
 8005c02:	440b      	add	r3, r1
 8005c04:	333c      	adds	r3, #60	@ 0x3c
 8005c06:	781b      	ldrb	r3, [r3, #0]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10a      	bne.n	8005c22 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005c0c:	78fa      	ldrb	r2, [r7, #3]
 8005c0e:	6879      	ldr	r1, [r7, #4]
 8005c10:	4613      	mov	r3, r2
 8005c12:	011b      	lsls	r3, r3, #4
 8005c14:	1a9b      	subs	r3, r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	440b      	add	r3, r1
 8005c1a:	332a      	adds	r3, #42	@ 0x2a
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	701a      	strb	r2, [r3, #0]
      break;
 8005c20:	e018      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005c22:	78fa      	ldrb	r2, [r7, #3]
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	4613      	mov	r3, r2
 8005c28:	011b      	lsls	r3, r3, #4
 8005c2a:	1a9b      	subs	r3, r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	440b      	add	r3, r1
 8005c30:	332a      	adds	r3, #42	@ 0x2a
 8005c32:	2202      	movs	r2, #2
 8005c34:	701a      	strb	r2, [r3, #0]
      break;
 8005c36:	e00d      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005c38:	78fa      	ldrb	r2, [r7, #3]
 8005c3a:	6879      	ldr	r1, [r7, #4]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	011b      	lsls	r3, r3, #4
 8005c40:	1a9b      	subs	r3, r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	440b      	add	r3, r1
 8005c46:	332a      	adds	r3, #42	@ 0x2a
 8005c48:	2200      	movs	r2, #0
 8005c4a:	701a      	strb	r2, [r3, #0]
      break;
 8005c4c:	e002      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8005c4e:	bf00      	nop
 8005c50:	e000      	b.n	8005c54 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8005c52:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8005c54:	78fa      	ldrb	r2, [r7, #3]
 8005c56:	6879      	ldr	r1, [r7, #4]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	011b      	lsls	r3, r3, #4
 8005c5c:	1a9b      	subs	r3, r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	440b      	add	r3, r1
 8005c62:	332c      	adds	r3, #44	@ 0x2c
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8005c68:	78fa      	ldrb	r2, [r7, #3]
 8005c6a:	8b39      	ldrh	r1, [r7, #24]
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	4613      	mov	r3, r2
 8005c70:	011b      	lsls	r3, r3, #4
 8005c72:	1a9b      	subs	r3, r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4403      	add	r3, r0
 8005c78:	3334      	adds	r3, #52	@ 0x34
 8005c7a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8005c7c:	78fa      	ldrb	r2, [r7, #3]
 8005c7e:	6879      	ldr	r1, [r7, #4]
 8005c80:	4613      	mov	r3, r2
 8005c82:	011b      	lsls	r3, r3, #4
 8005c84:	1a9b      	subs	r3, r3, r2
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	440b      	add	r3, r1
 8005c8a:	334c      	adds	r3, #76	@ 0x4c
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8005c90:	78fa      	ldrb	r2, [r7, #3]
 8005c92:	6879      	ldr	r1, [r7, #4]
 8005c94:	4613      	mov	r3, r2
 8005c96:	011b      	lsls	r3, r3, #4
 8005c98:	1a9b      	subs	r3, r3, r2
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	440b      	add	r3, r1
 8005c9e:	3338      	adds	r3, #56	@ 0x38
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005ca4:	78fa      	ldrb	r2, [r7, #3]
 8005ca6:	6879      	ldr	r1, [r7, #4]
 8005ca8:	4613      	mov	r3, r2
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	1a9b      	subs	r3, r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	3315      	adds	r3, #21
 8005cb4:	78fa      	ldrb	r2, [r7, #3]
 8005cb6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005cb8:	78fa      	ldrb	r2, [r7, #3]
 8005cba:	6879      	ldr	r1, [r7, #4]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	011b      	lsls	r3, r3, #4
 8005cc0:	1a9b      	subs	r3, r3, r2
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	440b      	add	r3, r1
 8005cc6:	334d      	adds	r3, #77	@ 0x4d
 8005cc8:	2200      	movs	r2, #0
 8005cca:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6818      	ldr	r0, [r3, #0]
 8005cd0:	78fa      	ldrb	r2, [r7, #3]
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	011b      	lsls	r3, r3, #4
 8005cd6:	1a9b      	subs	r3, r3, r2
 8005cd8:	009b      	lsls	r3, r3, #2
 8005cda:	3310      	adds	r3, #16
 8005cdc:	687a      	ldr	r2, [r7, #4]
 8005cde:	4413      	add	r3, r2
 8005ce0:	1d19      	adds	r1, r3, #4
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	799b      	ldrb	r3, [r3, #6]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	f004 fc42 	bl	800a570 <USB_HC_StartXfer>
 8005cec:	4603      	mov	r3, r0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop

08005cf8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d06:	693b      	ldr	r3, [r7, #16]
 8005d08:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f004 f930 	bl	8009f74 <USB_GetMode>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	f040 80fb 	bne.w	8005f12 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f004 f8f3 	bl	8009f0c <USB_ReadInterrupts>
 8005d26:	4603      	mov	r3, r0
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	f000 80f1 	beq.w	8005f10 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f004 f8ea 	bl	8009f0c <USB_ReadInterrupts>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d42:	d104      	bne.n	8005d4e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8005d4c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f004 f8da 	bl	8009f0c <USB_ReadInterrupts>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d62:	d104      	bne.n	8005d6e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005d6c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4618      	mov	r0, r3
 8005d74:	f004 f8ca 	bl	8009f0c <USB_ReadInterrupts>
 8005d78:	4603      	mov	r3, r0
 8005d7a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005d7e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005d82:	d104      	bne.n	8005d8e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005d8c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f004 f8ba 	bl	8009f0c <USB_ReadInterrupts>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	f003 0302 	and.w	r3, r3, #2
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d103      	bne.n	8005daa <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2202      	movs	r2, #2
 8005da8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4618      	mov	r0, r3
 8005db0:	f004 f8ac 	bl	8009f0c <USB_ReadInterrupts>
 8005db4:	4603      	mov	r3, r0
 8005db6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dbe:	d120      	bne.n	8005e02 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005dc8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d113      	bne.n	8005e02 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8005dda:	2110      	movs	r1, #16
 8005ddc:	6938      	ldr	r0, [r7, #16]
 8005dde:	f003 ff9f 	bl	8009d20 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005de2:	6938      	ldr	r0, [r7, #16]
 8005de4:	f003 ffce 	bl	8009d84 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	7a5b      	ldrb	r3, [r3, #9]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d105      	bne.n	8005dfc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2101      	movs	r1, #1
 8005df6:	4618      	mov	r0, r3
 8005df8:	f004 f9c6 	bl	800a188 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f007 f993 	bl	800d128 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f004 f880 	bl	8009f0c <USB_ReadInterrupts>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005e12:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e16:	d102      	bne.n	8005e1e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f001 fd4d 	bl	80078b8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f004 f872 	bl	8009f0c <USB_ReadInterrupts>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	f003 0308 	and.w	r3, r3, #8
 8005e2e:	2b08      	cmp	r3, #8
 8005e30:	d106      	bne.n	8005e40 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f007 f95c 	bl	800d0f0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f004 f861 	bl	8009f0c <USB_ReadInterrupts>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e54:	d139      	bne.n	8005eca <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f004 fe02 	bl	800aa64 <USB_HC_ReadInterrupt>
 8005e60:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005e62:	2300      	movs	r3, #0
 8005e64:	617b      	str	r3, [r7, #20]
 8005e66:	e025      	b.n	8005eb4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f003 030f 	and.w	r3, r3, #15
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	fa22 f303 	lsr.w	r3, r2, r3
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d018      	beq.n	8005eae <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	015a      	lsls	r2, r3, #5
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4413      	add	r3, r2
 8005e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e92:	d106      	bne.n	8005ea2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	4619      	mov	r1, r3
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f905 	bl	80060aa <HCD_HC_IN_IRQHandler>
 8005ea0:	e005      	b.n	8005eae <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005ea2:	697b      	ldr	r3, [r7, #20]
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 ff67 	bl	8006d7c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	3301      	adds	r3, #1
 8005eb2:	617b      	str	r3, [r7, #20]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	795b      	ldrb	r3, [r3, #5]
 8005eb8:	461a      	mov	r2, r3
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d3d3      	bcc.n	8005e68 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8005ec8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f004 f81c 	bl	8009f0c <USB_ReadInterrupts>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	f003 0310 	and.w	r3, r3, #16
 8005eda:	2b10      	cmp	r3, #16
 8005edc:	d101      	bne.n	8005ee2 <HAL_HCD_IRQHandler+0x1ea>
 8005ede:	2301      	movs	r3, #1
 8005ee0:	e000      	b.n	8005ee4 <HAL_HCD_IRQHandler+0x1ec>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d014      	beq.n	8005f12 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	699a      	ldr	r2, [r3, #24]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0210 	bic.w	r2, r2, #16
 8005ef6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f001 fbfe 	bl	80076fa <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	699a      	ldr	r2, [r3, #24]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f042 0210 	orr.w	r2, r2, #16
 8005f0c:	619a      	str	r2, [r3, #24]
 8005f0e:	e000      	b.n	8005f12 <HAL_HCD_IRQHandler+0x21a>
      return;
 8005f10:	bf00      	nop
    }
  }
}
 8005f12:	3718      	adds	r7, #24
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b082      	sub	sp, #8
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d101      	bne.n	8005f2e <HAL_HCD_Start+0x16>
 8005f2a:	2302      	movs	r3, #2
 8005f2c:	e013      	b.n	8005f56 <HAL_HCD_Start+0x3e>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2201      	movs	r2, #1
 8005f32:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f004 f98a 	bl	800a256 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f003 fe7c 	bl	8009c44 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_HCD_Stop+0x16>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e00d      	b.n	8005f90 <HAL_HCD_Stop+0x32>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4618      	mov	r0, r3
 8005f82:	f004 fedd 	bl	800ad40 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f004 f92c 	bl	800a202 <USB_ResetPort>
 8005faa:	4603      	mov	r3, r0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005fc0:	78fa      	ldrb	r2, [r7, #3]
 8005fc2:	6879      	ldr	r1, [r7, #4]
 8005fc4:	4613      	mov	r3, r2
 8005fc6:	011b      	lsls	r3, r3, #4
 8005fc8:	1a9b      	subs	r3, r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	440b      	add	r3, r1
 8005fce:	334c      	adds	r3, #76	@ 0x4c
 8005fd0:	781b      	ldrb	r3, [r3, #0]
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
 8005fe6:	460b      	mov	r3, r1
 8005fe8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005fea:	78fa      	ldrb	r2, [r7, #3]
 8005fec:	6879      	ldr	r1, [r7, #4]
 8005fee:	4613      	mov	r3, r2
 8005ff0:	011b      	lsls	r3, r3, #4
 8005ff2:	1a9b      	subs	r3, r3, r2
 8005ff4:	009b      	lsls	r3, r3, #2
 8005ff6:	440b      	add	r3, r1
 8005ff8:	3338      	adds	r3, #56	@ 0x38
 8005ffa:	681b      	ldr	r3, [r3, #0]
}
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	370c      	adds	r7, #12
 8006000:	46bd      	mov	sp, r7
 8006002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006006:	4770      	bx	lr

08006008 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b082      	sub	sp, #8
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4618      	mov	r0, r3
 8006016:	f004 f96e 	bl	800a2f6 <USB_GetCurrentFrame>
 800601a:	4603      	mov	r3, r0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3708      	adds	r7, #8
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	4618      	mov	r0, r3
 8006032:	f004 f949 	bl	800a2c8 <USB_GetHostSpeed>
 8006036:	4603      	mov	r3, r0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3708      	adds	r7, #8
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}

08006040 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
 8006048:	460b      	mov	r3, r1
 800604a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800604c:	78fa      	ldrb	r2, [r7, #3]
 800604e:	6879      	ldr	r1, [r7, #4]
 8006050:	4613      	mov	r3, r2
 8006052:	011b      	lsls	r3, r3, #4
 8006054:	1a9b      	subs	r3, r3, r2
 8006056:	009b      	lsls	r3, r3, #2
 8006058:	440b      	add	r3, r1
 800605a:	331a      	adds	r3, #26
 800605c:	2200      	movs	r2, #0
 800605e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8006060:	78fa      	ldrb	r2, [r7, #3]
 8006062:	6879      	ldr	r1, [r7, #4]
 8006064:	4613      	mov	r3, r2
 8006066:	011b      	lsls	r3, r3, #4
 8006068:	1a9b      	subs	r3, r3, r2
 800606a:	009b      	lsls	r3, r3, #2
 800606c:	440b      	add	r3, r1
 800606e:	331b      	adds	r3, #27
 8006070:	2200      	movs	r2, #0
 8006072:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8006074:	78fa      	ldrb	r2, [r7, #3]
 8006076:	6879      	ldr	r1, [r7, #4]
 8006078:	4613      	mov	r3, r2
 800607a:	011b      	lsls	r3, r3, #4
 800607c:	1a9b      	subs	r3, r3, r2
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	440b      	add	r3, r1
 8006082:	3325      	adds	r3, #37	@ 0x25
 8006084:	2200      	movs	r2, #0
 8006086:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8006088:	78fa      	ldrb	r2, [r7, #3]
 800608a:	6879      	ldr	r1, [r7, #4]
 800608c:	4613      	mov	r3, r2
 800608e:	011b      	lsls	r3, r3, #4
 8006090:	1a9b      	subs	r3, r3, r2
 8006092:	009b      	lsls	r3, r3, #2
 8006094:	440b      	add	r3, r1
 8006096:	3324      	adds	r3, #36	@ 0x24
 8006098:	2200      	movs	r2, #0
 800609a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800609c:	2300      	movs	r3, #0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	370c      	adds	r7, #12
 80060a2:	46bd      	mov	sp, r7
 80060a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a8:	4770      	bx	lr

080060aa <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80060aa:	b580      	push	{r7, lr}
 80060ac:	b086      	sub	sp, #24
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	6078      	str	r0, [r7, #4]
 80060b2:	460b      	mov	r3, r1
 80060b4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	78fa      	ldrb	r2, [r7, #3]
 80060c6:	4611      	mov	r1, r2
 80060c8:	4618      	mov	r0, r3
 80060ca:	f003 ff32 	bl	8009f32 <USB_ReadChInterrupts>
 80060ce:	4603      	mov	r3, r0
 80060d0:	f003 0304 	and.w	r3, r3, #4
 80060d4:	2b04      	cmp	r3, #4
 80060d6:	d11a      	bne.n	800610e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80060d8:	78fb      	ldrb	r3, [r7, #3]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060e4:	461a      	mov	r2, r3
 80060e6:	2304      	movs	r3, #4
 80060e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80060ea:	78fa      	ldrb	r2, [r7, #3]
 80060ec:	6879      	ldr	r1, [r7, #4]
 80060ee:	4613      	mov	r3, r2
 80060f0:	011b      	lsls	r3, r3, #4
 80060f2:	1a9b      	subs	r3, r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	440b      	add	r3, r1
 80060f8:	334d      	adds	r3, #77	@ 0x4d
 80060fa:	2207      	movs	r2, #7
 80060fc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	78fa      	ldrb	r2, [r7, #3]
 8006104:	4611      	mov	r1, r2
 8006106:	4618      	mov	r0, r3
 8006108:	f004 fcbd 	bl	800aa86 <USB_HC_Halt>
 800610c:	e09e      	b.n	800624c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	78fa      	ldrb	r2, [r7, #3]
 8006114:	4611      	mov	r1, r2
 8006116:	4618      	mov	r0, r3
 8006118:	f003 ff0b 	bl	8009f32 <USB_ReadChInterrupts>
 800611c:	4603      	mov	r3, r0
 800611e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006122:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006126:	d11b      	bne.n	8006160 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	015a      	lsls	r2, r3, #5
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	4413      	add	r3, r2
 8006130:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006134:	461a      	mov	r2, r3
 8006136:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800613a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800613c:	78fa      	ldrb	r2, [r7, #3]
 800613e:	6879      	ldr	r1, [r7, #4]
 8006140:	4613      	mov	r3, r2
 8006142:	011b      	lsls	r3, r3, #4
 8006144:	1a9b      	subs	r3, r3, r2
 8006146:	009b      	lsls	r3, r3, #2
 8006148:	440b      	add	r3, r1
 800614a:	334d      	adds	r3, #77	@ 0x4d
 800614c:	2208      	movs	r2, #8
 800614e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	78fa      	ldrb	r2, [r7, #3]
 8006156:	4611      	mov	r1, r2
 8006158:	4618      	mov	r0, r3
 800615a:	f004 fc94 	bl	800aa86 <USB_HC_Halt>
 800615e:	e075      	b.n	800624c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	78fa      	ldrb	r2, [r7, #3]
 8006166:	4611      	mov	r1, r2
 8006168:	4618      	mov	r0, r3
 800616a:	f003 fee2 	bl	8009f32 <USB_ReadChInterrupts>
 800616e:	4603      	mov	r3, r0
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b08      	cmp	r3, #8
 8006176:	d11a      	bne.n	80061ae <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8006178:	78fb      	ldrb	r3, [r7, #3]
 800617a:	015a      	lsls	r2, r3, #5
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	4413      	add	r3, r2
 8006180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006184:	461a      	mov	r2, r3
 8006186:	2308      	movs	r3, #8
 8006188:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800618a:	78fa      	ldrb	r2, [r7, #3]
 800618c:	6879      	ldr	r1, [r7, #4]
 800618e:	4613      	mov	r3, r2
 8006190:	011b      	lsls	r3, r3, #4
 8006192:	1a9b      	subs	r3, r3, r2
 8006194:	009b      	lsls	r3, r3, #2
 8006196:	440b      	add	r3, r1
 8006198:	334d      	adds	r3, #77	@ 0x4d
 800619a:	2206      	movs	r2, #6
 800619c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	78fa      	ldrb	r2, [r7, #3]
 80061a4:	4611      	mov	r1, r2
 80061a6:	4618      	mov	r0, r3
 80061a8:	f004 fc6d 	bl	800aa86 <USB_HC_Halt>
 80061ac:	e04e      	b.n	800624c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	78fa      	ldrb	r2, [r7, #3]
 80061b4:	4611      	mov	r1, r2
 80061b6:	4618      	mov	r0, r3
 80061b8:	f003 febb 	bl	8009f32 <USB_ReadChInterrupts>
 80061bc:	4603      	mov	r3, r0
 80061be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80061c6:	d11b      	bne.n	8006200 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80061c8:	78fb      	ldrb	r3, [r7, #3]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80061d4:	461a      	mov	r2, r3
 80061d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80061da:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80061dc:	78fa      	ldrb	r2, [r7, #3]
 80061de:	6879      	ldr	r1, [r7, #4]
 80061e0:	4613      	mov	r3, r2
 80061e2:	011b      	lsls	r3, r3, #4
 80061e4:	1a9b      	subs	r3, r3, r2
 80061e6:	009b      	lsls	r3, r3, #2
 80061e8:	440b      	add	r3, r1
 80061ea:	334d      	adds	r3, #77	@ 0x4d
 80061ec:	2209      	movs	r2, #9
 80061ee:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	78fa      	ldrb	r2, [r7, #3]
 80061f6:	4611      	mov	r1, r2
 80061f8:	4618      	mov	r0, r3
 80061fa:	f004 fc44 	bl	800aa86 <USB_HC_Halt>
 80061fe:	e025      	b.n	800624c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	78fa      	ldrb	r2, [r7, #3]
 8006206:	4611      	mov	r1, r2
 8006208:	4618      	mov	r0, r3
 800620a:	f003 fe92 	bl	8009f32 <USB_ReadChInterrupts>
 800620e:	4603      	mov	r3, r0
 8006210:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006214:	2b80      	cmp	r3, #128	@ 0x80
 8006216:	d119      	bne.n	800624c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8006218:	78fb      	ldrb	r3, [r7, #3]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	693b      	ldr	r3, [r7, #16]
 800621e:	4413      	add	r3, r2
 8006220:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006224:	461a      	mov	r2, r3
 8006226:	2380      	movs	r3, #128	@ 0x80
 8006228:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800622a:	78fa      	ldrb	r2, [r7, #3]
 800622c:	6879      	ldr	r1, [r7, #4]
 800622e:	4613      	mov	r3, r2
 8006230:	011b      	lsls	r3, r3, #4
 8006232:	1a9b      	subs	r3, r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	440b      	add	r3, r1
 8006238:	334d      	adds	r3, #77	@ 0x4d
 800623a:	2207      	movs	r2, #7
 800623c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	78fa      	ldrb	r2, [r7, #3]
 8006244:	4611      	mov	r1, r2
 8006246:	4618      	mov	r0, r3
 8006248:	f004 fc1d 	bl	800aa86 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	78fa      	ldrb	r2, [r7, #3]
 8006252:	4611      	mov	r1, r2
 8006254:	4618      	mov	r0, r3
 8006256:	f003 fe6c 	bl	8009f32 <USB_ReadChInterrupts>
 800625a:	4603      	mov	r3, r0
 800625c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006264:	d112      	bne.n	800628c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	78fa      	ldrb	r2, [r7, #3]
 800626c:	4611      	mov	r1, r2
 800626e:	4618      	mov	r0, r3
 8006270:	f004 fc09 	bl	800aa86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006274:	78fb      	ldrb	r3, [r7, #3]
 8006276:	015a      	lsls	r2, r3, #5
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	4413      	add	r3, r2
 800627c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006280:	461a      	mov	r2, r3
 8006282:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006286:	6093      	str	r3, [r2, #8]
 8006288:	f000 bd75 	b.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	78fa      	ldrb	r2, [r7, #3]
 8006292:	4611      	mov	r1, r2
 8006294:	4618      	mov	r0, r3
 8006296:	f003 fe4c 	bl	8009f32 <USB_ReadChInterrupts>
 800629a:	4603      	mov	r3, r0
 800629c:	f003 0301 	and.w	r3, r3, #1
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	f040 8128 	bne.w	80064f6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80062a6:	78fb      	ldrb	r3, [r7, #3]
 80062a8:	015a      	lsls	r2, r3, #5
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	4413      	add	r3, r2
 80062ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062b2:	461a      	mov	r2, r3
 80062b4:	2320      	movs	r3, #32
 80062b6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80062b8:	78fa      	ldrb	r2, [r7, #3]
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	4613      	mov	r3, r2
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	009b      	lsls	r3, r3, #2
 80062c4:	440b      	add	r3, r1
 80062c6:	331b      	adds	r3, #27
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	2b01      	cmp	r3, #1
 80062cc:	d119      	bne.n	8006302 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80062ce:	78fa      	ldrb	r2, [r7, #3]
 80062d0:	6879      	ldr	r1, [r7, #4]
 80062d2:	4613      	mov	r3, r2
 80062d4:	011b      	lsls	r3, r3, #4
 80062d6:	1a9b      	subs	r3, r3, r2
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	440b      	add	r3, r1
 80062dc:	331b      	adds	r3, #27
 80062de:	2200      	movs	r2, #0
 80062e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80062e2:	78fb      	ldrb	r3, [r7, #3]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	78fa      	ldrb	r2, [r7, #3]
 80062f2:	0151      	lsls	r1, r2, #5
 80062f4:	693a      	ldr	r2, [r7, #16]
 80062f6:	440a      	add	r2, r1
 80062f8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006300:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	799b      	ldrb	r3, [r3, #6]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d01b      	beq.n	8006342 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800630a:	78fa      	ldrb	r2, [r7, #3]
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	4613      	mov	r3, r2
 8006310:	011b      	lsls	r3, r3, #4
 8006312:	1a9b      	subs	r3, r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	440b      	add	r3, r1
 8006318:	3330      	adds	r3, #48	@ 0x30
 800631a:	6819      	ldr	r1, [r3, #0]
 800631c:	78fb      	ldrb	r3, [r7, #3]
 800631e:	015a      	lsls	r2, r3, #5
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	4413      	add	r3, r2
 8006324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006328:	691b      	ldr	r3, [r3, #16]
 800632a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800632e:	78fa      	ldrb	r2, [r7, #3]
 8006330:	1ac9      	subs	r1, r1, r3
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	4613      	mov	r3, r2
 8006336:	011b      	lsls	r3, r3, #4
 8006338:	1a9b      	subs	r3, r3, r2
 800633a:	009b      	lsls	r3, r3, #2
 800633c:	4403      	add	r3, r0
 800633e:	3338      	adds	r3, #56	@ 0x38
 8006340:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8006342:	78fa      	ldrb	r2, [r7, #3]
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	4613      	mov	r3, r2
 8006348:	011b      	lsls	r3, r3, #4
 800634a:	1a9b      	subs	r3, r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	440b      	add	r3, r1
 8006350:	334d      	adds	r3, #77	@ 0x4d
 8006352:	2201      	movs	r2, #1
 8006354:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8006356:	78fa      	ldrb	r2, [r7, #3]
 8006358:	6879      	ldr	r1, [r7, #4]
 800635a:	4613      	mov	r3, r2
 800635c:	011b      	lsls	r3, r3, #4
 800635e:	1a9b      	subs	r3, r3, r2
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	440b      	add	r3, r1
 8006364:	3344      	adds	r3, #68	@ 0x44
 8006366:	2200      	movs	r2, #0
 8006368:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800636a:	78fb      	ldrb	r3, [r7, #3]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	4413      	add	r3, r2
 8006372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006376:	461a      	mov	r2, r3
 8006378:	2301      	movs	r3, #1
 800637a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800637c:	78fa      	ldrb	r2, [r7, #3]
 800637e:	6879      	ldr	r1, [r7, #4]
 8006380:	4613      	mov	r3, r2
 8006382:	011b      	lsls	r3, r3, #4
 8006384:	1a9b      	subs	r3, r3, r2
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	3326      	adds	r3, #38	@ 0x26
 800638c:	781b      	ldrb	r3, [r3, #0]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00a      	beq.n	80063a8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006392:	78fa      	ldrb	r2, [r7, #3]
 8006394:	6879      	ldr	r1, [r7, #4]
 8006396:	4613      	mov	r3, r2
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	1a9b      	subs	r3, r3, r2
 800639c:	009b      	lsls	r3, r3, #2
 800639e:	440b      	add	r3, r1
 80063a0:	3326      	adds	r3, #38	@ 0x26
 80063a2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80063a4:	2b02      	cmp	r3, #2
 80063a6:	d110      	bne.n	80063ca <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	78fa      	ldrb	r2, [r7, #3]
 80063ae:	4611      	mov	r1, r2
 80063b0:	4618      	mov	r0, r3
 80063b2:	f004 fb68 	bl	800aa86 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80063b6:	78fb      	ldrb	r3, [r7, #3]
 80063b8:	015a      	lsls	r2, r3, #5
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	4413      	add	r3, r2
 80063be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063c2:	461a      	mov	r2, r3
 80063c4:	2310      	movs	r3, #16
 80063c6:	6093      	str	r3, [r2, #8]
 80063c8:	e03d      	b.n	8006446 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80063ca:	78fa      	ldrb	r2, [r7, #3]
 80063cc:	6879      	ldr	r1, [r7, #4]
 80063ce:	4613      	mov	r3, r2
 80063d0:	011b      	lsls	r3, r3, #4
 80063d2:	1a9b      	subs	r3, r3, r2
 80063d4:	009b      	lsls	r3, r3, #2
 80063d6:	440b      	add	r3, r1
 80063d8:	3326      	adds	r3, #38	@ 0x26
 80063da:	781b      	ldrb	r3, [r3, #0]
 80063dc:	2b03      	cmp	r3, #3
 80063de:	d00a      	beq.n	80063f6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80063e0:	78fa      	ldrb	r2, [r7, #3]
 80063e2:	6879      	ldr	r1, [r7, #4]
 80063e4:	4613      	mov	r3, r2
 80063e6:	011b      	lsls	r3, r3, #4
 80063e8:	1a9b      	subs	r3, r3, r2
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	440b      	add	r3, r1
 80063ee:	3326      	adds	r3, #38	@ 0x26
 80063f0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d127      	bne.n	8006446 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80063f6:	78fb      	ldrb	r3, [r7, #3]
 80063f8:	015a      	lsls	r2, r3, #5
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	78fa      	ldrb	r2, [r7, #3]
 8006406:	0151      	lsls	r1, r2, #5
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	440a      	add	r2, r1
 800640c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006410:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006414:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8006416:	78fa      	ldrb	r2, [r7, #3]
 8006418:	6879      	ldr	r1, [r7, #4]
 800641a:	4613      	mov	r3, r2
 800641c:	011b      	lsls	r3, r3, #4
 800641e:	1a9b      	subs	r3, r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	440b      	add	r3, r1
 8006424:	334c      	adds	r3, #76	@ 0x4c
 8006426:	2201      	movs	r2, #1
 8006428:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800642a:	78fa      	ldrb	r2, [r7, #3]
 800642c:	6879      	ldr	r1, [r7, #4]
 800642e:	4613      	mov	r3, r2
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	1a9b      	subs	r3, r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	440b      	add	r3, r1
 8006438:	334c      	adds	r3, #76	@ 0x4c
 800643a:	781a      	ldrb	r2, [r3, #0]
 800643c:	78fb      	ldrb	r3, [r7, #3]
 800643e:	4619      	mov	r1, r3
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f006 fe7f 	bl	800d144 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	799b      	ldrb	r3, [r3, #6]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d13b      	bne.n	80064c6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800644e:	78fa      	ldrb	r2, [r7, #3]
 8006450:	6879      	ldr	r1, [r7, #4]
 8006452:	4613      	mov	r3, r2
 8006454:	011b      	lsls	r3, r3, #4
 8006456:	1a9b      	subs	r3, r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	440b      	add	r3, r1
 800645c:	3338      	adds	r3, #56	@ 0x38
 800645e:	6819      	ldr	r1, [r3, #0]
 8006460:	78fa      	ldrb	r2, [r7, #3]
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	4613      	mov	r3, r2
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	1a9b      	subs	r3, r3, r2
 800646a:	009b      	lsls	r3, r3, #2
 800646c:	4403      	add	r3, r0
 800646e:	3328      	adds	r3, #40	@ 0x28
 8006470:	881b      	ldrh	r3, [r3, #0]
 8006472:	440b      	add	r3, r1
 8006474:	1e59      	subs	r1, r3, #1
 8006476:	78fa      	ldrb	r2, [r7, #3]
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	4613      	mov	r3, r2
 800647c:	011b      	lsls	r3, r3, #4
 800647e:	1a9b      	subs	r3, r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4403      	add	r3, r0
 8006484:	3328      	adds	r3, #40	@ 0x28
 8006486:	881b      	ldrh	r3, [r3, #0]
 8006488:	fbb1 f3f3 	udiv	r3, r1, r3
 800648c:	f003 0301 	and.w	r3, r3, #1
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8470 	beq.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8006496:	78fa      	ldrb	r2, [r7, #3]
 8006498:	6879      	ldr	r1, [r7, #4]
 800649a:	4613      	mov	r3, r2
 800649c:	011b      	lsls	r3, r3, #4
 800649e:	1a9b      	subs	r3, r3, r2
 80064a0:	009b      	lsls	r3, r3, #2
 80064a2:	440b      	add	r3, r1
 80064a4:	333c      	adds	r3, #60	@ 0x3c
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	78fa      	ldrb	r2, [r7, #3]
 80064aa:	f083 0301 	eor.w	r3, r3, #1
 80064ae:	b2d8      	uxtb	r0, r3
 80064b0:	6879      	ldr	r1, [r7, #4]
 80064b2:	4613      	mov	r3, r2
 80064b4:	011b      	lsls	r3, r3, #4
 80064b6:	1a9b      	subs	r3, r3, r2
 80064b8:	009b      	lsls	r3, r3, #2
 80064ba:	440b      	add	r3, r1
 80064bc:	333c      	adds	r3, #60	@ 0x3c
 80064be:	4602      	mov	r2, r0
 80064c0:	701a      	strb	r2, [r3, #0]
 80064c2:	f000 bc58 	b.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80064c6:	78fa      	ldrb	r2, [r7, #3]
 80064c8:	6879      	ldr	r1, [r7, #4]
 80064ca:	4613      	mov	r3, r2
 80064cc:	011b      	lsls	r3, r3, #4
 80064ce:	1a9b      	subs	r3, r3, r2
 80064d0:	009b      	lsls	r3, r3, #2
 80064d2:	440b      	add	r3, r1
 80064d4:	333c      	adds	r3, #60	@ 0x3c
 80064d6:	781b      	ldrb	r3, [r3, #0]
 80064d8:	78fa      	ldrb	r2, [r7, #3]
 80064da:	f083 0301 	eor.w	r3, r3, #1
 80064de:	b2d8      	uxtb	r0, r3
 80064e0:	6879      	ldr	r1, [r7, #4]
 80064e2:	4613      	mov	r3, r2
 80064e4:	011b      	lsls	r3, r3, #4
 80064e6:	1a9b      	subs	r3, r3, r2
 80064e8:	009b      	lsls	r3, r3, #2
 80064ea:	440b      	add	r3, r1
 80064ec:	333c      	adds	r3, #60	@ 0x3c
 80064ee:	4602      	mov	r2, r0
 80064f0:	701a      	strb	r2, [r3, #0]
 80064f2:	f000 bc40 	b.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	78fa      	ldrb	r2, [r7, #3]
 80064fc:	4611      	mov	r1, r2
 80064fe:	4618      	mov	r0, r3
 8006500:	f003 fd17 	bl	8009f32 <USB_ReadChInterrupts>
 8006504:	4603      	mov	r3, r0
 8006506:	f003 0320 	and.w	r3, r3, #32
 800650a:	2b20      	cmp	r3, #32
 800650c:	d131      	bne.n	8006572 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	015a      	lsls	r2, r3, #5
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	4413      	add	r3, r2
 8006516:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800651a:	461a      	mov	r2, r3
 800651c:	2320      	movs	r3, #32
 800651e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8006520:	78fa      	ldrb	r2, [r7, #3]
 8006522:	6879      	ldr	r1, [r7, #4]
 8006524:	4613      	mov	r3, r2
 8006526:	011b      	lsls	r3, r3, #4
 8006528:	1a9b      	subs	r3, r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	440b      	add	r3, r1
 800652e:	331a      	adds	r3, #26
 8006530:	781b      	ldrb	r3, [r3, #0]
 8006532:	2b01      	cmp	r3, #1
 8006534:	f040 841f 	bne.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8006538:	78fa      	ldrb	r2, [r7, #3]
 800653a:	6879      	ldr	r1, [r7, #4]
 800653c:	4613      	mov	r3, r2
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	1a9b      	subs	r3, r3, r2
 8006542:	009b      	lsls	r3, r3, #2
 8006544:	440b      	add	r3, r1
 8006546:	331b      	adds	r3, #27
 8006548:	2201      	movs	r2, #1
 800654a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800654c:	78fa      	ldrb	r2, [r7, #3]
 800654e:	6879      	ldr	r1, [r7, #4]
 8006550:	4613      	mov	r3, r2
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	1a9b      	subs	r3, r3, r2
 8006556:	009b      	lsls	r3, r3, #2
 8006558:	440b      	add	r3, r1
 800655a:	334d      	adds	r3, #77	@ 0x4d
 800655c:	2203      	movs	r2, #3
 800655e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	78fa      	ldrb	r2, [r7, #3]
 8006566:	4611      	mov	r1, r2
 8006568:	4618      	mov	r0, r3
 800656a:	f004 fa8c 	bl	800aa86 <USB_HC_Halt>
 800656e:	f000 bc02 	b.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	78fa      	ldrb	r2, [r7, #3]
 8006578:	4611      	mov	r1, r2
 800657a:	4618      	mov	r0, r3
 800657c:	f003 fcd9 	bl	8009f32 <USB_ReadChInterrupts>
 8006580:	4603      	mov	r3, r0
 8006582:	f003 0302 	and.w	r3, r3, #2
 8006586:	2b02      	cmp	r3, #2
 8006588:	f040 8305 	bne.w	8006b96 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800658c:	78fb      	ldrb	r3, [r7, #3]
 800658e:	015a      	lsls	r2, r3, #5
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	4413      	add	r3, r2
 8006594:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006598:	461a      	mov	r2, r3
 800659a:	2302      	movs	r3, #2
 800659c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800659e:	78fa      	ldrb	r2, [r7, #3]
 80065a0:	6879      	ldr	r1, [r7, #4]
 80065a2:	4613      	mov	r3, r2
 80065a4:	011b      	lsls	r3, r3, #4
 80065a6:	1a9b      	subs	r3, r3, r2
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	440b      	add	r3, r1
 80065ac:	334d      	adds	r3, #77	@ 0x4d
 80065ae:	781b      	ldrb	r3, [r3, #0]
 80065b0:	2b01      	cmp	r3, #1
 80065b2:	d114      	bne.n	80065de <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80065b4:	78fa      	ldrb	r2, [r7, #3]
 80065b6:	6879      	ldr	r1, [r7, #4]
 80065b8:	4613      	mov	r3, r2
 80065ba:	011b      	lsls	r3, r3, #4
 80065bc:	1a9b      	subs	r3, r3, r2
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	440b      	add	r3, r1
 80065c2:	334d      	adds	r3, #77	@ 0x4d
 80065c4:	2202      	movs	r2, #2
 80065c6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80065c8:	78fa      	ldrb	r2, [r7, #3]
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	4613      	mov	r3, r2
 80065ce:	011b      	lsls	r3, r3, #4
 80065d0:	1a9b      	subs	r3, r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	334c      	adds	r3, #76	@ 0x4c
 80065d8:	2201      	movs	r2, #1
 80065da:	701a      	strb	r2, [r3, #0]
 80065dc:	e2cc      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80065de:	78fa      	ldrb	r2, [r7, #3]
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	4613      	mov	r3, r2
 80065e4:	011b      	lsls	r3, r3, #4
 80065e6:	1a9b      	subs	r3, r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	440b      	add	r3, r1
 80065ec:	334d      	adds	r3, #77	@ 0x4d
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	2b06      	cmp	r3, #6
 80065f2:	d114      	bne.n	800661e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80065f4:	78fa      	ldrb	r2, [r7, #3]
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	4613      	mov	r3, r2
 80065fa:	011b      	lsls	r3, r3, #4
 80065fc:	1a9b      	subs	r3, r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	440b      	add	r3, r1
 8006602:	334d      	adds	r3, #77	@ 0x4d
 8006604:	2202      	movs	r2, #2
 8006606:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8006608:	78fa      	ldrb	r2, [r7, #3]
 800660a:	6879      	ldr	r1, [r7, #4]
 800660c:	4613      	mov	r3, r2
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	1a9b      	subs	r3, r3, r2
 8006612:	009b      	lsls	r3, r3, #2
 8006614:	440b      	add	r3, r1
 8006616:	334c      	adds	r3, #76	@ 0x4c
 8006618:	2205      	movs	r2, #5
 800661a:	701a      	strb	r2, [r3, #0]
 800661c:	e2ac      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800661e:	78fa      	ldrb	r2, [r7, #3]
 8006620:	6879      	ldr	r1, [r7, #4]
 8006622:	4613      	mov	r3, r2
 8006624:	011b      	lsls	r3, r3, #4
 8006626:	1a9b      	subs	r3, r3, r2
 8006628:	009b      	lsls	r3, r3, #2
 800662a:	440b      	add	r3, r1
 800662c:	334d      	adds	r3, #77	@ 0x4d
 800662e:	781b      	ldrb	r3, [r3, #0]
 8006630:	2b07      	cmp	r3, #7
 8006632:	d00b      	beq.n	800664c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8006634:	78fa      	ldrb	r2, [r7, #3]
 8006636:	6879      	ldr	r1, [r7, #4]
 8006638:	4613      	mov	r3, r2
 800663a:	011b      	lsls	r3, r3, #4
 800663c:	1a9b      	subs	r3, r3, r2
 800663e:	009b      	lsls	r3, r3, #2
 8006640:	440b      	add	r3, r1
 8006642:	334d      	adds	r3, #77	@ 0x4d
 8006644:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8006646:	2b09      	cmp	r3, #9
 8006648:	f040 80a6 	bne.w	8006798 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800664c:	78fa      	ldrb	r2, [r7, #3]
 800664e:	6879      	ldr	r1, [r7, #4]
 8006650:	4613      	mov	r3, r2
 8006652:	011b      	lsls	r3, r3, #4
 8006654:	1a9b      	subs	r3, r3, r2
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	440b      	add	r3, r1
 800665a:	334d      	adds	r3, #77	@ 0x4d
 800665c:	2202      	movs	r2, #2
 800665e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006660:	78fa      	ldrb	r2, [r7, #3]
 8006662:	6879      	ldr	r1, [r7, #4]
 8006664:	4613      	mov	r3, r2
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	1a9b      	subs	r3, r3, r2
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	440b      	add	r3, r1
 800666e:	3344      	adds	r3, #68	@ 0x44
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	1c59      	adds	r1, r3, #1
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	4613      	mov	r3, r2
 8006678:	011b      	lsls	r3, r3, #4
 800667a:	1a9b      	subs	r3, r3, r2
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4403      	add	r3, r0
 8006680:	3344      	adds	r3, #68	@ 0x44
 8006682:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006684:	78fa      	ldrb	r2, [r7, #3]
 8006686:	6879      	ldr	r1, [r7, #4]
 8006688:	4613      	mov	r3, r2
 800668a:	011b      	lsls	r3, r3, #4
 800668c:	1a9b      	subs	r3, r3, r2
 800668e:	009b      	lsls	r3, r3, #2
 8006690:	440b      	add	r3, r1
 8006692:	3344      	adds	r3, #68	@ 0x44
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b02      	cmp	r3, #2
 8006698:	d943      	bls.n	8006722 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800669a:	78fa      	ldrb	r2, [r7, #3]
 800669c:	6879      	ldr	r1, [r7, #4]
 800669e:	4613      	mov	r3, r2
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	1a9b      	subs	r3, r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	440b      	add	r3, r1
 80066a8:	3344      	adds	r3, #68	@ 0x44
 80066aa:	2200      	movs	r2, #0
 80066ac:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80066ae:	78fa      	ldrb	r2, [r7, #3]
 80066b0:	6879      	ldr	r1, [r7, #4]
 80066b2:	4613      	mov	r3, r2
 80066b4:	011b      	lsls	r3, r3, #4
 80066b6:	1a9b      	subs	r3, r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	440b      	add	r3, r1
 80066bc:	331a      	adds	r3, #26
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d123      	bne.n	800670c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80066c4:	78fa      	ldrb	r2, [r7, #3]
 80066c6:	6879      	ldr	r1, [r7, #4]
 80066c8:	4613      	mov	r3, r2
 80066ca:	011b      	lsls	r3, r3, #4
 80066cc:	1a9b      	subs	r3, r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	440b      	add	r3, r1
 80066d2:	331b      	adds	r3, #27
 80066d4:	2200      	movs	r2, #0
 80066d6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80066d8:	78fa      	ldrb	r2, [r7, #3]
 80066da:	6879      	ldr	r1, [r7, #4]
 80066dc:	4613      	mov	r3, r2
 80066de:	011b      	lsls	r3, r3, #4
 80066e0:	1a9b      	subs	r3, r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	331c      	adds	r3, #28
 80066e8:	2200      	movs	r2, #0
 80066ea:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80066ec:	78fb      	ldrb	r3, [r7, #3]
 80066ee:	015a      	lsls	r2, r3, #5
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	4413      	add	r3, r2
 80066f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	78fa      	ldrb	r2, [r7, #3]
 80066fc:	0151      	lsls	r1, r2, #5
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	440a      	add	r2, r1
 8006702:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006706:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800670a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800670c:	78fa      	ldrb	r2, [r7, #3]
 800670e:	6879      	ldr	r1, [r7, #4]
 8006710:	4613      	mov	r3, r2
 8006712:	011b      	lsls	r3, r3, #4
 8006714:	1a9b      	subs	r3, r3, r2
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	440b      	add	r3, r1
 800671a:	334c      	adds	r3, #76	@ 0x4c
 800671c:	2204      	movs	r2, #4
 800671e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006720:	e229      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006722:	78fa      	ldrb	r2, [r7, #3]
 8006724:	6879      	ldr	r1, [r7, #4]
 8006726:	4613      	mov	r3, r2
 8006728:	011b      	lsls	r3, r3, #4
 800672a:	1a9b      	subs	r3, r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	440b      	add	r3, r1
 8006730:	334c      	adds	r3, #76	@ 0x4c
 8006732:	2202      	movs	r2, #2
 8006734:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006736:	78fa      	ldrb	r2, [r7, #3]
 8006738:	6879      	ldr	r1, [r7, #4]
 800673a:	4613      	mov	r3, r2
 800673c:	011b      	lsls	r3, r3, #4
 800673e:	1a9b      	subs	r3, r3, r2
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	440b      	add	r3, r1
 8006744:	3326      	adds	r3, #38	@ 0x26
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d00b      	beq.n	8006764 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800674c:	78fa      	ldrb	r2, [r7, #3]
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	4613      	mov	r3, r2
 8006752:	011b      	lsls	r3, r3, #4
 8006754:	1a9b      	subs	r3, r3, r2
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	440b      	add	r3, r1
 800675a:	3326      	adds	r3, #38	@ 0x26
 800675c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800675e:	2b02      	cmp	r3, #2
 8006760:	f040 8209 	bne.w	8006b76 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006764:	78fb      	ldrb	r3, [r7, #3]
 8006766:	015a      	lsls	r2, r3, #5
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	4413      	add	r3, r2
 800676c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800677a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006782:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006784:	78fb      	ldrb	r3, [r7, #3]
 8006786:	015a      	lsls	r2, r3, #5
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	4413      	add	r3, r2
 800678c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006790:	461a      	mov	r2, r3
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006796:	e1ee      	b.n	8006b76 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8006798:	78fa      	ldrb	r2, [r7, #3]
 800679a:	6879      	ldr	r1, [r7, #4]
 800679c:	4613      	mov	r3, r2
 800679e:	011b      	lsls	r3, r3, #4
 80067a0:	1a9b      	subs	r3, r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	334d      	adds	r3, #77	@ 0x4d
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	2b05      	cmp	r3, #5
 80067ac:	f040 80c8 	bne.w	8006940 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80067b0:	78fa      	ldrb	r2, [r7, #3]
 80067b2:	6879      	ldr	r1, [r7, #4]
 80067b4:	4613      	mov	r3, r2
 80067b6:	011b      	lsls	r3, r3, #4
 80067b8:	1a9b      	subs	r3, r3, r2
 80067ba:	009b      	lsls	r3, r3, #2
 80067bc:	440b      	add	r3, r1
 80067be:	334d      	adds	r3, #77	@ 0x4d
 80067c0:	2202      	movs	r2, #2
 80067c2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80067c4:	78fa      	ldrb	r2, [r7, #3]
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	4613      	mov	r3, r2
 80067ca:	011b      	lsls	r3, r3, #4
 80067cc:	1a9b      	subs	r3, r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	440b      	add	r3, r1
 80067d2:	331b      	adds	r3, #27
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	2b01      	cmp	r3, #1
 80067d8:	f040 81ce 	bne.w	8006b78 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80067dc:	78fa      	ldrb	r2, [r7, #3]
 80067de:	6879      	ldr	r1, [r7, #4]
 80067e0:	4613      	mov	r3, r2
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	1a9b      	subs	r3, r3, r2
 80067e6:	009b      	lsls	r3, r3, #2
 80067e8:	440b      	add	r3, r1
 80067ea:	3326      	adds	r3, #38	@ 0x26
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	2b03      	cmp	r3, #3
 80067f0:	d16b      	bne.n	80068ca <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80067f2:	78fa      	ldrb	r2, [r7, #3]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	4613      	mov	r3, r2
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	1a9b      	subs	r3, r3, r2
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	440b      	add	r3, r1
 8006800:	3348      	adds	r3, #72	@ 0x48
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	1c59      	adds	r1, r3, #1
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	4613      	mov	r3, r2
 800680a:	011b      	lsls	r3, r3, #4
 800680c:	1a9b      	subs	r3, r3, r2
 800680e:	009b      	lsls	r3, r3, #2
 8006810:	4403      	add	r3, r0
 8006812:	3348      	adds	r3, #72	@ 0x48
 8006814:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8006816:	78fa      	ldrb	r2, [r7, #3]
 8006818:	6879      	ldr	r1, [r7, #4]
 800681a:	4613      	mov	r3, r2
 800681c:	011b      	lsls	r3, r3, #4
 800681e:	1a9b      	subs	r3, r3, r2
 8006820:	009b      	lsls	r3, r3, #2
 8006822:	440b      	add	r3, r1
 8006824:	3348      	adds	r3, #72	@ 0x48
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b02      	cmp	r3, #2
 800682a:	d943      	bls.n	80068b4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800682c:	78fa      	ldrb	r2, [r7, #3]
 800682e:	6879      	ldr	r1, [r7, #4]
 8006830:	4613      	mov	r3, r2
 8006832:	011b      	lsls	r3, r3, #4
 8006834:	1a9b      	subs	r3, r3, r2
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	440b      	add	r3, r1
 800683a:	3348      	adds	r3, #72	@ 0x48
 800683c:	2200      	movs	r2, #0
 800683e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8006840:	78fa      	ldrb	r2, [r7, #3]
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	4613      	mov	r3, r2
 8006846:	011b      	lsls	r3, r3, #4
 8006848:	1a9b      	subs	r3, r3, r2
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	440b      	add	r3, r1
 800684e:	331b      	adds	r3, #27
 8006850:	2200      	movs	r2, #0
 8006852:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8006854:	78fa      	ldrb	r2, [r7, #3]
 8006856:	6879      	ldr	r1, [r7, #4]
 8006858:	4613      	mov	r3, r2
 800685a:	011b      	lsls	r3, r3, #4
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	440b      	add	r3, r1
 8006862:	3344      	adds	r3, #68	@ 0x44
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2b02      	cmp	r3, #2
 8006868:	d809      	bhi.n	800687e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800686a:	78fa      	ldrb	r2, [r7, #3]
 800686c:	6879      	ldr	r1, [r7, #4]
 800686e:	4613      	mov	r3, r2
 8006870:	011b      	lsls	r3, r3, #4
 8006872:	1a9b      	subs	r3, r3, r2
 8006874:	009b      	lsls	r3, r3, #2
 8006876:	440b      	add	r3, r1
 8006878:	331c      	adds	r3, #28
 800687a:	2201      	movs	r2, #1
 800687c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800687e:	78fb      	ldrb	r3, [r7, #3]
 8006880:	015a      	lsls	r2, r3, #5
 8006882:	693b      	ldr	r3, [r7, #16]
 8006884:	4413      	add	r3, r2
 8006886:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	78fa      	ldrb	r2, [r7, #3]
 800688e:	0151      	lsls	r1, r2, #5
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	440a      	add	r2, r1
 8006894:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006898:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800689c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800689e:	78fa      	ldrb	r2, [r7, #3]
 80068a0:	6879      	ldr	r1, [r7, #4]
 80068a2:	4613      	mov	r3, r2
 80068a4:	011b      	lsls	r3, r3, #4
 80068a6:	1a9b      	subs	r3, r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	440b      	add	r3, r1
 80068ac:	334c      	adds	r3, #76	@ 0x4c
 80068ae:	2204      	movs	r2, #4
 80068b0:	701a      	strb	r2, [r3, #0]
 80068b2:	e014      	b.n	80068de <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80068b4:	78fa      	ldrb	r2, [r7, #3]
 80068b6:	6879      	ldr	r1, [r7, #4]
 80068b8:	4613      	mov	r3, r2
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	1a9b      	subs	r3, r3, r2
 80068be:	009b      	lsls	r3, r3, #2
 80068c0:	440b      	add	r3, r1
 80068c2:	334c      	adds	r3, #76	@ 0x4c
 80068c4:	2202      	movs	r2, #2
 80068c6:	701a      	strb	r2, [r3, #0]
 80068c8:	e009      	b.n	80068de <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80068ca:	78fa      	ldrb	r2, [r7, #3]
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	4613      	mov	r3, r2
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	1a9b      	subs	r3, r3, r2
 80068d4:	009b      	lsls	r3, r3, #2
 80068d6:	440b      	add	r3, r1
 80068d8:	334c      	adds	r3, #76	@ 0x4c
 80068da:	2202      	movs	r2, #2
 80068dc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80068de:	78fa      	ldrb	r2, [r7, #3]
 80068e0:	6879      	ldr	r1, [r7, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	011b      	lsls	r3, r3, #4
 80068e6:	1a9b      	subs	r3, r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	440b      	add	r3, r1
 80068ec:	3326      	adds	r3, #38	@ 0x26
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d00b      	beq.n	800690c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80068f4:	78fa      	ldrb	r2, [r7, #3]
 80068f6:	6879      	ldr	r1, [r7, #4]
 80068f8:	4613      	mov	r3, r2
 80068fa:	011b      	lsls	r3, r3, #4
 80068fc:	1a9b      	subs	r3, r3, r2
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	440b      	add	r3, r1
 8006902:	3326      	adds	r3, #38	@ 0x26
 8006904:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006906:	2b02      	cmp	r3, #2
 8006908:	f040 8136 	bne.w	8006b78 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800690c:	78fb      	ldrb	r3, [r7, #3]
 800690e:	015a      	lsls	r2, r3, #5
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	4413      	add	r3, r2
 8006914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006922:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800692a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800692c:	78fb      	ldrb	r3, [r7, #3]
 800692e:	015a      	lsls	r2, r3, #5
 8006930:	693b      	ldr	r3, [r7, #16]
 8006932:	4413      	add	r3, r2
 8006934:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006938:	461a      	mov	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6013      	str	r3, [r2, #0]
 800693e:	e11b      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8006940:	78fa      	ldrb	r2, [r7, #3]
 8006942:	6879      	ldr	r1, [r7, #4]
 8006944:	4613      	mov	r3, r2
 8006946:	011b      	lsls	r3, r3, #4
 8006948:	1a9b      	subs	r3, r3, r2
 800694a:	009b      	lsls	r3, r3, #2
 800694c:	440b      	add	r3, r1
 800694e:	334d      	adds	r3, #77	@ 0x4d
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	2b03      	cmp	r3, #3
 8006954:	f040 8081 	bne.w	8006a5a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006958:	78fa      	ldrb	r2, [r7, #3]
 800695a:	6879      	ldr	r1, [r7, #4]
 800695c:	4613      	mov	r3, r2
 800695e:	011b      	lsls	r3, r3, #4
 8006960:	1a9b      	subs	r3, r3, r2
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	440b      	add	r3, r1
 8006966:	334d      	adds	r3, #77	@ 0x4d
 8006968:	2202      	movs	r2, #2
 800696a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800696c:	78fa      	ldrb	r2, [r7, #3]
 800696e:	6879      	ldr	r1, [r7, #4]
 8006970:	4613      	mov	r3, r2
 8006972:	011b      	lsls	r3, r3, #4
 8006974:	1a9b      	subs	r3, r3, r2
 8006976:	009b      	lsls	r3, r3, #2
 8006978:	440b      	add	r3, r1
 800697a:	331b      	adds	r3, #27
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	2b01      	cmp	r3, #1
 8006980:	f040 80fa 	bne.w	8006b78 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006984:	78fa      	ldrb	r2, [r7, #3]
 8006986:	6879      	ldr	r1, [r7, #4]
 8006988:	4613      	mov	r3, r2
 800698a:	011b      	lsls	r3, r3, #4
 800698c:	1a9b      	subs	r3, r3, r2
 800698e:	009b      	lsls	r3, r3, #2
 8006990:	440b      	add	r3, r1
 8006992:	334c      	adds	r3, #76	@ 0x4c
 8006994:	2202      	movs	r2, #2
 8006996:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006998:	78fb      	ldrb	r3, [r7, #3]
 800699a:	015a      	lsls	r2, r3, #5
 800699c:	693b      	ldr	r3, [r7, #16]
 800699e:	4413      	add	r3, r2
 80069a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	78fa      	ldrb	r2, [r7, #3]
 80069a8:	0151      	lsls	r1, r2, #5
 80069aa:	693a      	ldr	r2, [r7, #16]
 80069ac:	440a      	add	r2, r1
 80069ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069b6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80069b8:	78fb      	ldrb	r3, [r7, #3]
 80069ba:	015a      	lsls	r2, r3, #5
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	4413      	add	r3, r2
 80069c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	78fa      	ldrb	r2, [r7, #3]
 80069c8:	0151      	lsls	r1, r2, #5
 80069ca:	693a      	ldr	r2, [r7, #16]
 80069cc:	440a      	add	r2, r1
 80069ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069d6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80069d8:	78fb      	ldrb	r3, [r7, #3]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80069e4:	68db      	ldr	r3, [r3, #12]
 80069e6:	78fa      	ldrb	r2, [r7, #3]
 80069e8:	0151      	lsls	r1, r2, #5
 80069ea:	693a      	ldr	r2, [r7, #16]
 80069ec:	440a      	add	r2, r1
 80069ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80069f2:	f023 0320 	bic.w	r3, r3, #32
 80069f6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80069f8:	78fa      	ldrb	r2, [r7, #3]
 80069fa:	6879      	ldr	r1, [r7, #4]
 80069fc:	4613      	mov	r3, r2
 80069fe:	011b      	lsls	r3, r3, #4
 8006a00:	1a9b      	subs	r3, r3, r2
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	440b      	add	r3, r1
 8006a06:	3326      	adds	r3, #38	@ 0x26
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d00b      	beq.n	8006a26 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006a0e:	78fa      	ldrb	r2, [r7, #3]
 8006a10:	6879      	ldr	r1, [r7, #4]
 8006a12:	4613      	mov	r3, r2
 8006a14:	011b      	lsls	r3, r3, #4
 8006a16:	1a9b      	subs	r3, r3, r2
 8006a18:	009b      	lsls	r3, r3, #2
 8006a1a:	440b      	add	r3, r1
 8006a1c:	3326      	adds	r3, #38	@ 0x26
 8006a1e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	f040 80a9 	bne.w	8006b78 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8006a26:	78fb      	ldrb	r3, [r7, #3]
 8006a28:	015a      	lsls	r2, r3, #5
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	4413      	add	r3, r2
 8006a2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a3c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006a44:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8006a46:	78fb      	ldrb	r3, [r7, #3]
 8006a48:	015a      	lsls	r2, r3, #5
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	4413      	add	r3, r2
 8006a4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a52:	461a      	mov	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	6013      	str	r3, [r2, #0]
 8006a58:	e08e      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8006a5a:	78fa      	ldrb	r2, [r7, #3]
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	4613      	mov	r3, r2
 8006a60:	011b      	lsls	r3, r3, #4
 8006a62:	1a9b      	subs	r3, r3, r2
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	440b      	add	r3, r1
 8006a68:	334d      	adds	r3, #77	@ 0x4d
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b04      	cmp	r3, #4
 8006a6e:	d143      	bne.n	8006af8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006a70:	78fa      	ldrb	r2, [r7, #3]
 8006a72:	6879      	ldr	r1, [r7, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	1a9b      	subs	r3, r3, r2
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	440b      	add	r3, r1
 8006a7e:	334d      	adds	r3, #77	@ 0x4d
 8006a80:	2202      	movs	r2, #2
 8006a82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006a84:	78fa      	ldrb	r2, [r7, #3]
 8006a86:	6879      	ldr	r1, [r7, #4]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	011b      	lsls	r3, r3, #4
 8006a8c:	1a9b      	subs	r3, r3, r2
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	440b      	add	r3, r1
 8006a92:	334c      	adds	r3, #76	@ 0x4c
 8006a94:	2202      	movs	r2, #2
 8006a96:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006a98:	78fa      	ldrb	r2, [r7, #3]
 8006a9a:	6879      	ldr	r1, [r7, #4]
 8006a9c:	4613      	mov	r3, r2
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	1a9b      	subs	r3, r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	3326      	adds	r3, #38	@ 0x26
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00a      	beq.n	8006ac4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006aae:	78fa      	ldrb	r2, [r7, #3]
 8006ab0:	6879      	ldr	r1, [r7, #4]
 8006ab2:	4613      	mov	r3, r2
 8006ab4:	011b      	lsls	r3, r3, #4
 8006ab6:	1a9b      	subs	r3, r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	440b      	add	r3, r1
 8006abc:	3326      	adds	r3, #38	@ 0x26
 8006abe:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d159      	bne.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	015a      	lsls	r2, r3, #5
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006ada:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006ae2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8006ae4:	78fb      	ldrb	r3, [r7, #3]
 8006ae6:	015a      	lsls	r2, r3, #5
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	4413      	add	r3, r2
 8006aec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006af0:	461a      	mov	r2, r3
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6013      	str	r3, [r2, #0]
 8006af6:	e03f      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8006af8:	78fa      	ldrb	r2, [r7, #3]
 8006afa:	6879      	ldr	r1, [r7, #4]
 8006afc:	4613      	mov	r3, r2
 8006afe:	011b      	lsls	r3, r3, #4
 8006b00:	1a9b      	subs	r3, r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	440b      	add	r3, r1
 8006b06:	334d      	adds	r3, #77	@ 0x4d
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	2b08      	cmp	r3, #8
 8006b0c:	d126      	bne.n	8006b5c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8006b0e:	78fa      	ldrb	r2, [r7, #3]
 8006b10:	6879      	ldr	r1, [r7, #4]
 8006b12:	4613      	mov	r3, r2
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	440b      	add	r3, r1
 8006b1c:	334d      	adds	r3, #77	@ 0x4d
 8006b1e:	2202      	movs	r2, #2
 8006b20:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8006b22:	78fa      	ldrb	r2, [r7, #3]
 8006b24:	6879      	ldr	r1, [r7, #4]
 8006b26:	4613      	mov	r3, r2
 8006b28:	011b      	lsls	r3, r3, #4
 8006b2a:	1a9b      	subs	r3, r3, r2
 8006b2c:	009b      	lsls	r3, r3, #2
 8006b2e:	440b      	add	r3, r1
 8006b30:	3344      	adds	r3, #68	@ 0x44
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	1c59      	adds	r1, r3, #1
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	011b      	lsls	r3, r3, #4
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4403      	add	r3, r0
 8006b42:	3344      	adds	r3, #68	@ 0x44
 8006b44:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8006b46:	78fa      	ldrb	r2, [r7, #3]
 8006b48:	6879      	ldr	r1, [r7, #4]
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	011b      	lsls	r3, r3, #4
 8006b4e:	1a9b      	subs	r3, r3, r2
 8006b50:	009b      	lsls	r3, r3, #2
 8006b52:	440b      	add	r3, r1
 8006b54:	334c      	adds	r3, #76	@ 0x4c
 8006b56:	2204      	movs	r2, #4
 8006b58:	701a      	strb	r2, [r3, #0]
 8006b5a:	e00d      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8006b5c:	78fa      	ldrb	r2, [r7, #3]
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	4613      	mov	r3, r2
 8006b62:	011b      	lsls	r3, r3, #4
 8006b64:	1a9b      	subs	r3, r3, r2
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	440b      	add	r3, r1
 8006b6a:	334d      	adds	r3, #77	@ 0x4d
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b02      	cmp	r3, #2
 8006b70:	f000 8100 	beq.w	8006d74 <HCD_HC_IN_IRQHandler+0xcca>
 8006b74:	e000      	b.n	8006b78 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8006b76:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8006b78:	78fa      	ldrb	r2, [r7, #3]
 8006b7a:	6879      	ldr	r1, [r7, #4]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	011b      	lsls	r3, r3, #4
 8006b80:	1a9b      	subs	r3, r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	440b      	add	r3, r1
 8006b86:	334c      	adds	r3, #76	@ 0x4c
 8006b88:	781a      	ldrb	r2, [r3, #0]
 8006b8a:	78fb      	ldrb	r3, [r7, #3]
 8006b8c:	4619      	mov	r1, r3
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f006 fad8 	bl	800d144 <HAL_HCD_HC_NotifyURBChange_Callback>
 8006b94:	e0ef      	b.n	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	78fa      	ldrb	r2, [r7, #3]
 8006b9c:	4611      	mov	r1, r2
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f003 f9c7 	bl	8009f32 <USB_ReadChInterrupts>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006baa:	2b40      	cmp	r3, #64	@ 0x40
 8006bac:	d12f      	bne.n	8006c0e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006bae:	78fb      	ldrb	r3, [r7, #3]
 8006bb0:	015a      	lsls	r2, r3, #5
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bba:	461a      	mov	r2, r3
 8006bbc:	2340      	movs	r3, #64	@ 0x40
 8006bbe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8006bc0:	78fa      	ldrb	r2, [r7, #3]
 8006bc2:	6879      	ldr	r1, [r7, #4]
 8006bc4:	4613      	mov	r3, r2
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	1a9b      	subs	r3, r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	440b      	add	r3, r1
 8006bce:	334d      	adds	r3, #77	@ 0x4d
 8006bd0:	2205      	movs	r2, #5
 8006bd2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8006bd4:	78fa      	ldrb	r2, [r7, #3]
 8006bd6:	6879      	ldr	r1, [r7, #4]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	011b      	lsls	r3, r3, #4
 8006bdc:	1a9b      	subs	r3, r3, r2
 8006bde:	009b      	lsls	r3, r3, #2
 8006be0:	440b      	add	r3, r1
 8006be2:	331a      	adds	r3, #26
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d109      	bne.n	8006bfe <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006bea:	78fa      	ldrb	r2, [r7, #3]
 8006bec:	6879      	ldr	r1, [r7, #4]
 8006bee:	4613      	mov	r3, r2
 8006bf0:	011b      	lsls	r3, r3, #4
 8006bf2:	1a9b      	subs	r3, r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	440b      	add	r3, r1
 8006bf8:	3344      	adds	r3, #68	@ 0x44
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	78fa      	ldrb	r2, [r7, #3]
 8006c04:	4611      	mov	r1, r2
 8006c06:	4618      	mov	r0, r3
 8006c08:	f003 ff3d 	bl	800aa86 <USB_HC_Halt>
 8006c0c:	e0b3      	b.n	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	78fa      	ldrb	r2, [r7, #3]
 8006c14:	4611      	mov	r1, r2
 8006c16:	4618      	mov	r0, r3
 8006c18:	f003 f98b 	bl	8009f32 <USB_ReadChInterrupts>
 8006c1c:	4603      	mov	r3, r0
 8006c1e:	f003 0310 	and.w	r3, r3, #16
 8006c22:	2b10      	cmp	r3, #16
 8006c24:	f040 80a7 	bne.w	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8006c28:	78fa      	ldrb	r2, [r7, #3]
 8006c2a:	6879      	ldr	r1, [r7, #4]
 8006c2c:	4613      	mov	r3, r2
 8006c2e:	011b      	lsls	r3, r3, #4
 8006c30:	1a9b      	subs	r3, r3, r2
 8006c32:	009b      	lsls	r3, r3, #2
 8006c34:	440b      	add	r3, r1
 8006c36:	3326      	adds	r3, #38	@ 0x26
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b03      	cmp	r3, #3
 8006c3c:	d11b      	bne.n	8006c76 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006c3e:	78fa      	ldrb	r2, [r7, #3]
 8006c40:	6879      	ldr	r1, [r7, #4]
 8006c42:	4613      	mov	r3, r2
 8006c44:	011b      	lsls	r3, r3, #4
 8006c46:	1a9b      	subs	r3, r3, r2
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	440b      	add	r3, r1
 8006c4c:	3344      	adds	r3, #68	@ 0x44
 8006c4e:	2200      	movs	r2, #0
 8006c50:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8006c52:	78fa      	ldrb	r2, [r7, #3]
 8006c54:	6879      	ldr	r1, [r7, #4]
 8006c56:	4613      	mov	r3, r2
 8006c58:	011b      	lsls	r3, r3, #4
 8006c5a:	1a9b      	subs	r3, r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	440b      	add	r3, r1
 8006c60:	334d      	adds	r3, #77	@ 0x4d
 8006c62:	2204      	movs	r2, #4
 8006c64:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	78fa      	ldrb	r2, [r7, #3]
 8006c6c:	4611      	mov	r1, r2
 8006c6e:	4618      	mov	r0, r3
 8006c70:	f003 ff09 	bl	800aa86 <USB_HC_Halt>
 8006c74:	e03f      	b.n	8006cf6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006c76:	78fa      	ldrb	r2, [r7, #3]
 8006c78:	6879      	ldr	r1, [r7, #4]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	011b      	lsls	r3, r3, #4
 8006c7e:	1a9b      	subs	r3, r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	440b      	add	r3, r1
 8006c84:	3326      	adds	r3, #38	@ 0x26
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d00a      	beq.n	8006ca2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8006c8c:	78fa      	ldrb	r2, [r7, #3]
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	4613      	mov	r3, r2
 8006c92:	011b      	lsls	r3, r3, #4
 8006c94:	1a9b      	subs	r3, r3, r2
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	440b      	add	r3, r1
 8006c9a:	3326      	adds	r3, #38	@ 0x26
 8006c9c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d129      	bne.n	8006cf6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8006ca2:	78fa      	ldrb	r2, [r7, #3]
 8006ca4:	6879      	ldr	r1, [r7, #4]
 8006ca6:	4613      	mov	r3, r2
 8006ca8:	011b      	lsls	r3, r3, #4
 8006caa:	1a9b      	subs	r3, r3, r2
 8006cac:	009b      	lsls	r3, r3, #2
 8006cae:	440b      	add	r3, r1
 8006cb0:	3344      	adds	r3, #68	@ 0x44
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	799b      	ldrb	r3, [r3, #6]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00a      	beq.n	8006cd4 <HCD_HC_IN_IRQHandler+0xc2a>
 8006cbe:	78fa      	ldrb	r2, [r7, #3]
 8006cc0:	6879      	ldr	r1, [r7, #4]
 8006cc2:	4613      	mov	r3, r2
 8006cc4:	011b      	lsls	r3, r3, #4
 8006cc6:	1a9b      	subs	r3, r3, r2
 8006cc8:	009b      	lsls	r3, r3, #2
 8006cca:	440b      	add	r3, r1
 8006ccc:	331b      	adds	r3, #27
 8006cce:	781b      	ldrb	r3, [r3, #0]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d110      	bne.n	8006cf6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8006cd4:	78fa      	ldrb	r2, [r7, #3]
 8006cd6:	6879      	ldr	r1, [r7, #4]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	011b      	lsls	r3, r3, #4
 8006cdc:	1a9b      	subs	r3, r3, r2
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	440b      	add	r3, r1
 8006ce2:	334d      	adds	r3, #77	@ 0x4d
 8006ce4:	2204      	movs	r2, #4
 8006ce6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	78fa      	ldrb	r2, [r7, #3]
 8006cee:	4611      	mov	r1, r2
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f003 fec8 	bl	800aa86 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8006cf6:	78fa      	ldrb	r2, [r7, #3]
 8006cf8:	6879      	ldr	r1, [r7, #4]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	011b      	lsls	r3, r3, #4
 8006cfe:	1a9b      	subs	r3, r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	440b      	add	r3, r1
 8006d04:	331b      	adds	r3, #27
 8006d06:	781b      	ldrb	r3, [r3, #0]
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d129      	bne.n	8006d60 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006d0c:	78fa      	ldrb	r2, [r7, #3]
 8006d0e:	6879      	ldr	r1, [r7, #4]
 8006d10:	4613      	mov	r3, r2
 8006d12:	011b      	lsls	r3, r3, #4
 8006d14:	1a9b      	subs	r3, r3, r2
 8006d16:	009b      	lsls	r3, r3, #2
 8006d18:	440b      	add	r3, r1
 8006d1a:	331b      	adds	r3, #27
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006d20:	78fb      	ldrb	r3, [r7, #3]
 8006d22:	015a      	lsls	r2, r3, #5
 8006d24:	693b      	ldr	r3, [r7, #16]
 8006d26:	4413      	add	r3, r2
 8006d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	78fa      	ldrb	r2, [r7, #3]
 8006d30:	0151      	lsls	r1, r2, #5
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	440a      	add	r2, r1
 8006d36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d3e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8006d40:	78fb      	ldrb	r3, [r7, #3]
 8006d42:	015a      	lsls	r2, r3, #5
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	4413      	add	r3, r2
 8006d48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d4c:	68db      	ldr	r3, [r3, #12]
 8006d4e:	78fa      	ldrb	r2, [r7, #3]
 8006d50:	0151      	lsls	r1, r2, #5
 8006d52:	693a      	ldr	r2, [r7, #16]
 8006d54:	440a      	add	r2, r1
 8006d56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d5a:	f043 0320 	orr.w	r3, r3, #32
 8006d5e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8006d60:	78fb      	ldrb	r3, [r7, #3]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d6c:	461a      	mov	r2, r3
 8006d6e:	2310      	movs	r3, #16
 8006d70:	6093      	str	r3, [r2, #8]
 8006d72:	e000      	b.n	8006d76 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8006d74:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8006d76:	3718      	adds	r7, #24
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b086      	sub	sp, #24
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	460b      	mov	r3, r1
 8006d86:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	78fa      	ldrb	r2, [r7, #3]
 8006d98:	4611      	mov	r1, r2
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f003 f8c9 	bl	8009f32 <USB_ReadChInterrupts>
 8006da0:	4603      	mov	r3, r0
 8006da2:	f003 0304 	and.w	r3, r3, #4
 8006da6:	2b04      	cmp	r3, #4
 8006da8:	d11b      	bne.n	8006de2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8006daa:	78fb      	ldrb	r3, [r7, #3]
 8006dac:	015a      	lsls	r2, r3, #5
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	4413      	add	r3, r2
 8006db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006db6:	461a      	mov	r2, r3
 8006db8:	2304      	movs	r3, #4
 8006dba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8006dbc:	78fa      	ldrb	r2, [r7, #3]
 8006dbe:	6879      	ldr	r1, [r7, #4]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	011b      	lsls	r3, r3, #4
 8006dc4:	1a9b      	subs	r3, r3, r2
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	440b      	add	r3, r1
 8006dca:	334d      	adds	r3, #77	@ 0x4d
 8006dcc:	2207      	movs	r2, #7
 8006dce:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	78fa      	ldrb	r2, [r7, #3]
 8006dd6:	4611      	mov	r1, r2
 8006dd8:	4618      	mov	r0, r3
 8006dda:	f003 fe54 	bl	800aa86 <USB_HC_Halt>
 8006dde:	f000 bc89 	b.w	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	78fa      	ldrb	r2, [r7, #3]
 8006de8:	4611      	mov	r1, r2
 8006dea:	4618      	mov	r0, r3
 8006dec:	f003 f8a1 	bl	8009f32 <USB_ReadChInterrupts>
 8006df0:	4603      	mov	r3, r0
 8006df2:	f003 0320 	and.w	r3, r3, #32
 8006df6:	2b20      	cmp	r3, #32
 8006df8:	f040 8082 	bne.w	8006f00 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8006dfc:	78fb      	ldrb	r3, [r7, #3]
 8006dfe:	015a      	lsls	r2, r3, #5
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	4413      	add	r3, r2
 8006e04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e08:	461a      	mov	r2, r3
 8006e0a:	2320      	movs	r3, #32
 8006e0c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8006e0e:	78fa      	ldrb	r2, [r7, #3]
 8006e10:	6879      	ldr	r1, [r7, #4]
 8006e12:	4613      	mov	r3, r2
 8006e14:	011b      	lsls	r3, r3, #4
 8006e16:	1a9b      	subs	r3, r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	440b      	add	r3, r1
 8006e1c:	3319      	adds	r3, #25
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	2b01      	cmp	r3, #1
 8006e22:	d124      	bne.n	8006e6e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8006e24:	78fa      	ldrb	r2, [r7, #3]
 8006e26:	6879      	ldr	r1, [r7, #4]
 8006e28:	4613      	mov	r3, r2
 8006e2a:	011b      	lsls	r3, r3, #4
 8006e2c:	1a9b      	subs	r3, r3, r2
 8006e2e:	009b      	lsls	r3, r3, #2
 8006e30:	440b      	add	r3, r1
 8006e32:	3319      	adds	r3, #25
 8006e34:	2200      	movs	r2, #0
 8006e36:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8006e38:	78fa      	ldrb	r2, [r7, #3]
 8006e3a:	6879      	ldr	r1, [r7, #4]
 8006e3c:	4613      	mov	r3, r2
 8006e3e:	011b      	lsls	r3, r3, #4
 8006e40:	1a9b      	subs	r3, r3, r2
 8006e42:	009b      	lsls	r3, r3, #2
 8006e44:	440b      	add	r3, r1
 8006e46:	334c      	adds	r3, #76	@ 0x4c
 8006e48:	2202      	movs	r2, #2
 8006e4a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8006e4c:	78fa      	ldrb	r2, [r7, #3]
 8006e4e:	6879      	ldr	r1, [r7, #4]
 8006e50:	4613      	mov	r3, r2
 8006e52:	011b      	lsls	r3, r3, #4
 8006e54:	1a9b      	subs	r3, r3, r2
 8006e56:	009b      	lsls	r3, r3, #2
 8006e58:	440b      	add	r3, r1
 8006e5a:	334d      	adds	r3, #77	@ 0x4d
 8006e5c:	2203      	movs	r2, #3
 8006e5e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	78fa      	ldrb	r2, [r7, #3]
 8006e66:	4611      	mov	r1, r2
 8006e68:	4618      	mov	r0, r3
 8006e6a:	f003 fe0c 	bl	800aa86 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8006e6e:	78fa      	ldrb	r2, [r7, #3]
 8006e70:	6879      	ldr	r1, [r7, #4]
 8006e72:	4613      	mov	r3, r2
 8006e74:	011b      	lsls	r3, r3, #4
 8006e76:	1a9b      	subs	r3, r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	440b      	add	r3, r1
 8006e7c:	331a      	adds	r3, #26
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	f040 8437 	bne.w	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
 8006e86:	78fa      	ldrb	r2, [r7, #3]
 8006e88:	6879      	ldr	r1, [r7, #4]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	011b      	lsls	r3, r3, #4
 8006e8e:	1a9b      	subs	r3, r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	440b      	add	r3, r1
 8006e94:	331b      	adds	r3, #27
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	f040 842b 	bne.w	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8006e9e:	78fa      	ldrb	r2, [r7, #3]
 8006ea0:	6879      	ldr	r1, [r7, #4]
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	011b      	lsls	r3, r3, #4
 8006ea6:	1a9b      	subs	r3, r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	440b      	add	r3, r1
 8006eac:	3326      	adds	r3, #38	@ 0x26
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	2b01      	cmp	r3, #1
 8006eb2:	d009      	beq.n	8006ec8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8006eb4:	78fa      	ldrb	r2, [r7, #3]
 8006eb6:	6879      	ldr	r1, [r7, #4]
 8006eb8:	4613      	mov	r3, r2
 8006eba:	011b      	lsls	r3, r3, #4
 8006ebc:	1a9b      	subs	r3, r3, r2
 8006ebe:	009b      	lsls	r3, r3, #2
 8006ec0:	440b      	add	r3, r1
 8006ec2:	331b      	adds	r3, #27
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8006ec8:	78fa      	ldrb	r2, [r7, #3]
 8006eca:	6879      	ldr	r1, [r7, #4]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	011b      	lsls	r3, r3, #4
 8006ed0:	1a9b      	subs	r3, r3, r2
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	440b      	add	r3, r1
 8006ed6:	334d      	adds	r3, #77	@ 0x4d
 8006ed8:	2203      	movs	r2, #3
 8006eda:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	78fa      	ldrb	r2, [r7, #3]
 8006ee2:	4611      	mov	r1, r2
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f003 fdce 	bl	800aa86 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8006eea:	78fa      	ldrb	r2, [r7, #3]
 8006eec:	6879      	ldr	r1, [r7, #4]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	011b      	lsls	r3, r3, #4
 8006ef2:	1a9b      	subs	r3, r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	3344      	adds	r3, #68	@ 0x44
 8006efa:	2200      	movs	r2, #0
 8006efc:	601a      	str	r2, [r3, #0]
 8006efe:	e3f9      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	78fa      	ldrb	r2, [r7, #3]
 8006f06:	4611      	mov	r1, r2
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f003 f812 	bl	8009f32 <USB_ReadChInterrupts>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f18:	d111      	bne.n	8006f3e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8006f1a:	78fb      	ldrb	r3, [r7, #3]
 8006f1c:	015a      	lsls	r2, r3, #5
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	4413      	add	r3, r2
 8006f22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f26:	461a      	mov	r2, r3
 8006f28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f2c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	78fa      	ldrb	r2, [r7, #3]
 8006f34:	4611      	mov	r1, r2
 8006f36:	4618      	mov	r0, r3
 8006f38:	f003 fda5 	bl	800aa86 <USB_HC_Halt>
 8006f3c:	e3da      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	78fa      	ldrb	r2, [r7, #3]
 8006f44:	4611      	mov	r1, r2
 8006f46:	4618      	mov	r0, r3
 8006f48:	f002 fff3 	bl	8009f32 <USB_ReadChInterrupts>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b01      	cmp	r3, #1
 8006f54:	d168      	bne.n	8007028 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8006f56:	78fa      	ldrb	r2, [r7, #3]
 8006f58:	6879      	ldr	r1, [r7, #4]
 8006f5a:	4613      	mov	r3, r2
 8006f5c:	011b      	lsls	r3, r3, #4
 8006f5e:	1a9b      	subs	r3, r3, r2
 8006f60:	009b      	lsls	r3, r3, #2
 8006f62:	440b      	add	r3, r1
 8006f64:	3344      	adds	r3, #68	@ 0x44
 8006f66:	2200      	movs	r2, #0
 8006f68:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	78fa      	ldrb	r2, [r7, #3]
 8006f70:	4611      	mov	r1, r2
 8006f72:	4618      	mov	r0, r3
 8006f74:	f002 ffdd 	bl	8009f32 <USB_ReadChInterrupts>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f7e:	2b40      	cmp	r3, #64	@ 0x40
 8006f80:	d112      	bne.n	8006fa8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8006f82:	78fa      	ldrb	r2, [r7, #3]
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	4613      	mov	r3, r2
 8006f88:	011b      	lsls	r3, r3, #4
 8006f8a:	1a9b      	subs	r3, r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	440b      	add	r3, r1
 8006f90:	3319      	adds	r3, #25
 8006f92:	2201      	movs	r2, #1
 8006f94:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8006f96:	78fb      	ldrb	r3, [r7, #3]
 8006f98:	015a      	lsls	r2, r3, #5
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	4413      	add	r3, r2
 8006f9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	2340      	movs	r3, #64	@ 0x40
 8006fa6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8006fa8:	78fa      	ldrb	r2, [r7, #3]
 8006faa:	6879      	ldr	r1, [r7, #4]
 8006fac:	4613      	mov	r3, r2
 8006fae:	011b      	lsls	r3, r3, #4
 8006fb0:	1a9b      	subs	r3, r3, r2
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	440b      	add	r3, r1
 8006fb6:	331b      	adds	r3, #27
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d019      	beq.n	8006ff2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8006fbe:	78fa      	ldrb	r2, [r7, #3]
 8006fc0:	6879      	ldr	r1, [r7, #4]
 8006fc2:	4613      	mov	r3, r2
 8006fc4:	011b      	lsls	r3, r3, #4
 8006fc6:	1a9b      	subs	r3, r3, r2
 8006fc8:	009b      	lsls	r3, r3, #2
 8006fca:	440b      	add	r3, r1
 8006fcc:	331b      	adds	r3, #27
 8006fce:	2200      	movs	r2, #0
 8006fd0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8006fd2:	78fb      	ldrb	r3, [r7, #3]
 8006fd4:	015a      	lsls	r2, r3, #5
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	4413      	add	r3, r2
 8006fda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	78fa      	ldrb	r2, [r7, #3]
 8006fe2:	0151      	lsls	r1, r2, #5
 8006fe4:	693a      	ldr	r2, [r7, #16]
 8006fe6:	440a      	add	r2, r1
 8006fe8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ff0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8006ff2:	78fb      	ldrb	r3, [r7, #3]
 8006ff4:	015a      	lsls	r2, r3, #5
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	4413      	add	r3, r2
 8006ffa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ffe:	461a      	mov	r2, r3
 8007000:	2301      	movs	r3, #1
 8007002:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8007004:	78fa      	ldrb	r2, [r7, #3]
 8007006:	6879      	ldr	r1, [r7, #4]
 8007008:	4613      	mov	r3, r2
 800700a:	011b      	lsls	r3, r3, #4
 800700c:	1a9b      	subs	r3, r3, r2
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	440b      	add	r3, r1
 8007012:	334d      	adds	r3, #77	@ 0x4d
 8007014:	2201      	movs	r2, #1
 8007016:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	78fa      	ldrb	r2, [r7, #3]
 800701e:	4611      	mov	r1, r2
 8007020:	4618      	mov	r0, r3
 8007022:	f003 fd30 	bl	800aa86 <USB_HC_Halt>
 8007026:	e365      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	78fa      	ldrb	r2, [r7, #3]
 800702e:	4611      	mov	r1, r2
 8007030:	4618      	mov	r0, r3
 8007032:	f002 ff7e 	bl	8009f32 <USB_ReadChInterrupts>
 8007036:	4603      	mov	r3, r0
 8007038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703c:	2b40      	cmp	r3, #64	@ 0x40
 800703e:	d139      	bne.n	80070b4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8007040:	78fa      	ldrb	r2, [r7, #3]
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	4613      	mov	r3, r2
 8007046:	011b      	lsls	r3, r3, #4
 8007048:	1a9b      	subs	r3, r3, r2
 800704a:	009b      	lsls	r3, r3, #2
 800704c:	440b      	add	r3, r1
 800704e:	334d      	adds	r3, #77	@ 0x4d
 8007050:	2205      	movs	r2, #5
 8007052:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8007054:	78fa      	ldrb	r2, [r7, #3]
 8007056:	6879      	ldr	r1, [r7, #4]
 8007058:	4613      	mov	r3, r2
 800705a:	011b      	lsls	r3, r3, #4
 800705c:	1a9b      	subs	r3, r3, r2
 800705e:	009b      	lsls	r3, r3, #2
 8007060:	440b      	add	r3, r1
 8007062:	331a      	adds	r3, #26
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d109      	bne.n	800707e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800706a:	78fa      	ldrb	r2, [r7, #3]
 800706c:	6879      	ldr	r1, [r7, #4]
 800706e:	4613      	mov	r3, r2
 8007070:	011b      	lsls	r3, r3, #4
 8007072:	1a9b      	subs	r3, r3, r2
 8007074:	009b      	lsls	r3, r3, #2
 8007076:	440b      	add	r3, r1
 8007078:	3319      	adds	r3, #25
 800707a:	2201      	movs	r2, #1
 800707c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800707e:	78fa      	ldrb	r2, [r7, #3]
 8007080:	6879      	ldr	r1, [r7, #4]
 8007082:	4613      	mov	r3, r2
 8007084:	011b      	lsls	r3, r3, #4
 8007086:	1a9b      	subs	r3, r3, r2
 8007088:	009b      	lsls	r3, r3, #2
 800708a:	440b      	add	r3, r1
 800708c:	3344      	adds	r3, #68	@ 0x44
 800708e:	2200      	movs	r2, #0
 8007090:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	78fa      	ldrb	r2, [r7, #3]
 8007098:	4611      	mov	r1, r2
 800709a:	4618      	mov	r0, r3
 800709c:	f003 fcf3 	bl	800aa86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80070a0:	78fb      	ldrb	r3, [r7, #3]
 80070a2:	015a      	lsls	r2, r3, #5
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	4413      	add	r3, r2
 80070a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070ac:	461a      	mov	r2, r3
 80070ae:	2340      	movs	r3, #64	@ 0x40
 80070b0:	6093      	str	r3, [r2, #8]
 80070b2:	e31f      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	78fa      	ldrb	r2, [r7, #3]
 80070ba:	4611      	mov	r1, r2
 80070bc:	4618      	mov	r0, r3
 80070be:	f002 ff38 	bl	8009f32 <USB_ReadChInterrupts>
 80070c2:	4603      	mov	r3, r0
 80070c4:	f003 0308 	and.w	r3, r3, #8
 80070c8:	2b08      	cmp	r3, #8
 80070ca:	d11a      	bne.n	8007102 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80070cc:	78fb      	ldrb	r3, [r7, #3]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070d8:	461a      	mov	r2, r3
 80070da:	2308      	movs	r3, #8
 80070dc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80070de:	78fa      	ldrb	r2, [r7, #3]
 80070e0:	6879      	ldr	r1, [r7, #4]
 80070e2:	4613      	mov	r3, r2
 80070e4:	011b      	lsls	r3, r3, #4
 80070e6:	1a9b      	subs	r3, r3, r2
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	440b      	add	r3, r1
 80070ec:	334d      	adds	r3, #77	@ 0x4d
 80070ee:	2206      	movs	r2, #6
 80070f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	78fa      	ldrb	r2, [r7, #3]
 80070f8:	4611      	mov	r1, r2
 80070fa:	4618      	mov	r0, r3
 80070fc:	f003 fcc3 	bl	800aa86 <USB_HC_Halt>
 8007100:	e2f8      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	78fa      	ldrb	r2, [r7, #3]
 8007108:	4611      	mov	r1, r2
 800710a:	4618      	mov	r0, r3
 800710c:	f002 ff11 	bl	8009f32 <USB_ReadChInterrupts>
 8007110:	4603      	mov	r3, r0
 8007112:	f003 0310 	and.w	r3, r3, #16
 8007116:	2b10      	cmp	r3, #16
 8007118:	d144      	bne.n	80071a4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800711a:	78fa      	ldrb	r2, [r7, #3]
 800711c:	6879      	ldr	r1, [r7, #4]
 800711e:	4613      	mov	r3, r2
 8007120:	011b      	lsls	r3, r3, #4
 8007122:	1a9b      	subs	r3, r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	440b      	add	r3, r1
 8007128:	3344      	adds	r3, #68	@ 0x44
 800712a:	2200      	movs	r2, #0
 800712c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800712e:	78fa      	ldrb	r2, [r7, #3]
 8007130:	6879      	ldr	r1, [r7, #4]
 8007132:	4613      	mov	r3, r2
 8007134:	011b      	lsls	r3, r3, #4
 8007136:	1a9b      	subs	r3, r3, r2
 8007138:	009b      	lsls	r3, r3, #2
 800713a:	440b      	add	r3, r1
 800713c:	334d      	adds	r3, #77	@ 0x4d
 800713e:	2204      	movs	r2, #4
 8007140:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8007142:	78fa      	ldrb	r2, [r7, #3]
 8007144:	6879      	ldr	r1, [r7, #4]
 8007146:	4613      	mov	r3, r2
 8007148:	011b      	lsls	r3, r3, #4
 800714a:	1a9b      	subs	r3, r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	440b      	add	r3, r1
 8007150:	3319      	adds	r3, #25
 8007152:	781b      	ldrb	r3, [r3, #0]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d114      	bne.n	8007182 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8007158:	78fa      	ldrb	r2, [r7, #3]
 800715a:	6879      	ldr	r1, [r7, #4]
 800715c:	4613      	mov	r3, r2
 800715e:	011b      	lsls	r3, r3, #4
 8007160:	1a9b      	subs	r3, r3, r2
 8007162:	009b      	lsls	r3, r3, #2
 8007164:	440b      	add	r3, r1
 8007166:	3318      	adds	r3, #24
 8007168:	781b      	ldrb	r3, [r3, #0]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d109      	bne.n	8007182 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800716e:	78fa      	ldrb	r2, [r7, #3]
 8007170:	6879      	ldr	r1, [r7, #4]
 8007172:	4613      	mov	r3, r2
 8007174:	011b      	lsls	r3, r3, #4
 8007176:	1a9b      	subs	r3, r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	440b      	add	r3, r1
 800717c:	3319      	adds	r3, #25
 800717e:	2201      	movs	r2, #1
 8007180:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	78fa      	ldrb	r2, [r7, #3]
 8007188:	4611      	mov	r1, r2
 800718a:	4618      	mov	r0, r3
 800718c:	f003 fc7b 	bl	800aa86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8007190:	78fb      	ldrb	r3, [r7, #3]
 8007192:	015a      	lsls	r2, r3, #5
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	4413      	add	r3, r2
 8007198:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719c:	461a      	mov	r2, r3
 800719e:	2310      	movs	r3, #16
 80071a0:	6093      	str	r3, [r2, #8]
 80071a2:	e2a7      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	78fa      	ldrb	r2, [r7, #3]
 80071aa:	4611      	mov	r1, r2
 80071ac:	4618      	mov	r0, r3
 80071ae:	f002 fec0 	bl	8009f32 <USB_ReadChInterrupts>
 80071b2:	4603      	mov	r3, r0
 80071b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071b8:	2b80      	cmp	r3, #128	@ 0x80
 80071ba:	f040 8083 	bne.w	80072c4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	799b      	ldrb	r3, [r3, #6]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d111      	bne.n	80071ea <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80071c6:	78fa      	ldrb	r2, [r7, #3]
 80071c8:	6879      	ldr	r1, [r7, #4]
 80071ca:	4613      	mov	r3, r2
 80071cc:	011b      	lsls	r3, r3, #4
 80071ce:	1a9b      	subs	r3, r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	440b      	add	r3, r1
 80071d4:	334d      	adds	r3, #77	@ 0x4d
 80071d6:	2207      	movs	r2, #7
 80071d8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	78fa      	ldrb	r2, [r7, #3]
 80071e0:	4611      	mov	r1, r2
 80071e2:	4618      	mov	r0, r3
 80071e4:	f003 fc4f 	bl	800aa86 <USB_HC_Halt>
 80071e8:	e062      	b.n	80072b0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80071ea:	78fa      	ldrb	r2, [r7, #3]
 80071ec:	6879      	ldr	r1, [r7, #4]
 80071ee:	4613      	mov	r3, r2
 80071f0:	011b      	lsls	r3, r3, #4
 80071f2:	1a9b      	subs	r3, r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	440b      	add	r3, r1
 80071f8:	3344      	adds	r3, #68	@ 0x44
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	1c59      	adds	r1, r3, #1
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	4613      	mov	r3, r2
 8007202:	011b      	lsls	r3, r3, #4
 8007204:	1a9b      	subs	r3, r3, r2
 8007206:	009b      	lsls	r3, r3, #2
 8007208:	4403      	add	r3, r0
 800720a:	3344      	adds	r3, #68	@ 0x44
 800720c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800720e:	78fa      	ldrb	r2, [r7, #3]
 8007210:	6879      	ldr	r1, [r7, #4]
 8007212:	4613      	mov	r3, r2
 8007214:	011b      	lsls	r3, r3, #4
 8007216:	1a9b      	subs	r3, r3, r2
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	440b      	add	r3, r1
 800721c:	3344      	adds	r3, #68	@ 0x44
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b02      	cmp	r3, #2
 8007222:	d922      	bls.n	800726a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8007224:	78fa      	ldrb	r2, [r7, #3]
 8007226:	6879      	ldr	r1, [r7, #4]
 8007228:	4613      	mov	r3, r2
 800722a:	011b      	lsls	r3, r3, #4
 800722c:	1a9b      	subs	r3, r3, r2
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	440b      	add	r3, r1
 8007232:	3344      	adds	r3, #68	@ 0x44
 8007234:	2200      	movs	r2, #0
 8007236:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007238:	78fa      	ldrb	r2, [r7, #3]
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	4613      	mov	r3, r2
 800723e:	011b      	lsls	r3, r3, #4
 8007240:	1a9b      	subs	r3, r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	334c      	adds	r3, #76	@ 0x4c
 8007248:	2204      	movs	r2, #4
 800724a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800724c:	78fa      	ldrb	r2, [r7, #3]
 800724e:	6879      	ldr	r1, [r7, #4]
 8007250:	4613      	mov	r3, r2
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	1a9b      	subs	r3, r3, r2
 8007256:	009b      	lsls	r3, r3, #2
 8007258:	440b      	add	r3, r1
 800725a:	334c      	adds	r3, #76	@ 0x4c
 800725c:	781a      	ldrb	r2, [r3, #0]
 800725e:	78fb      	ldrb	r3, [r7, #3]
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f005 ff6e 	bl	800d144 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007268:	e022      	b.n	80072b0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800726a:	78fa      	ldrb	r2, [r7, #3]
 800726c:	6879      	ldr	r1, [r7, #4]
 800726e:	4613      	mov	r3, r2
 8007270:	011b      	lsls	r3, r3, #4
 8007272:	1a9b      	subs	r3, r3, r2
 8007274:	009b      	lsls	r3, r3, #2
 8007276:	440b      	add	r3, r1
 8007278:	334c      	adds	r3, #76	@ 0x4c
 800727a:	2202      	movs	r2, #2
 800727c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800727e:	78fb      	ldrb	r3, [r7, #3]
 8007280:	015a      	lsls	r2, r3, #5
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	4413      	add	r3, r2
 8007286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007294:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800729c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800729e:	78fb      	ldrb	r3, [r7, #3]
 80072a0:	015a      	lsls	r2, r3, #5
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	4413      	add	r3, r2
 80072a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072aa:	461a      	mov	r2, r3
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80072b0:	78fb      	ldrb	r3, [r7, #3]
 80072b2:	015a      	lsls	r2, r3, #5
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	4413      	add	r3, r2
 80072b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072bc:	461a      	mov	r2, r3
 80072be:	2380      	movs	r3, #128	@ 0x80
 80072c0:	6093      	str	r3, [r2, #8]
 80072c2:	e217      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	78fa      	ldrb	r2, [r7, #3]
 80072ca:	4611      	mov	r1, r2
 80072cc:	4618      	mov	r0, r3
 80072ce:	f002 fe30 	bl	8009f32 <USB_ReadChInterrupts>
 80072d2:	4603      	mov	r3, r0
 80072d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072dc:	d11b      	bne.n	8007316 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80072de:	78fa      	ldrb	r2, [r7, #3]
 80072e0:	6879      	ldr	r1, [r7, #4]
 80072e2:	4613      	mov	r3, r2
 80072e4:	011b      	lsls	r3, r3, #4
 80072e6:	1a9b      	subs	r3, r3, r2
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	440b      	add	r3, r1
 80072ec:	334d      	adds	r3, #77	@ 0x4d
 80072ee:	2209      	movs	r2, #9
 80072f0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	78fa      	ldrb	r2, [r7, #3]
 80072f8:	4611      	mov	r1, r2
 80072fa:	4618      	mov	r0, r3
 80072fc:	f003 fbc3 	bl	800aa86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8007300:	78fb      	ldrb	r3, [r7, #3]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	4413      	add	r3, r2
 8007308:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800730c:	461a      	mov	r2, r3
 800730e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007312:	6093      	str	r3, [r2, #8]
 8007314:	e1ee      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	78fa      	ldrb	r2, [r7, #3]
 800731c:	4611      	mov	r1, r2
 800731e:	4618      	mov	r0, r3
 8007320:	f002 fe07 	bl	8009f32 <USB_ReadChInterrupts>
 8007324:	4603      	mov	r3, r0
 8007326:	f003 0302 	and.w	r3, r3, #2
 800732a:	2b02      	cmp	r3, #2
 800732c:	f040 81df 	bne.w	80076ee <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8007330:	78fb      	ldrb	r3, [r7, #3]
 8007332:	015a      	lsls	r2, r3, #5
 8007334:	693b      	ldr	r3, [r7, #16]
 8007336:	4413      	add	r3, r2
 8007338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800733c:	461a      	mov	r2, r3
 800733e:	2302      	movs	r3, #2
 8007340:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8007342:	78fa      	ldrb	r2, [r7, #3]
 8007344:	6879      	ldr	r1, [r7, #4]
 8007346:	4613      	mov	r3, r2
 8007348:	011b      	lsls	r3, r3, #4
 800734a:	1a9b      	subs	r3, r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	440b      	add	r3, r1
 8007350:	334d      	adds	r3, #77	@ 0x4d
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	2b01      	cmp	r3, #1
 8007356:	f040 8093 	bne.w	8007480 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800735a:	78fa      	ldrb	r2, [r7, #3]
 800735c:	6879      	ldr	r1, [r7, #4]
 800735e:	4613      	mov	r3, r2
 8007360:	011b      	lsls	r3, r3, #4
 8007362:	1a9b      	subs	r3, r3, r2
 8007364:	009b      	lsls	r3, r3, #2
 8007366:	440b      	add	r3, r1
 8007368:	334d      	adds	r3, #77	@ 0x4d
 800736a:	2202      	movs	r2, #2
 800736c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800736e:	78fa      	ldrb	r2, [r7, #3]
 8007370:	6879      	ldr	r1, [r7, #4]
 8007372:	4613      	mov	r3, r2
 8007374:	011b      	lsls	r3, r3, #4
 8007376:	1a9b      	subs	r3, r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	334c      	adds	r3, #76	@ 0x4c
 800737e:	2201      	movs	r2, #1
 8007380:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8007382:	78fa      	ldrb	r2, [r7, #3]
 8007384:	6879      	ldr	r1, [r7, #4]
 8007386:	4613      	mov	r3, r2
 8007388:	011b      	lsls	r3, r3, #4
 800738a:	1a9b      	subs	r3, r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	440b      	add	r3, r1
 8007390:	3326      	adds	r3, #38	@ 0x26
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	2b02      	cmp	r3, #2
 8007396:	d00b      	beq.n	80073b0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8007398:	78fa      	ldrb	r2, [r7, #3]
 800739a:	6879      	ldr	r1, [r7, #4]
 800739c:	4613      	mov	r3, r2
 800739e:	011b      	lsls	r3, r3, #4
 80073a0:	1a9b      	subs	r3, r3, r2
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	440b      	add	r3, r1
 80073a6:	3326      	adds	r3, #38	@ 0x26
 80073a8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80073aa:	2b03      	cmp	r3, #3
 80073ac:	f040 8190 	bne.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	799b      	ldrb	r3, [r3, #6]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d115      	bne.n	80073e4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80073b8:	78fa      	ldrb	r2, [r7, #3]
 80073ba:	6879      	ldr	r1, [r7, #4]
 80073bc:	4613      	mov	r3, r2
 80073be:	011b      	lsls	r3, r3, #4
 80073c0:	1a9b      	subs	r3, r3, r2
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	440b      	add	r3, r1
 80073c6:	333d      	adds	r3, #61	@ 0x3d
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	78fa      	ldrb	r2, [r7, #3]
 80073cc:	f083 0301 	eor.w	r3, r3, #1
 80073d0:	b2d8      	uxtb	r0, r3
 80073d2:	6879      	ldr	r1, [r7, #4]
 80073d4:	4613      	mov	r3, r2
 80073d6:	011b      	lsls	r3, r3, #4
 80073d8:	1a9b      	subs	r3, r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	440b      	add	r3, r1
 80073de:	333d      	adds	r3, #61	@ 0x3d
 80073e0:	4602      	mov	r2, r0
 80073e2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	799b      	ldrb	r3, [r3, #6]
 80073e8:	2b01      	cmp	r3, #1
 80073ea:	f040 8171 	bne.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
 80073ee:	78fa      	ldrb	r2, [r7, #3]
 80073f0:	6879      	ldr	r1, [r7, #4]
 80073f2:	4613      	mov	r3, r2
 80073f4:	011b      	lsls	r3, r3, #4
 80073f6:	1a9b      	subs	r3, r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	440b      	add	r3, r1
 80073fc:	3334      	adds	r3, #52	@ 0x34
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	f000 8165 	beq.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8007406:	78fa      	ldrb	r2, [r7, #3]
 8007408:	6879      	ldr	r1, [r7, #4]
 800740a:	4613      	mov	r3, r2
 800740c:	011b      	lsls	r3, r3, #4
 800740e:	1a9b      	subs	r3, r3, r2
 8007410:	009b      	lsls	r3, r3, #2
 8007412:	440b      	add	r3, r1
 8007414:	3334      	adds	r3, #52	@ 0x34
 8007416:	6819      	ldr	r1, [r3, #0]
 8007418:	78fa      	ldrb	r2, [r7, #3]
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	4613      	mov	r3, r2
 800741e:	011b      	lsls	r3, r3, #4
 8007420:	1a9b      	subs	r3, r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4403      	add	r3, r0
 8007426:	3328      	adds	r3, #40	@ 0x28
 8007428:	881b      	ldrh	r3, [r3, #0]
 800742a:	440b      	add	r3, r1
 800742c:	1e59      	subs	r1, r3, #1
 800742e:	78fa      	ldrb	r2, [r7, #3]
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	4613      	mov	r3, r2
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	1a9b      	subs	r3, r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4403      	add	r3, r0
 800743c:	3328      	adds	r3, #40	@ 0x28
 800743e:	881b      	ldrh	r3, [r3, #0]
 8007440:	fbb1 f3f3 	udiv	r3, r1, r3
 8007444:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	f003 0301 	and.w	r3, r3, #1
 800744c:	2b00      	cmp	r3, #0
 800744e:	f000 813f 	beq.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8007452:	78fa      	ldrb	r2, [r7, #3]
 8007454:	6879      	ldr	r1, [r7, #4]
 8007456:	4613      	mov	r3, r2
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	1a9b      	subs	r3, r3, r2
 800745c:	009b      	lsls	r3, r3, #2
 800745e:	440b      	add	r3, r1
 8007460:	333d      	adds	r3, #61	@ 0x3d
 8007462:	781b      	ldrb	r3, [r3, #0]
 8007464:	78fa      	ldrb	r2, [r7, #3]
 8007466:	f083 0301 	eor.w	r3, r3, #1
 800746a:	b2d8      	uxtb	r0, r3
 800746c:	6879      	ldr	r1, [r7, #4]
 800746e:	4613      	mov	r3, r2
 8007470:	011b      	lsls	r3, r3, #4
 8007472:	1a9b      	subs	r3, r3, r2
 8007474:	009b      	lsls	r3, r3, #2
 8007476:	440b      	add	r3, r1
 8007478:	333d      	adds	r3, #61	@ 0x3d
 800747a:	4602      	mov	r2, r0
 800747c:	701a      	strb	r2, [r3, #0]
 800747e:	e127      	b.n	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8007480:	78fa      	ldrb	r2, [r7, #3]
 8007482:	6879      	ldr	r1, [r7, #4]
 8007484:	4613      	mov	r3, r2
 8007486:	011b      	lsls	r3, r3, #4
 8007488:	1a9b      	subs	r3, r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	440b      	add	r3, r1
 800748e:	334d      	adds	r3, #77	@ 0x4d
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	2b03      	cmp	r3, #3
 8007494:	d120      	bne.n	80074d8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007496:	78fa      	ldrb	r2, [r7, #3]
 8007498:	6879      	ldr	r1, [r7, #4]
 800749a:	4613      	mov	r3, r2
 800749c:	011b      	lsls	r3, r3, #4
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	009b      	lsls	r3, r3, #2
 80074a2:	440b      	add	r3, r1
 80074a4:	334d      	adds	r3, #77	@ 0x4d
 80074a6:	2202      	movs	r2, #2
 80074a8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80074aa:	78fa      	ldrb	r2, [r7, #3]
 80074ac:	6879      	ldr	r1, [r7, #4]
 80074ae:	4613      	mov	r3, r2
 80074b0:	011b      	lsls	r3, r3, #4
 80074b2:	1a9b      	subs	r3, r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	440b      	add	r3, r1
 80074b8:	331b      	adds	r3, #27
 80074ba:	781b      	ldrb	r3, [r3, #0]
 80074bc:	2b01      	cmp	r3, #1
 80074be:	f040 8107 	bne.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80074c2:	78fa      	ldrb	r2, [r7, #3]
 80074c4:	6879      	ldr	r1, [r7, #4]
 80074c6:	4613      	mov	r3, r2
 80074c8:	011b      	lsls	r3, r3, #4
 80074ca:	1a9b      	subs	r3, r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	440b      	add	r3, r1
 80074d0:	334c      	adds	r3, #76	@ 0x4c
 80074d2:	2202      	movs	r2, #2
 80074d4:	701a      	strb	r2, [r3, #0]
 80074d6:	e0fb      	b.n	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80074d8:	78fa      	ldrb	r2, [r7, #3]
 80074da:	6879      	ldr	r1, [r7, #4]
 80074dc:	4613      	mov	r3, r2
 80074de:	011b      	lsls	r3, r3, #4
 80074e0:	1a9b      	subs	r3, r3, r2
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	440b      	add	r3, r1
 80074e6:	334d      	adds	r3, #77	@ 0x4d
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	2b04      	cmp	r3, #4
 80074ec:	d13a      	bne.n	8007564 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80074ee:	78fa      	ldrb	r2, [r7, #3]
 80074f0:	6879      	ldr	r1, [r7, #4]
 80074f2:	4613      	mov	r3, r2
 80074f4:	011b      	lsls	r3, r3, #4
 80074f6:	1a9b      	subs	r3, r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	440b      	add	r3, r1
 80074fc:	334d      	adds	r3, #77	@ 0x4d
 80074fe:	2202      	movs	r2, #2
 8007500:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007502:	78fa      	ldrb	r2, [r7, #3]
 8007504:	6879      	ldr	r1, [r7, #4]
 8007506:	4613      	mov	r3, r2
 8007508:	011b      	lsls	r3, r3, #4
 800750a:	1a9b      	subs	r3, r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	440b      	add	r3, r1
 8007510:	334c      	adds	r3, #76	@ 0x4c
 8007512:	2202      	movs	r2, #2
 8007514:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8007516:	78fa      	ldrb	r2, [r7, #3]
 8007518:	6879      	ldr	r1, [r7, #4]
 800751a:	4613      	mov	r3, r2
 800751c:	011b      	lsls	r3, r3, #4
 800751e:	1a9b      	subs	r3, r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	440b      	add	r3, r1
 8007524:	331b      	adds	r3, #27
 8007526:	781b      	ldrb	r3, [r3, #0]
 8007528:	2b01      	cmp	r3, #1
 800752a:	f040 80d1 	bne.w	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800752e:	78fa      	ldrb	r2, [r7, #3]
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	4613      	mov	r3, r2
 8007534:	011b      	lsls	r3, r3, #4
 8007536:	1a9b      	subs	r3, r3, r2
 8007538:	009b      	lsls	r3, r3, #2
 800753a:	440b      	add	r3, r1
 800753c:	331b      	adds	r3, #27
 800753e:	2200      	movs	r2, #0
 8007540:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8007542:	78fb      	ldrb	r3, [r7, #3]
 8007544:	015a      	lsls	r2, r3, #5
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	4413      	add	r3, r2
 800754a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	78fa      	ldrb	r2, [r7, #3]
 8007552:	0151      	lsls	r1, r2, #5
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	440a      	add	r2, r1
 8007558:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800755c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007560:	6053      	str	r3, [r2, #4]
 8007562:	e0b5      	b.n	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8007564:	78fa      	ldrb	r2, [r7, #3]
 8007566:	6879      	ldr	r1, [r7, #4]
 8007568:	4613      	mov	r3, r2
 800756a:	011b      	lsls	r3, r3, #4
 800756c:	1a9b      	subs	r3, r3, r2
 800756e:	009b      	lsls	r3, r3, #2
 8007570:	440b      	add	r3, r1
 8007572:	334d      	adds	r3, #77	@ 0x4d
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	2b05      	cmp	r3, #5
 8007578:	d114      	bne.n	80075a4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800757a:	78fa      	ldrb	r2, [r7, #3]
 800757c:	6879      	ldr	r1, [r7, #4]
 800757e:	4613      	mov	r3, r2
 8007580:	011b      	lsls	r3, r3, #4
 8007582:	1a9b      	subs	r3, r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	440b      	add	r3, r1
 8007588:	334d      	adds	r3, #77	@ 0x4d
 800758a:	2202      	movs	r2, #2
 800758c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800758e:	78fa      	ldrb	r2, [r7, #3]
 8007590:	6879      	ldr	r1, [r7, #4]
 8007592:	4613      	mov	r3, r2
 8007594:	011b      	lsls	r3, r3, #4
 8007596:	1a9b      	subs	r3, r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	440b      	add	r3, r1
 800759c:	334c      	adds	r3, #76	@ 0x4c
 800759e:	2202      	movs	r2, #2
 80075a0:	701a      	strb	r2, [r3, #0]
 80075a2:	e095      	b.n	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80075a4:	78fa      	ldrb	r2, [r7, #3]
 80075a6:	6879      	ldr	r1, [r7, #4]
 80075a8:	4613      	mov	r3, r2
 80075aa:	011b      	lsls	r3, r3, #4
 80075ac:	1a9b      	subs	r3, r3, r2
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	440b      	add	r3, r1
 80075b2:	334d      	adds	r3, #77	@ 0x4d
 80075b4:	781b      	ldrb	r3, [r3, #0]
 80075b6:	2b06      	cmp	r3, #6
 80075b8:	d114      	bne.n	80075e4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80075ba:	78fa      	ldrb	r2, [r7, #3]
 80075bc:	6879      	ldr	r1, [r7, #4]
 80075be:	4613      	mov	r3, r2
 80075c0:	011b      	lsls	r3, r3, #4
 80075c2:	1a9b      	subs	r3, r3, r2
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	440b      	add	r3, r1
 80075c8:	334d      	adds	r3, #77	@ 0x4d
 80075ca:	2202      	movs	r2, #2
 80075cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80075ce:	78fa      	ldrb	r2, [r7, #3]
 80075d0:	6879      	ldr	r1, [r7, #4]
 80075d2:	4613      	mov	r3, r2
 80075d4:	011b      	lsls	r3, r3, #4
 80075d6:	1a9b      	subs	r3, r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	440b      	add	r3, r1
 80075dc:	334c      	adds	r3, #76	@ 0x4c
 80075de:	2205      	movs	r2, #5
 80075e0:	701a      	strb	r2, [r3, #0]
 80075e2:	e075      	b.n	80076d0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80075e4:	78fa      	ldrb	r2, [r7, #3]
 80075e6:	6879      	ldr	r1, [r7, #4]
 80075e8:	4613      	mov	r3, r2
 80075ea:	011b      	lsls	r3, r3, #4
 80075ec:	1a9b      	subs	r3, r3, r2
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	440b      	add	r3, r1
 80075f2:	334d      	adds	r3, #77	@ 0x4d
 80075f4:	781b      	ldrb	r3, [r3, #0]
 80075f6:	2b07      	cmp	r3, #7
 80075f8:	d00a      	beq.n	8007610 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80075fa:	78fa      	ldrb	r2, [r7, #3]
 80075fc:	6879      	ldr	r1, [r7, #4]
 80075fe:	4613      	mov	r3, r2
 8007600:	011b      	lsls	r3, r3, #4
 8007602:	1a9b      	subs	r3, r3, r2
 8007604:	009b      	lsls	r3, r3, #2
 8007606:	440b      	add	r3, r1
 8007608:	334d      	adds	r3, #77	@ 0x4d
 800760a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800760c:	2b09      	cmp	r3, #9
 800760e:	d170      	bne.n	80076f2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8007610:	78fa      	ldrb	r2, [r7, #3]
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	4613      	mov	r3, r2
 8007616:	011b      	lsls	r3, r3, #4
 8007618:	1a9b      	subs	r3, r3, r2
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	440b      	add	r3, r1
 800761e:	334d      	adds	r3, #77	@ 0x4d
 8007620:	2202      	movs	r2, #2
 8007622:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8007624:	78fa      	ldrb	r2, [r7, #3]
 8007626:	6879      	ldr	r1, [r7, #4]
 8007628:	4613      	mov	r3, r2
 800762a:	011b      	lsls	r3, r3, #4
 800762c:	1a9b      	subs	r3, r3, r2
 800762e:	009b      	lsls	r3, r3, #2
 8007630:	440b      	add	r3, r1
 8007632:	3344      	adds	r3, #68	@ 0x44
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	1c59      	adds	r1, r3, #1
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	4613      	mov	r3, r2
 800763c:	011b      	lsls	r3, r3, #4
 800763e:	1a9b      	subs	r3, r3, r2
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	4403      	add	r3, r0
 8007644:	3344      	adds	r3, #68	@ 0x44
 8007646:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007648:	78fa      	ldrb	r2, [r7, #3]
 800764a:	6879      	ldr	r1, [r7, #4]
 800764c:	4613      	mov	r3, r2
 800764e:	011b      	lsls	r3, r3, #4
 8007650:	1a9b      	subs	r3, r3, r2
 8007652:	009b      	lsls	r3, r3, #2
 8007654:	440b      	add	r3, r1
 8007656:	3344      	adds	r3, #68	@ 0x44
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d914      	bls.n	8007688 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800765e:	78fa      	ldrb	r2, [r7, #3]
 8007660:	6879      	ldr	r1, [r7, #4]
 8007662:	4613      	mov	r3, r2
 8007664:	011b      	lsls	r3, r3, #4
 8007666:	1a9b      	subs	r3, r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	440b      	add	r3, r1
 800766c:	3344      	adds	r3, #68	@ 0x44
 800766e:	2200      	movs	r2, #0
 8007670:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8007672:	78fa      	ldrb	r2, [r7, #3]
 8007674:	6879      	ldr	r1, [r7, #4]
 8007676:	4613      	mov	r3, r2
 8007678:	011b      	lsls	r3, r3, #4
 800767a:	1a9b      	subs	r3, r3, r2
 800767c:	009b      	lsls	r3, r3, #2
 800767e:	440b      	add	r3, r1
 8007680:	334c      	adds	r3, #76	@ 0x4c
 8007682:	2204      	movs	r2, #4
 8007684:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8007686:	e022      	b.n	80076ce <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8007688:	78fa      	ldrb	r2, [r7, #3]
 800768a:	6879      	ldr	r1, [r7, #4]
 800768c:	4613      	mov	r3, r2
 800768e:	011b      	lsls	r3, r3, #4
 8007690:	1a9b      	subs	r3, r3, r2
 8007692:	009b      	lsls	r3, r3, #2
 8007694:	440b      	add	r3, r1
 8007696:	334c      	adds	r3, #76	@ 0x4c
 8007698:	2202      	movs	r2, #2
 800769a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800769c:	78fb      	ldrb	r3, [r7, #3]
 800769e:	015a      	lsls	r2, r3, #5
 80076a0:	693b      	ldr	r3, [r7, #16]
 80076a2:	4413      	add	r3, r2
 80076a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80076b2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80076ba:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80076bc:	78fb      	ldrb	r3, [r7, #3]
 80076be:	015a      	lsls	r2, r3, #5
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	4413      	add	r3, r2
 80076c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80076c8:	461a      	mov	r2, r3
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80076ce:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80076d0:	78fa      	ldrb	r2, [r7, #3]
 80076d2:	6879      	ldr	r1, [r7, #4]
 80076d4:	4613      	mov	r3, r2
 80076d6:	011b      	lsls	r3, r3, #4
 80076d8:	1a9b      	subs	r3, r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	440b      	add	r3, r1
 80076de:	334c      	adds	r3, #76	@ 0x4c
 80076e0:	781a      	ldrb	r2, [r3, #0]
 80076e2:	78fb      	ldrb	r3, [r7, #3]
 80076e4:	4619      	mov	r1, r3
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f005 fd2c 	bl	800d144 <HAL_HCD_HC_NotifyURBChange_Callback>
 80076ec:	e002      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80076ee:	bf00      	nop
 80076f0:	e000      	b.n	80076f4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80076f2:	bf00      	nop
  }
}
 80076f4:	3718      	adds	r7, #24
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}

080076fa <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80076fa:	b580      	push	{r7, lr}
 80076fc:	b08a      	sub	sp, #40	@ 0x28
 80076fe:	af00      	add	r7, sp, #0
 8007700:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800770a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007714:	69fb      	ldr	r3, [r7, #28]
 8007716:	f003 030f 	and.w	r3, r3, #15
 800771a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800771c:	69fb      	ldr	r3, [r7, #28]
 800771e:	0c5b      	lsrs	r3, r3, #17
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	091b      	lsrs	r3, r3, #4
 800772a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800772e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	2b02      	cmp	r3, #2
 8007734:	d004      	beq.n	8007740 <HCD_RXQLVL_IRQHandler+0x46>
 8007736:	697b      	ldr	r3, [r7, #20]
 8007738:	2b05      	cmp	r3, #5
 800773a:	f000 80b6 	beq.w	80078aa <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800773e:	e0b7      	b.n	80078b0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	2b00      	cmp	r3, #0
 8007744:	f000 80b3 	beq.w	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
 8007748:	6879      	ldr	r1, [r7, #4]
 800774a:	69ba      	ldr	r2, [r7, #24]
 800774c:	4613      	mov	r3, r2
 800774e:	011b      	lsls	r3, r3, #4
 8007750:	1a9b      	subs	r3, r3, r2
 8007752:	009b      	lsls	r3, r3, #2
 8007754:	440b      	add	r3, r1
 8007756:	332c      	adds	r3, #44	@ 0x2c
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2b00      	cmp	r3, #0
 800775c:	f000 80a7 	beq.w	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8007760:	6879      	ldr	r1, [r7, #4]
 8007762:	69ba      	ldr	r2, [r7, #24]
 8007764:	4613      	mov	r3, r2
 8007766:	011b      	lsls	r3, r3, #4
 8007768:	1a9b      	subs	r3, r3, r2
 800776a:	009b      	lsls	r3, r3, #2
 800776c:	440b      	add	r3, r1
 800776e:	3338      	adds	r3, #56	@ 0x38
 8007770:	681a      	ldr	r2, [r3, #0]
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	18d1      	adds	r1, r2, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	69ba      	ldr	r2, [r7, #24]
 800777a:	4613      	mov	r3, r2
 800777c:	011b      	lsls	r3, r3, #4
 800777e:	1a9b      	subs	r3, r3, r2
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	4403      	add	r3, r0
 8007784:	3334      	adds	r3, #52	@ 0x34
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4299      	cmp	r1, r3
 800778a:	f200 8083 	bhi.w	8007894 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6818      	ldr	r0, [r3, #0]
 8007792:	6879      	ldr	r1, [r7, #4]
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	4613      	mov	r3, r2
 8007798:	011b      	lsls	r3, r3, #4
 800779a:	1a9b      	subs	r3, r3, r2
 800779c:	009b      	lsls	r3, r3, #2
 800779e:	440b      	add	r3, r1
 80077a0:	332c      	adds	r3, #44	@ 0x2c
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	b292      	uxth	r2, r2
 80077a8:	4619      	mov	r1, r3
 80077aa:	f002 fb57 	bl	8009e5c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80077ae:	6879      	ldr	r1, [r7, #4]
 80077b0:	69ba      	ldr	r2, [r7, #24]
 80077b2:	4613      	mov	r3, r2
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	1a9b      	subs	r3, r3, r2
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	440b      	add	r3, r1
 80077bc:	332c      	adds	r3, #44	@ 0x2c
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	18d1      	adds	r1, r2, r3
 80077c4:	6878      	ldr	r0, [r7, #4]
 80077c6:	69ba      	ldr	r2, [r7, #24]
 80077c8:	4613      	mov	r3, r2
 80077ca:	011b      	lsls	r3, r3, #4
 80077cc:	1a9b      	subs	r3, r3, r2
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	4403      	add	r3, r0
 80077d2:	332c      	adds	r3, #44	@ 0x2c
 80077d4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80077d6:	6879      	ldr	r1, [r7, #4]
 80077d8:	69ba      	ldr	r2, [r7, #24]
 80077da:	4613      	mov	r3, r2
 80077dc:	011b      	lsls	r3, r3, #4
 80077de:	1a9b      	subs	r3, r3, r2
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	440b      	add	r3, r1
 80077e4:	3338      	adds	r3, #56	@ 0x38
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	18d1      	adds	r1, r2, r3
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	69ba      	ldr	r2, [r7, #24]
 80077f0:	4613      	mov	r3, r2
 80077f2:	011b      	lsls	r3, r3, #4
 80077f4:	1a9b      	subs	r3, r3, r2
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4403      	add	r3, r0
 80077fa:	3338      	adds	r3, #56	@ 0x38
 80077fc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80077fe:	69bb      	ldr	r3, [r7, #24]
 8007800:	015a      	lsls	r2, r3, #5
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	4413      	add	r3, r2
 8007806:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800780a:	691b      	ldr	r3, [r3, #16]
 800780c:	0cdb      	lsrs	r3, r3, #19
 800780e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007812:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007814:	6879      	ldr	r1, [r7, #4]
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	4613      	mov	r3, r2
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	1a9b      	subs	r3, r3, r2
 800781e:	009b      	lsls	r3, r3, #2
 8007820:	440b      	add	r3, r1
 8007822:	3328      	adds	r3, #40	@ 0x28
 8007824:	881b      	ldrh	r3, [r3, #0]
 8007826:	461a      	mov	r2, r3
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	4293      	cmp	r3, r2
 800782c:	d13f      	bne.n	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d03c      	beq.n	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	015a      	lsls	r2, r3, #5
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	4413      	add	r3, r2
 800783c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800784a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007852:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	015a      	lsls	r2, r3, #5
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	4413      	add	r3, r2
 800785c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007860:	461a      	mov	r2, r3
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8007866:	6879      	ldr	r1, [r7, #4]
 8007868:	69ba      	ldr	r2, [r7, #24]
 800786a:	4613      	mov	r3, r2
 800786c:	011b      	lsls	r3, r3, #4
 800786e:	1a9b      	subs	r3, r3, r2
 8007870:	009b      	lsls	r3, r3, #2
 8007872:	440b      	add	r3, r1
 8007874:	333c      	adds	r3, #60	@ 0x3c
 8007876:	781b      	ldrb	r3, [r3, #0]
 8007878:	f083 0301 	eor.w	r3, r3, #1
 800787c:	b2d8      	uxtb	r0, r3
 800787e:	6879      	ldr	r1, [r7, #4]
 8007880:	69ba      	ldr	r2, [r7, #24]
 8007882:	4613      	mov	r3, r2
 8007884:	011b      	lsls	r3, r3, #4
 8007886:	1a9b      	subs	r3, r3, r2
 8007888:	009b      	lsls	r3, r3, #2
 800788a:	440b      	add	r3, r1
 800788c:	333c      	adds	r3, #60	@ 0x3c
 800788e:	4602      	mov	r2, r0
 8007890:	701a      	strb	r2, [r3, #0]
      break;
 8007892:	e00c      	b.n	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8007894:	6879      	ldr	r1, [r7, #4]
 8007896:	69ba      	ldr	r2, [r7, #24]
 8007898:	4613      	mov	r3, r2
 800789a:	011b      	lsls	r3, r3, #4
 800789c:	1a9b      	subs	r3, r3, r2
 800789e:	009b      	lsls	r3, r3, #2
 80078a0:	440b      	add	r3, r1
 80078a2:	334c      	adds	r3, #76	@ 0x4c
 80078a4:	2204      	movs	r2, #4
 80078a6:	701a      	strb	r2, [r3, #0]
      break;
 80078a8:	e001      	b.n	80078ae <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80078aa:	bf00      	nop
 80078ac:	e000      	b.n	80078b0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80078ae:	bf00      	nop
  }
}
 80078b0:	bf00      	nop
 80078b2:	3728      	adds	r7, #40	@ 0x28
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b086      	sub	sp, #24
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80078e4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f003 0302 	and.w	r3, r3, #2
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	d10b      	bne.n	8007908 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f003 0301 	and.w	r3, r3, #1
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d102      	bne.n	8007900 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f005 fc06 	bl	800d10c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f043 0302 	orr.w	r3, r3, #2
 8007906:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f003 0308 	and.w	r3, r3, #8
 800790e:	2b08      	cmp	r3, #8
 8007910:	d132      	bne.n	8007978 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	f043 0308 	orr.w	r3, r3, #8
 8007918:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f003 0304 	and.w	r3, r3, #4
 8007920:	2b04      	cmp	r3, #4
 8007922:	d126      	bne.n	8007972 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	7a5b      	ldrb	r3, [r3, #9]
 8007928:	2b02      	cmp	r3, #2
 800792a:	d113      	bne.n	8007954 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8007932:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007936:	d106      	bne.n	8007946 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2102      	movs	r1, #2
 800793e:	4618      	mov	r0, r3
 8007940:	f002 fc22 	bl	800a188 <USB_InitFSLSPClkSel>
 8007944:	e011      	b.n	800796a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	2101      	movs	r1, #1
 800794c:	4618      	mov	r0, r3
 800794e:	f002 fc1b 	bl	800a188 <USB_InitFSLSPClkSel>
 8007952:	e00a      	b.n	800796a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	79db      	ldrb	r3, [r3, #7]
 8007958:	2b01      	cmp	r3, #1
 800795a:	d106      	bne.n	800796a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007962:	461a      	mov	r2, r3
 8007964:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8007968:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800796a:	6878      	ldr	r0, [r7, #4]
 800796c:	f005 fbf8 	bl	800d160 <HAL_HCD_PortEnabled_Callback>
 8007970:	e002      	b.n	8007978 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f005 fc02 	bl	800d17c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f003 0320 	and.w	r3, r3, #32
 800797e:	2b20      	cmp	r3, #32
 8007980:	d103      	bne.n	800798a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	f043 0320 	orr.w	r3, r3, #32
 8007988:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007990:	461a      	mov	r2, r3
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	6013      	str	r3, [r2, #0]
}
 8007996:	bf00      	nop
 8007998:	3718      	adds	r7, #24
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}
	...

080079a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b084      	sub	sp, #16
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d101      	bne.n	80079b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e12b      	b.n	8007c0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d106      	bne.n	80079cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2200      	movs	r2, #0
 80079c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f7f9 fdc4 	bl	8001554 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2224      	movs	r2, #36	@ 0x24
 80079d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	681a      	ldr	r2, [r3, #0]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f022 0201 	bic.w	r2, r2, #1
 80079e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	681a      	ldr	r2, [r3, #0]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a02:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007a04:	f001 fc36 	bl	8009274 <HAL_RCC_GetPCLK1Freq>
 8007a08:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	4a81      	ldr	r2, [pc, #516]	@ (8007c14 <HAL_I2C_Init+0x274>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d807      	bhi.n	8007a24 <HAL_I2C_Init+0x84>
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	4a80      	ldr	r2, [pc, #512]	@ (8007c18 <HAL_I2C_Init+0x278>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	bf94      	ite	ls
 8007a1c:	2301      	movls	r3, #1
 8007a1e:	2300      	movhi	r3, #0
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	e006      	b.n	8007a32 <HAL_I2C_Init+0x92>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	4a7d      	ldr	r2, [pc, #500]	@ (8007c1c <HAL_I2C_Init+0x27c>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	bf94      	ite	ls
 8007a2c:	2301      	movls	r3, #1
 8007a2e:	2300      	movhi	r3, #0
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e0e7      	b.n	8007c0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	4a78      	ldr	r2, [pc, #480]	@ (8007c20 <HAL_I2C_Init+0x280>)
 8007a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a42:	0c9b      	lsrs	r3, r3, #18
 8007a44:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68ba      	ldr	r2, [r7, #8]
 8007a56:	430a      	orrs	r2, r1
 8007a58:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	6a1b      	ldr	r3, [r3, #32]
 8007a60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	4a6a      	ldr	r2, [pc, #424]	@ (8007c14 <HAL_I2C_Init+0x274>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d802      	bhi.n	8007a74 <HAL_I2C_Init+0xd4>
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	3301      	adds	r3, #1
 8007a72:	e009      	b.n	8007a88 <HAL_I2C_Init+0xe8>
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007a7a:	fb02 f303 	mul.w	r3, r2, r3
 8007a7e:	4a69      	ldr	r2, [pc, #420]	@ (8007c24 <HAL_I2C_Init+0x284>)
 8007a80:	fba2 2303 	umull	r2, r3, r2, r3
 8007a84:	099b      	lsrs	r3, r3, #6
 8007a86:	3301      	adds	r3, #1
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	6812      	ldr	r2, [r2, #0]
 8007a8c:	430b      	orrs	r3, r1
 8007a8e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007a9a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	495c      	ldr	r1, [pc, #368]	@ (8007c14 <HAL_I2C_Init+0x274>)
 8007aa4:	428b      	cmp	r3, r1
 8007aa6:	d819      	bhi.n	8007adc <HAL_I2C_Init+0x13c>
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	1e59      	subs	r1, r3, #1
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	005b      	lsls	r3, r3, #1
 8007ab2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ab6:	1c59      	adds	r1, r3, #1
 8007ab8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007abc:	400b      	ands	r3, r1
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d00a      	beq.n	8007ad8 <HAL_I2C_Init+0x138>
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	1e59      	subs	r1, r3, #1
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	005b      	lsls	r3, r3, #1
 8007acc:	fbb1 f3f3 	udiv	r3, r1, r3
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ad6:	e051      	b.n	8007b7c <HAL_I2C_Init+0x1dc>
 8007ad8:	2304      	movs	r3, #4
 8007ada:	e04f      	b.n	8007b7c <HAL_I2C_Init+0x1dc>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d111      	bne.n	8007b08 <HAL_I2C_Init+0x168>
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	1e58      	subs	r0, r3, #1
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6859      	ldr	r1, [r3, #4]
 8007aec:	460b      	mov	r3, r1
 8007aee:	005b      	lsls	r3, r3, #1
 8007af0:	440b      	add	r3, r1
 8007af2:	fbb0 f3f3 	udiv	r3, r0, r3
 8007af6:	3301      	adds	r3, #1
 8007af8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	bf0c      	ite	eq
 8007b00:	2301      	moveq	r3, #1
 8007b02:	2300      	movne	r3, #0
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	e012      	b.n	8007b2e <HAL_I2C_Init+0x18e>
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	1e58      	subs	r0, r3, #1
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6859      	ldr	r1, [r3, #4]
 8007b10:	460b      	mov	r3, r1
 8007b12:	009b      	lsls	r3, r3, #2
 8007b14:	440b      	add	r3, r1
 8007b16:	0099      	lsls	r1, r3, #2
 8007b18:	440b      	add	r3, r1
 8007b1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b1e:	3301      	adds	r3, #1
 8007b20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	bf0c      	ite	eq
 8007b28:	2301      	moveq	r3, #1
 8007b2a:	2300      	movne	r3, #0
 8007b2c:	b2db      	uxtb	r3, r3
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d001      	beq.n	8007b36 <HAL_I2C_Init+0x196>
 8007b32:	2301      	movs	r3, #1
 8007b34:	e022      	b.n	8007b7c <HAL_I2C_Init+0x1dc>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d10e      	bne.n	8007b5c <HAL_I2C_Init+0x1bc>
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	1e58      	subs	r0, r3, #1
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6859      	ldr	r1, [r3, #4]
 8007b46:	460b      	mov	r3, r1
 8007b48:	005b      	lsls	r3, r3, #1
 8007b4a:	440b      	add	r3, r1
 8007b4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b50:	3301      	adds	r3, #1
 8007b52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007b5a:	e00f      	b.n	8007b7c <HAL_I2C_Init+0x1dc>
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	1e58      	subs	r0, r3, #1
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6859      	ldr	r1, [r3, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	009b      	lsls	r3, r3, #2
 8007b68:	440b      	add	r3, r1
 8007b6a:	0099      	lsls	r1, r3, #2
 8007b6c:	440b      	add	r3, r1
 8007b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007b72:	3301      	adds	r3, #1
 8007b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007b7c:	6879      	ldr	r1, [r7, #4]
 8007b7e:	6809      	ldr	r1, [r1, #0]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	69da      	ldr	r2, [r3, #28]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a1b      	ldr	r3, [r3, #32]
 8007b96:	431a      	orrs	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	689b      	ldr	r3, [r3, #8]
 8007ba6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007baa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007bae:	687a      	ldr	r2, [r7, #4]
 8007bb0:	6911      	ldr	r1, [r2, #16]
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	68d2      	ldr	r2, [r2, #12]
 8007bb6:	4311      	orrs	r1, r2
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	6812      	ldr	r2, [r2, #0]
 8007bbc:	430b      	orrs	r3, r1
 8007bbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	695a      	ldr	r2, [r3, #20]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	431a      	orrs	r2, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	430a      	orrs	r2, r1
 8007bda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0201 	orr.w	r2, r2, #1
 8007bea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	000186a0 	.word	0x000186a0
 8007c18:	001e847f 	.word	0x001e847f
 8007c1c:	003d08ff 	.word	0x003d08ff
 8007c20:	431bde83 	.word	0x431bde83
 8007c24:	10624dd3 	.word	0x10624dd3

08007c28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af02      	add	r7, sp, #8
 8007c2e:	60f8      	str	r0, [r7, #12]
 8007c30:	607a      	str	r2, [r7, #4]
 8007c32:	461a      	mov	r2, r3
 8007c34:	460b      	mov	r3, r1
 8007c36:	817b      	strh	r3, [r7, #10]
 8007c38:	4613      	mov	r3, r2
 8007c3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007c3c:	f7fc fdee 	bl	800481c <HAL_GetTick>
 8007c40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b20      	cmp	r3, #32
 8007c4c:	f040 80e0 	bne.w	8007e10 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	9300      	str	r3, [sp, #0]
 8007c54:	2319      	movs	r3, #25
 8007c56:	2201      	movs	r2, #1
 8007c58:	4970      	ldr	r1, [pc, #448]	@ (8007e1c <HAL_I2C_Master_Transmit+0x1f4>)
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 fc64 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 8007c60:	4603      	mov	r3, r0
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d001      	beq.n	8007c6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007c66:	2302      	movs	r3, #2
 8007c68:	e0d3      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d101      	bne.n	8007c78 <HAL_I2C_Master_Transmit+0x50>
 8007c74:	2302      	movs	r3, #2
 8007c76:	e0cc      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f003 0301 	and.w	r3, r3, #1
 8007c8a:	2b01      	cmp	r3, #1
 8007c8c:	d007      	beq.n	8007c9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	681a      	ldr	r2, [r3, #0]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	f042 0201 	orr.w	r2, r2, #1
 8007c9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007cac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2221      	movs	r2, #33	@ 0x21
 8007cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2210      	movs	r2, #16
 8007cba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	687a      	ldr	r2, [r7, #4]
 8007cc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	893a      	ldrh	r2, [r7, #8]
 8007cce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	4a50      	ldr	r2, [pc, #320]	@ (8007e20 <HAL_I2C_Master_Transmit+0x1f8>)
 8007cde:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007ce0:	8979      	ldrh	r1, [r7, #10]
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	6a3a      	ldr	r2, [r7, #32]
 8007ce6:	68f8      	ldr	r0, [r7, #12]
 8007ce8:	f000 face 	bl	8008288 <I2C_MasterRequestWrite>
 8007cec:	4603      	mov	r3, r0
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d001      	beq.n	8007cf6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e08d      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	613b      	str	r3, [r7, #16]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	695b      	ldr	r3, [r3, #20]
 8007d00:	613b      	str	r3, [r7, #16]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	699b      	ldr	r3, [r3, #24]
 8007d08:	613b      	str	r3, [r7, #16]
 8007d0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007d0c:	e066      	b.n	8007ddc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d0e:	697a      	ldr	r2, [r7, #20]
 8007d10:	6a39      	ldr	r1, [r7, #32]
 8007d12:	68f8      	ldr	r0, [r7, #12]
 8007d14:	f000 fd22 	bl	800875c <I2C_WaitOnTXEFlagUntilTimeout>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00d      	beq.n	8007d3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d22:	2b04      	cmp	r3, #4
 8007d24:	d107      	bne.n	8007d36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e06b      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d3e:	781a      	ldrb	r2, [r3, #0]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d4a:	1c5a      	adds	r2, r3, #1
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	3b01      	subs	r3, #1
 8007d58:	b29a      	uxth	r2, r3
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d62:	3b01      	subs	r3, #1
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	695b      	ldr	r3, [r3, #20]
 8007d70:	f003 0304 	and.w	r3, r3, #4
 8007d74:	2b04      	cmp	r3, #4
 8007d76:	d11b      	bne.n	8007db0 <HAL_I2C_Master_Transmit+0x188>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d017      	beq.n	8007db0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d84:	781a      	ldrb	r2, [r3, #0]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d90:	1c5a      	adds	r2, r3, #1
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	3b01      	subs	r3, #1
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007da8:	3b01      	subs	r3, #1
 8007daa:	b29a      	uxth	r2, r3
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	6a39      	ldr	r1, [r7, #32]
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 fd19 	bl	80087ec <I2C_WaitOnBTFFlagUntilTimeout>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d00d      	beq.n	8007ddc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dc4:	2b04      	cmp	r3, #4
 8007dc6:	d107      	bne.n	8007dd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007dd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e01a      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d194      	bne.n	8007d0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681a      	ldr	r2, [r3, #0]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007df2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	2220      	movs	r2, #32
 8007df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2200      	movs	r2, #0
 8007e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	e000      	b.n	8007e12 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8007e10:	2302      	movs	r3, #2
  }
}
 8007e12:	4618      	mov	r0, r3
 8007e14:	3718      	adds	r7, #24
 8007e16:	46bd      	mov	sp, r7
 8007e18:	bd80      	pop	{r7, pc}
 8007e1a:	bf00      	nop
 8007e1c:	00100002 	.word	0x00100002
 8007e20:	ffff0000 	.word	0xffff0000

08007e24 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b08c      	sub	sp, #48	@ 0x30
 8007e28:	af02      	add	r7, sp, #8
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	607a      	str	r2, [r7, #4]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	460b      	mov	r3, r1
 8007e32:	817b      	strh	r3, [r7, #10]
 8007e34:	4613      	mov	r3, r2
 8007e36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007e38:	f7fc fcf0 	bl	800481c <HAL_GetTick>
 8007e3c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	2b20      	cmp	r3, #32
 8007e48:	f040 8217 	bne.w	800827a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	2319      	movs	r3, #25
 8007e52:	2201      	movs	r2, #1
 8007e54:	497c      	ldr	r1, [pc, #496]	@ (8008048 <HAL_I2C_Master_Receive+0x224>)
 8007e56:	68f8      	ldr	r0, [r7, #12]
 8007e58:	f000 fb66 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d001      	beq.n	8007e66 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8007e62:	2302      	movs	r3, #2
 8007e64:	e20a      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e6c:	2b01      	cmp	r3, #1
 8007e6e:	d101      	bne.n	8007e74 <HAL_I2C_Master_Receive+0x50>
 8007e70:	2302      	movs	r3, #2
 8007e72:	e203      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2201      	movs	r2, #1
 8007e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	f003 0301 	and.w	r3, r3, #1
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d007      	beq.n	8007e9a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	681a      	ldr	r2, [r3, #0]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f042 0201 	orr.w	r2, r2, #1
 8007e98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	681a      	ldr	r2, [r3, #0]
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007ea8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2222      	movs	r2, #34	@ 0x22
 8007eae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2210      	movs	r2, #16
 8007eb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	893a      	ldrh	r2, [r7, #8]
 8007eca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	4a5c      	ldr	r2, [pc, #368]	@ (800804c <HAL_I2C_Master_Receive+0x228>)
 8007eda:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007edc:	8979      	ldrh	r1, [r7, #10]
 8007ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 fa52 	bl	800838c <I2C_MasterRequestRead>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d001      	beq.n	8007ef2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	e1c4      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d113      	bne.n	8007f22 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007efa:	2300      	movs	r3, #0
 8007efc:	623b      	str	r3, [r7, #32]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	695b      	ldr	r3, [r3, #20]
 8007f04:	623b      	str	r3, [r7, #32]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	699b      	ldr	r3, [r3, #24]
 8007f0c:	623b      	str	r3, [r7, #32]
 8007f0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	e198      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d11b      	bne.n	8007f62 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681a      	ldr	r2, [r3, #0]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	61fb      	str	r3, [r7, #28]
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	61fb      	str	r3, [r7, #28]
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	699b      	ldr	r3, [r3, #24]
 8007f4c:	61fb      	str	r3, [r7, #28]
 8007f4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f5e:	601a      	str	r2, [r3, #0]
 8007f60:	e178      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d11b      	bne.n	8007fa2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	681a      	ldr	r2, [r3, #0]
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007f78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	61bb      	str	r3, [r7, #24]
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	695b      	ldr	r3, [r3, #20]
 8007f94:	61bb      	str	r3, [r7, #24]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	61bb      	str	r3, [r7, #24]
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	e158      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	681a      	ldr	r2, [r3, #0]
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007fb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	617b      	str	r3, [r7, #20]
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	695b      	ldr	r3, [r3, #20]
 8007fbc:	617b      	str	r3, [r7, #20]
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	617b      	str	r3, [r7, #20]
 8007fc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007fc8:	e144      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fce:	2b03      	cmp	r3, #3
 8007fd0:	f200 80f1 	bhi.w	80081b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d123      	bne.n	8008024 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007fe0:	68f8      	ldr	r0, [r7, #12]
 8007fe2:	f000 fc4b 	bl	800887c <I2C_WaitOnRXNEFlagUntilTimeout>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d001      	beq.n	8007ff0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007fec:	2301      	movs	r3, #1
 8007fee:	e145      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	691a      	ldr	r2, [r3, #16]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ffa:	b2d2      	uxtb	r2, r2
 8007ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008002:	1c5a      	adds	r2, r3, #1
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800800c:	3b01      	subs	r3, #1
 800800e:	b29a      	uxth	r2, r3
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008018:	b29b      	uxth	r3, r3
 800801a:	3b01      	subs	r3, #1
 800801c:	b29a      	uxth	r2, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008022:	e117      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008028:	2b02      	cmp	r3, #2
 800802a:	d14e      	bne.n	80080ca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800802c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802e:	9300      	str	r3, [sp, #0]
 8008030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008032:	2200      	movs	r2, #0
 8008034:	4906      	ldr	r1, [pc, #24]	@ (8008050 <HAL_I2C_Master_Receive+0x22c>)
 8008036:	68f8      	ldr	r0, [r7, #12]
 8008038:	f000 fa76 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d008      	beq.n	8008054 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	e11a      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
 8008046:	bf00      	nop
 8008048:	00100002 	.word	0x00100002
 800804c:	ffff0000 	.word	0xffff0000
 8008050:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	691a      	ldr	r2, [r3, #16]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800806e:	b2d2      	uxtb	r2, r2
 8008070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008076:	1c5a      	adds	r2, r3, #1
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008080:	3b01      	subs	r3, #1
 8008082:	b29a      	uxth	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800808c:	b29b      	uxth	r3, r3
 800808e:	3b01      	subs	r3, #1
 8008090:	b29a      	uxth	r2, r3
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	691a      	ldr	r2, [r3, #16]
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a0:	b2d2      	uxtb	r2, r2
 80080a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a8:	1c5a      	adds	r2, r3, #1
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080b2:	3b01      	subs	r3, #1
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080be:	b29b      	uxth	r3, r3
 80080c0:	3b01      	subs	r3, #1
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80080c8:	e0c4      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80080ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080cc:	9300      	str	r3, [sp, #0]
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	2200      	movs	r2, #0
 80080d2:	496c      	ldr	r1, [pc, #432]	@ (8008284 <HAL_I2C_Master_Receive+0x460>)
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 fa27 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d001      	beq.n	80080e4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	e0cb      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681a      	ldr	r2, [r3, #0]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	691a      	ldr	r2, [r3, #16]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fe:	b2d2      	uxtb	r2, r2
 8008100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008106:	1c5a      	adds	r2, r3, #1
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008110:	3b01      	subs	r3, #1
 8008112:	b29a      	uxth	r2, r3
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800811c:	b29b      	uxth	r3, r3
 800811e:	3b01      	subs	r3, #1
 8008120:	b29a      	uxth	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800812c:	2200      	movs	r2, #0
 800812e:	4955      	ldr	r1, [pc, #340]	@ (8008284 <HAL_I2C_Master_Receive+0x460>)
 8008130:	68f8      	ldr	r0, [r7, #12]
 8008132:	f000 f9f9 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 8008136:	4603      	mov	r3, r0
 8008138:	2b00      	cmp	r3, #0
 800813a:	d001      	beq.n	8008140 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800813c:	2301      	movs	r3, #1
 800813e:	e09d      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800814e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	691a      	ldr	r2, [r3, #16]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800815a:	b2d2      	uxtb	r2, r2
 800815c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800816c:	3b01      	subs	r3, #1
 800816e:	b29a      	uxth	r2, r3
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008178:	b29b      	uxth	r3, r3
 800817a:	3b01      	subs	r3, #1
 800817c:	b29a      	uxth	r2, r3
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	691a      	ldr	r2, [r3, #16]
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800818c:	b2d2      	uxtb	r2, r2
 800818e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008194:	1c5a      	adds	r2, r3, #1
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800819e:	3b01      	subs	r3, #1
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	3b01      	subs	r3, #1
 80081ae:	b29a      	uxth	r2, r3
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80081b4:	e04e      	b.n	8008254 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80081b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80081ba:	68f8      	ldr	r0, [r7, #12]
 80081bc:	f000 fb5e 	bl	800887c <I2C_WaitOnRXNEFlagUntilTimeout>
 80081c0:	4603      	mov	r3, r0
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d001      	beq.n	80081ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	e058      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	691a      	ldr	r2, [r3, #16]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081d4:	b2d2      	uxtb	r2, r2
 80081d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	1c5a      	adds	r2, r3, #1
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081e6:	3b01      	subs	r3, #1
 80081e8:	b29a      	uxth	r2, r3
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	3b01      	subs	r3, #1
 80081f6:	b29a      	uxth	r2, r3
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	f003 0304 	and.w	r3, r3, #4
 8008206:	2b04      	cmp	r3, #4
 8008208:	d124      	bne.n	8008254 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800820e:	2b03      	cmp	r3, #3
 8008210:	d107      	bne.n	8008222 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	681a      	ldr	r2, [r3, #0]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008220:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	691a      	ldr	r2, [r3, #16]
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800822c:	b2d2      	uxtb	r2, r2
 800822e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008234:	1c5a      	adds	r2, r3, #1
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800823e:	3b01      	subs	r3, #1
 8008240:	b29a      	uxth	r2, r3
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800824a:	b29b      	uxth	r3, r3
 800824c:	3b01      	subs	r3, #1
 800824e:	b29a      	uxth	r2, r3
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008258:	2b00      	cmp	r3, #0
 800825a:	f47f aeb6 	bne.w	8007fca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2220      	movs	r2, #32
 8008262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8008276:	2300      	movs	r3, #0
 8008278:	e000      	b.n	800827c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800827a:	2302      	movs	r3, #2
  }
}
 800827c:	4618      	mov	r0, r3
 800827e:	3728      	adds	r7, #40	@ 0x28
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}
 8008284:	00010004 	.word	0x00010004

08008288 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b088      	sub	sp, #32
 800828c:	af02      	add	r7, sp, #8
 800828e:	60f8      	str	r0, [r7, #12]
 8008290:	607a      	str	r2, [r7, #4]
 8008292:	603b      	str	r3, [r7, #0]
 8008294:	460b      	mov	r3, r1
 8008296:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800829c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	2b08      	cmp	r3, #8
 80082a2:	d006      	beq.n	80082b2 <I2C_MasterRequestWrite+0x2a>
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	2b01      	cmp	r3, #1
 80082a8:	d003      	beq.n	80082b2 <I2C_MasterRequestWrite+0x2a>
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80082b0:	d108      	bne.n	80082c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082c0:	601a      	str	r2, [r3, #0]
 80082c2:	e00b      	b.n	80082dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082c8:	2b12      	cmp	r3, #18
 80082ca:	d107      	bne.n	80082dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681a      	ldr	r2, [r3, #0]
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80082da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	9300      	str	r3, [sp, #0]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f000 f91d 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d00d      	beq.n	8008310 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008302:	d103      	bne.n	800830c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800830a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800830c:	2303      	movs	r3, #3
 800830e:	e035      	b.n	800837c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008318:	d108      	bne.n	800832c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800831a:	897b      	ldrh	r3, [r7, #10]
 800831c:	b2db      	uxtb	r3, r3
 800831e:	461a      	mov	r2, r3
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008328:	611a      	str	r2, [r3, #16]
 800832a:	e01b      	b.n	8008364 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800832c:	897b      	ldrh	r3, [r7, #10]
 800832e:	11db      	asrs	r3, r3, #7
 8008330:	b2db      	uxtb	r3, r3
 8008332:	f003 0306 	and.w	r3, r3, #6
 8008336:	b2db      	uxtb	r3, r3
 8008338:	f063 030f 	orn	r3, r3, #15
 800833c:	b2da      	uxtb	r2, r3
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	490e      	ldr	r1, [pc, #56]	@ (8008384 <I2C_MasterRequestWrite+0xfc>)
 800834a:	68f8      	ldr	r0, [r7, #12]
 800834c:	f000 f966 	bl	800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	d001      	beq.n	800835a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008356:	2301      	movs	r3, #1
 8008358:	e010      	b.n	800837c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800835a:	897b      	ldrh	r3, [r7, #10]
 800835c:	b2da      	uxtb	r2, r3
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	687a      	ldr	r2, [r7, #4]
 8008368:	4907      	ldr	r1, [pc, #28]	@ (8008388 <I2C_MasterRequestWrite+0x100>)
 800836a:	68f8      	ldr	r0, [r7, #12]
 800836c:	f000 f956 	bl	800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008370:	4603      	mov	r3, r0
 8008372:	2b00      	cmp	r3, #0
 8008374:	d001      	beq.n	800837a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008376:	2301      	movs	r3, #1
 8008378:	e000      	b.n	800837c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3718      	adds	r7, #24
 8008380:	46bd      	mov	sp, r7
 8008382:	bd80      	pop	{r7, pc}
 8008384:	00010008 	.word	0x00010008
 8008388:	00010002 	.word	0x00010002

0800838c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b088      	sub	sp, #32
 8008390:	af02      	add	r7, sp, #8
 8008392:	60f8      	str	r0, [r7, #12]
 8008394:	607a      	str	r2, [r7, #4]
 8008396:	603b      	str	r3, [r7, #0]
 8008398:	460b      	mov	r3, r1
 800839a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083a0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681a      	ldr	r2, [r3, #0]
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80083b0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	2b08      	cmp	r3, #8
 80083b6:	d006      	beq.n	80083c6 <I2C_MasterRequestRead+0x3a>
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d003      	beq.n	80083c6 <I2C_MasterRequestRead+0x3a>
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80083c4:	d108      	bne.n	80083d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083d4:	601a      	str	r2, [r3, #0]
 80083d6:	e00b      	b.n	80083f0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083dc:	2b11      	cmp	r3, #17
 80083de:	d107      	bne.n	80083f0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	9300      	str	r3, [sp, #0]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f000 f893 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 8008402:	4603      	mov	r3, r0
 8008404:	2b00      	cmp	r3, #0
 8008406:	d00d      	beq.n	8008424 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008412:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008416:	d103      	bne.n	8008420 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800841e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e079      	b.n	8008518 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	691b      	ldr	r3, [r3, #16]
 8008428:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800842c:	d108      	bne.n	8008440 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800842e:	897b      	ldrh	r3, [r7, #10]
 8008430:	b2db      	uxtb	r3, r3
 8008432:	f043 0301 	orr.w	r3, r3, #1
 8008436:	b2da      	uxtb	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	611a      	str	r2, [r3, #16]
 800843e:	e05f      	b.n	8008500 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008440:	897b      	ldrh	r3, [r7, #10]
 8008442:	11db      	asrs	r3, r3, #7
 8008444:	b2db      	uxtb	r3, r3
 8008446:	f003 0306 	and.w	r3, r3, #6
 800844a:	b2db      	uxtb	r3, r3
 800844c:	f063 030f 	orn	r3, r3, #15
 8008450:	b2da      	uxtb	r2, r3
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	687a      	ldr	r2, [r7, #4]
 800845c:	4930      	ldr	r1, [pc, #192]	@ (8008520 <I2C_MasterRequestRead+0x194>)
 800845e:	68f8      	ldr	r0, [r7, #12]
 8008460:	f000 f8dc 	bl	800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800846a:	2301      	movs	r3, #1
 800846c:	e054      	b.n	8008518 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800846e:	897b      	ldrh	r3, [r7, #10]
 8008470:	b2da      	uxtb	r2, r3
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	4929      	ldr	r1, [pc, #164]	@ (8008524 <I2C_MasterRequestRead+0x198>)
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f000 f8cc 	bl	800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d001      	beq.n	800848e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800848a:	2301      	movs	r3, #1
 800848c:	e044      	b.n	8008518 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800848e:	2300      	movs	r3, #0
 8008490:	613b      	str	r3, [r7, #16]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	695b      	ldr	r3, [r3, #20]
 8008498:	613b      	str	r3, [r7, #16]
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	699b      	ldr	r3, [r3, #24]
 80084a0:	613b      	str	r3, [r7, #16]
 80084a2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80084b2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f000 f831 	bl	8008528 <I2C_WaitOnFlagUntilTimeout>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00d      	beq.n	80084e8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084da:	d103      	bne.n	80084e4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80084e2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80084e4:	2303      	movs	r3, #3
 80084e6:	e017      	b.n	8008518 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80084e8:	897b      	ldrh	r3, [r7, #10]
 80084ea:	11db      	asrs	r3, r3, #7
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	f003 0306 	and.w	r3, r3, #6
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	f063 030e 	orn	r3, r3, #14
 80084f8:	b2da      	uxtb	r2, r3
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	4907      	ldr	r1, [pc, #28]	@ (8008524 <I2C_MasterRequestRead+0x198>)
 8008506:	68f8      	ldr	r0, [r7, #12]
 8008508:	f000 f888 	bl	800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d001      	beq.n	8008516 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e000      	b.n	8008518 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3718      	adds	r7, #24
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	00010008 	.word	0x00010008
 8008524:	00010002 	.word	0x00010002

08008528 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	60f8      	str	r0, [r7, #12]
 8008530:	60b9      	str	r1, [r7, #8]
 8008532:	603b      	str	r3, [r7, #0]
 8008534:	4613      	mov	r3, r2
 8008536:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008538:	e048      	b.n	80085cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800853a:	683b      	ldr	r3, [r7, #0]
 800853c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008540:	d044      	beq.n	80085cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008542:	f7fc f96b 	bl	800481c <HAL_GetTick>
 8008546:	4602      	mov	r2, r0
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	1ad3      	subs	r3, r2, r3
 800854c:	683a      	ldr	r2, [r7, #0]
 800854e:	429a      	cmp	r2, r3
 8008550:	d302      	bcc.n	8008558 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d139      	bne.n	80085cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	0c1b      	lsrs	r3, r3, #16
 800855c:	b2db      	uxtb	r3, r3
 800855e:	2b01      	cmp	r3, #1
 8008560:	d10d      	bne.n	800857e <I2C_WaitOnFlagUntilTimeout+0x56>
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	695b      	ldr	r3, [r3, #20]
 8008568:	43da      	mvns	r2, r3
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	4013      	ands	r3, r2
 800856e:	b29b      	uxth	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	bf0c      	ite	eq
 8008574:	2301      	moveq	r3, #1
 8008576:	2300      	movne	r3, #0
 8008578:	b2db      	uxtb	r3, r3
 800857a:	461a      	mov	r2, r3
 800857c:	e00c      	b.n	8008598 <I2C_WaitOnFlagUntilTimeout+0x70>
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	699b      	ldr	r3, [r3, #24]
 8008584:	43da      	mvns	r2, r3
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	4013      	ands	r3, r2
 800858a:	b29b      	uxth	r3, r3
 800858c:	2b00      	cmp	r3, #0
 800858e:	bf0c      	ite	eq
 8008590:	2301      	moveq	r3, #1
 8008592:	2300      	movne	r3, #0
 8008594:	b2db      	uxtb	r3, r3
 8008596:	461a      	mov	r2, r3
 8008598:	79fb      	ldrb	r3, [r7, #7]
 800859a:	429a      	cmp	r2, r3
 800859c:	d116      	bne.n	80085cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	2200      	movs	r2, #0
 80085a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2220      	movs	r2, #32
 80085a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b8:	f043 0220 	orr.w	r2, r3, #32
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	e023      	b.n	8008614 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	0c1b      	lsrs	r3, r3, #16
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	2b01      	cmp	r3, #1
 80085d4:	d10d      	bne.n	80085f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	695b      	ldr	r3, [r3, #20]
 80085dc:	43da      	mvns	r2, r3
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	4013      	ands	r3, r2
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	bf0c      	ite	eq
 80085e8:	2301      	moveq	r3, #1
 80085ea:	2300      	movne	r3, #0
 80085ec:	b2db      	uxtb	r3, r3
 80085ee:	461a      	mov	r2, r3
 80085f0:	e00c      	b.n	800860c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	699b      	ldr	r3, [r3, #24]
 80085f8:	43da      	mvns	r2, r3
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	4013      	ands	r3, r2
 80085fe:	b29b      	uxth	r3, r3
 8008600:	2b00      	cmp	r3, #0
 8008602:	bf0c      	ite	eq
 8008604:	2301      	moveq	r3, #1
 8008606:	2300      	movne	r3, #0
 8008608:	b2db      	uxtb	r3, r3
 800860a:	461a      	mov	r2, r3
 800860c:	79fb      	ldrb	r3, [r7, #7]
 800860e:	429a      	cmp	r2, r3
 8008610:	d093      	beq.n	800853a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008612:	2300      	movs	r3, #0
}
 8008614:	4618      	mov	r0, r3
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
 8008628:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800862a:	e071      	b.n	8008710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	695b      	ldr	r3, [r3, #20]
 8008632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800863a:	d123      	bne.n	8008684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800864a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008654:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	2200      	movs	r2, #0
 800865a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	2220      	movs	r2, #32
 8008660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008670:	f043 0204 	orr.w	r2, r3, #4
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	e067      	b.n	8008754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800868a:	d041      	beq.n	8008710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800868c:	f7fc f8c6 	bl	800481c <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	687a      	ldr	r2, [r7, #4]
 8008698:	429a      	cmp	r2, r3
 800869a:	d302      	bcc.n	80086a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d136      	bne.n	8008710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80086a2:	68bb      	ldr	r3, [r7, #8]
 80086a4:	0c1b      	lsrs	r3, r3, #16
 80086a6:	b2db      	uxtb	r3, r3
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d10c      	bne.n	80086c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	695b      	ldr	r3, [r3, #20]
 80086b2:	43da      	mvns	r2, r3
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	4013      	ands	r3, r2
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	bf14      	ite	ne
 80086be:	2301      	movne	r3, #1
 80086c0:	2300      	moveq	r3, #0
 80086c2:	b2db      	uxtb	r3, r3
 80086c4:	e00b      	b.n	80086de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	699b      	ldr	r3, [r3, #24]
 80086cc:	43da      	mvns	r2, r3
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	4013      	ands	r3, r2
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	bf14      	ite	ne
 80086d8:	2301      	movne	r3, #1
 80086da:	2300      	moveq	r3, #0
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d016      	beq.n	8008710 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	2220      	movs	r2, #32
 80086ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	2200      	movs	r2, #0
 80086f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086fc:	f043 0220 	orr.w	r2, r3, #32
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	e021      	b.n	8008754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	0c1b      	lsrs	r3, r3, #16
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b01      	cmp	r3, #1
 8008718:	d10c      	bne.n	8008734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	43da      	mvns	r2, r3
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	4013      	ands	r3, r2
 8008726:	b29b      	uxth	r3, r3
 8008728:	2b00      	cmp	r3, #0
 800872a:	bf14      	ite	ne
 800872c:	2301      	movne	r3, #1
 800872e:	2300      	moveq	r3, #0
 8008730:	b2db      	uxtb	r3, r3
 8008732:	e00b      	b.n	800874c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	43da      	mvns	r2, r3
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	4013      	ands	r3, r2
 8008740:	b29b      	uxth	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	bf14      	ite	ne
 8008746:	2301      	movne	r3, #1
 8008748:	2300      	moveq	r3, #0
 800874a:	b2db      	uxtb	r3, r3
 800874c:	2b00      	cmp	r3, #0
 800874e:	f47f af6d 	bne.w	800862c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8008752:	2300      	movs	r3, #0
}
 8008754:	4618      	mov	r0, r3
 8008756:	3710      	adds	r7, #16
 8008758:	46bd      	mov	sp, r7
 800875a:	bd80      	pop	{r7, pc}

0800875c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	60f8      	str	r0, [r7, #12]
 8008764:	60b9      	str	r1, [r7, #8]
 8008766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008768:	e034      	b.n	80087d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800876a:	68f8      	ldr	r0, [r7, #12]
 800876c:	f000 f8e3 	bl	8008936 <I2C_IsAcknowledgeFailed>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d001      	beq.n	800877a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008776:	2301      	movs	r3, #1
 8008778:	e034      	b.n	80087e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800877a:	68bb      	ldr	r3, [r7, #8]
 800877c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008780:	d028      	beq.n	80087d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008782:	f7fc f84b 	bl	800481c <HAL_GetTick>
 8008786:	4602      	mov	r2, r0
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	1ad3      	subs	r3, r2, r3
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	429a      	cmp	r2, r3
 8008790:	d302      	bcc.n	8008798 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d11d      	bne.n	80087d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087a2:	2b80      	cmp	r3, #128	@ 0x80
 80087a4:	d016      	beq.n	80087d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	2220      	movs	r2, #32
 80087b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2200      	movs	r2, #0
 80087b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c0:	f043 0220 	orr.w	r2, r3, #32
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087d0:	2301      	movs	r3, #1
 80087d2:	e007      	b.n	80087e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087de:	2b80      	cmp	r3, #128	@ 0x80
 80087e0:	d1c3      	bne.n	800876a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3710      	adds	r7, #16
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b084      	sub	sp, #16
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80087f8:	e034      	b.n	8008864 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80087fa:	68f8      	ldr	r0, [r7, #12]
 80087fc:	f000 f89b 	bl	8008936 <I2C_IsAcknowledgeFailed>
 8008800:	4603      	mov	r3, r0
 8008802:	2b00      	cmp	r3, #0
 8008804:	d001      	beq.n	800880a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008806:	2301      	movs	r3, #1
 8008808:	e034      	b.n	8008874 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008810:	d028      	beq.n	8008864 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008812:	f7fc f803 	bl	800481c <HAL_GetTick>
 8008816:	4602      	mov	r2, r0
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	1ad3      	subs	r3, r2, r3
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	429a      	cmp	r2, r3
 8008820:	d302      	bcc.n	8008828 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d11d      	bne.n	8008864 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	695b      	ldr	r3, [r3, #20]
 800882e:	f003 0304 	and.w	r3, r3, #4
 8008832:	2b04      	cmp	r3, #4
 8008834:	d016      	beq.n	8008864 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2220      	movs	r2, #32
 8008840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008850:	f043 0220 	orr.w	r2, r3, #32
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008860:	2301      	movs	r3, #1
 8008862:	e007      	b.n	8008874 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	695b      	ldr	r3, [r3, #20]
 800886a:	f003 0304 	and.w	r3, r3, #4
 800886e:	2b04      	cmp	r3, #4
 8008870:	d1c3      	bne.n	80087fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008872:	2300      	movs	r3, #0
}
 8008874:	4618      	mov	r0, r3
 8008876:	3710      	adds	r7, #16
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008888:	e049      	b.n	800891e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	695b      	ldr	r3, [r3, #20]
 8008890:	f003 0310 	and.w	r3, r3, #16
 8008894:	2b10      	cmp	r3, #16
 8008896:	d119      	bne.n	80088cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f06f 0210 	mvn.w	r2, #16
 80088a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	2200      	movs	r2, #0
 80088a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	2220      	movs	r2, #32
 80088ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e030      	b.n	800892e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088cc:	f7fb ffa6 	bl	800481c <HAL_GetTick>
 80088d0:	4602      	mov	r2, r0
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	68ba      	ldr	r2, [r7, #8]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d302      	bcc.n	80088e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d11d      	bne.n	800891e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ec:	2b40      	cmp	r3, #64	@ 0x40
 80088ee:	d016      	beq.n	800891e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2200      	movs	r2, #0
 80088f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	2220      	movs	r2, #32
 80088fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	2200      	movs	r2, #0
 8008902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800890a:	f043 0220 	orr.w	r2, r3, #32
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800891a:	2301      	movs	r3, #1
 800891c:	e007      	b.n	800892e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	695b      	ldr	r3, [r3, #20]
 8008924:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008928:	2b40      	cmp	r3, #64	@ 0x40
 800892a:	d1ae      	bne.n	800888a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800892c:	2300      	movs	r3, #0
}
 800892e:	4618      	mov	r0, r3
 8008930:	3710      	adds	r7, #16
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}

08008936 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008936:	b480      	push	{r7}
 8008938:	b083      	sub	sp, #12
 800893a:	af00      	add	r7, sp, #0
 800893c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	695b      	ldr	r3, [r3, #20]
 8008944:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008948:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800894c:	d11b      	bne.n	8008986 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008956:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2200      	movs	r2, #0
 800895c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2220      	movs	r2, #32
 8008962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008972:	f043 0204 	orr.w	r2, r3, #4
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e000      	b.n	8008988 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b086      	sub	sp, #24
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d101      	bne.n	80089a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e267      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f003 0301 	and.w	r3, r3, #1
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d075      	beq.n	8008a9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80089b2:	4b88      	ldr	r3, [pc, #544]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	f003 030c 	and.w	r3, r3, #12
 80089ba:	2b04      	cmp	r3, #4
 80089bc:	d00c      	beq.n	80089d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089be:	4b85      	ldr	r3, [pc, #532]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80089c6:	2b08      	cmp	r3, #8
 80089c8:	d112      	bne.n	80089f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80089ca:	4b82      	ldr	r3, [pc, #520]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089d6:	d10b      	bne.n	80089f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089d8:	4b7e      	ldr	r3, [pc, #504]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d05b      	beq.n	8008a9c <HAL_RCC_OscConfig+0x108>
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d157      	bne.n	8008a9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	e242      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089f8:	d106      	bne.n	8008a08 <HAL_RCC_OscConfig+0x74>
 80089fa:	4b76      	ldr	r3, [pc, #472]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a75      	ldr	r2, [pc, #468]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a04:	6013      	str	r3, [r2, #0]
 8008a06:	e01d      	b.n	8008a44 <HAL_RCC_OscConfig+0xb0>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008a10:	d10c      	bne.n	8008a2c <HAL_RCC_OscConfig+0x98>
 8008a12:	4b70      	ldr	r3, [pc, #448]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a6f      	ldr	r2, [pc, #444]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008a1c:	6013      	str	r3, [r2, #0]
 8008a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a6c      	ldr	r2, [pc, #432]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008a28:	6013      	str	r3, [r2, #0]
 8008a2a:	e00b      	b.n	8008a44 <HAL_RCC_OscConfig+0xb0>
 8008a2c:	4b69      	ldr	r3, [pc, #420]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a68      	ldr	r2, [pc, #416]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008a36:	6013      	str	r3, [r2, #0]
 8008a38:	4b66      	ldr	r3, [pc, #408]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a65      	ldr	r2, [pc, #404]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d013      	beq.n	8008a74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a4c:	f7fb fee6 	bl	800481c <HAL_GetTick>
 8008a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a52:	e008      	b.n	8008a66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a54:	f7fb fee2 	bl	800481c <HAL_GetTick>
 8008a58:	4602      	mov	r2, r0
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	2b64      	cmp	r3, #100	@ 0x64
 8008a60:	d901      	bls.n	8008a66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008a62:	2303      	movs	r3, #3
 8008a64:	e207      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a66:	4b5b      	ldr	r3, [pc, #364]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d0f0      	beq.n	8008a54 <HAL_RCC_OscConfig+0xc0>
 8008a72:	e014      	b.n	8008a9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008a74:	f7fb fed2 	bl	800481c <HAL_GetTick>
 8008a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a7a:	e008      	b.n	8008a8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008a7c:	f7fb fece 	bl	800481c <HAL_GetTick>
 8008a80:	4602      	mov	r2, r0
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	1ad3      	subs	r3, r2, r3
 8008a86:	2b64      	cmp	r3, #100	@ 0x64
 8008a88:	d901      	bls.n	8008a8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	e1f3      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008a8e:	4b51      	ldr	r3, [pc, #324]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1f0      	bne.n	8008a7c <HAL_RCC_OscConfig+0xe8>
 8008a9a:	e000      	b.n	8008a9e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 0302 	and.w	r3, r3, #2
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d063      	beq.n	8008b72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	f003 030c 	and.w	r3, r3, #12
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00b      	beq.n	8008ace <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ab6:	4b47      	ldr	r3, [pc, #284]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008abe:	2b08      	cmp	r3, #8
 8008ac0:	d11c      	bne.n	8008afc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008ac2:	4b44      	ldr	r3, [pc, #272]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d116      	bne.n	8008afc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008ace:	4b41      	ldr	r3, [pc, #260]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f003 0302 	and.w	r3, r3, #2
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d005      	beq.n	8008ae6 <HAL_RCC_OscConfig+0x152>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d001      	beq.n	8008ae6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	e1c7      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	691b      	ldr	r3, [r3, #16]
 8008af2:	00db      	lsls	r3, r3, #3
 8008af4:	4937      	ldr	r1, [pc, #220]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008af6:	4313      	orrs	r3, r2
 8008af8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008afa:	e03a      	b.n	8008b72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	68db      	ldr	r3, [r3, #12]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d020      	beq.n	8008b46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008b04:	4b34      	ldr	r3, [pc, #208]	@ (8008bd8 <HAL_RCC_OscConfig+0x244>)
 8008b06:	2201      	movs	r2, #1
 8008b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b0a:	f7fb fe87 	bl	800481c <HAL_GetTick>
 8008b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b10:	e008      	b.n	8008b24 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b12:	f7fb fe83 	bl	800481c <HAL_GetTick>
 8008b16:	4602      	mov	r2, r0
 8008b18:	693b      	ldr	r3, [r7, #16]
 8008b1a:	1ad3      	subs	r3, r2, r3
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d901      	bls.n	8008b24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008b20:	2303      	movs	r3, #3
 8008b22:	e1a8      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008b24:	4b2b      	ldr	r3, [pc, #172]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0302 	and.w	r3, r3, #2
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d0f0      	beq.n	8008b12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008b30:	4b28      	ldr	r3, [pc, #160]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	00db      	lsls	r3, r3, #3
 8008b3e:	4925      	ldr	r1, [pc, #148]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008b40:	4313      	orrs	r3, r2
 8008b42:	600b      	str	r3, [r1, #0]
 8008b44:	e015      	b.n	8008b72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008b46:	4b24      	ldr	r3, [pc, #144]	@ (8008bd8 <HAL_RCC_OscConfig+0x244>)
 8008b48:	2200      	movs	r2, #0
 8008b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b4c:	f7fb fe66 	bl	800481c <HAL_GetTick>
 8008b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b52:	e008      	b.n	8008b66 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008b54:	f7fb fe62 	bl	800481c <HAL_GetTick>
 8008b58:	4602      	mov	r2, r0
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	1ad3      	subs	r3, r2, r3
 8008b5e:	2b02      	cmp	r3, #2
 8008b60:	d901      	bls.n	8008b66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008b62:	2303      	movs	r3, #3
 8008b64:	e187      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008b66:	4b1b      	ldr	r3, [pc, #108]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	f003 0302 	and.w	r3, r3, #2
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1f0      	bne.n	8008b54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f003 0308 	and.w	r3, r3, #8
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d036      	beq.n	8008bec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	695b      	ldr	r3, [r3, #20]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d016      	beq.n	8008bb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008b86:	4b15      	ldr	r3, [pc, #84]	@ (8008bdc <HAL_RCC_OscConfig+0x248>)
 8008b88:	2201      	movs	r2, #1
 8008b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b8c:	f7fb fe46 	bl	800481c <HAL_GetTick>
 8008b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008b92:	e008      	b.n	8008ba6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008b94:	f7fb fe42 	bl	800481c <HAL_GetTick>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	693b      	ldr	r3, [r7, #16]
 8008b9c:	1ad3      	subs	r3, r2, r3
 8008b9e:	2b02      	cmp	r3, #2
 8008ba0:	d901      	bls.n	8008ba6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008ba2:	2303      	movs	r3, #3
 8008ba4:	e167      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8008bd4 <HAL_RCC_OscConfig+0x240>)
 8008ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008baa:	f003 0302 	and.w	r3, r3, #2
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d0f0      	beq.n	8008b94 <HAL_RCC_OscConfig+0x200>
 8008bb2:	e01b      	b.n	8008bec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008bb4:	4b09      	ldr	r3, [pc, #36]	@ (8008bdc <HAL_RCC_OscConfig+0x248>)
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008bba:	f7fb fe2f 	bl	800481c <HAL_GetTick>
 8008bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008bc0:	e00e      	b.n	8008be0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008bc2:	f7fb fe2b 	bl	800481c <HAL_GetTick>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	1ad3      	subs	r3, r2, r3
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d907      	bls.n	8008be0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008bd0:	2303      	movs	r3, #3
 8008bd2:	e150      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
 8008bd4:	40023800 	.word	0x40023800
 8008bd8:	42470000 	.word	0x42470000
 8008bdc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008be0:	4b88      	ldr	r3, [pc, #544]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008be4:	f003 0302 	and.w	r3, r3, #2
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1ea      	bne.n	8008bc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	f000 8097 	beq.w	8008d28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008bfe:	4b81      	ldr	r3, [pc, #516]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d10f      	bne.n	8008c2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	60bb      	str	r3, [r7, #8]
 8008c0e:	4b7d      	ldr	r3, [pc, #500]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c12:	4a7c      	ldr	r2, [pc, #496]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8008c1a:	4b7a      	ldr	r3, [pc, #488]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c22:	60bb      	str	r3, [r7, #8]
 8008c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c26:	2301      	movs	r3, #1
 8008c28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c2a:	4b77      	ldr	r3, [pc, #476]	@ (8008e08 <HAL_RCC_OscConfig+0x474>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d118      	bne.n	8008c68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008c36:	4b74      	ldr	r3, [pc, #464]	@ (8008e08 <HAL_RCC_OscConfig+0x474>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a73      	ldr	r2, [pc, #460]	@ (8008e08 <HAL_RCC_OscConfig+0x474>)
 8008c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008c42:	f7fb fdeb 	bl	800481c <HAL_GetTick>
 8008c46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c48:	e008      	b.n	8008c5c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008c4a:	f7fb fde7 	bl	800481c <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d901      	bls.n	8008c5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	e10c      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008c5c:	4b6a      	ldr	r3, [pc, #424]	@ (8008e08 <HAL_RCC_OscConfig+0x474>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d0f0      	beq.n	8008c4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	689b      	ldr	r3, [r3, #8]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d106      	bne.n	8008c7e <HAL_RCC_OscConfig+0x2ea>
 8008c70:	4b64      	ldr	r3, [pc, #400]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c74:	4a63      	ldr	r2, [pc, #396]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c76:	f043 0301 	orr.w	r3, r3, #1
 8008c7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c7c:	e01c      	b.n	8008cb8 <HAL_RCC_OscConfig+0x324>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	689b      	ldr	r3, [r3, #8]
 8008c82:	2b05      	cmp	r3, #5
 8008c84:	d10c      	bne.n	8008ca0 <HAL_RCC_OscConfig+0x30c>
 8008c86:	4b5f      	ldr	r3, [pc, #380]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c8c:	f043 0304 	orr.w	r3, r3, #4
 8008c90:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c92:	4b5c      	ldr	r3, [pc, #368]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c96:	4a5b      	ldr	r2, [pc, #364]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008c98:	f043 0301 	orr.w	r3, r3, #1
 8008c9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008c9e:	e00b      	b.n	8008cb8 <HAL_RCC_OscConfig+0x324>
 8008ca0:	4b58      	ldr	r3, [pc, #352]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ca4:	4a57      	ldr	r2, [pc, #348]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008ca6:	f023 0301 	bic.w	r3, r3, #1
 8008caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8008cac:	4b55      	ldr	r3, [pc, #340]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008cb0:	4a54      	ldr	r2, [pc, #336]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008cb2:	f023 0304 	bic.w	r3, r3, #4
 8008cb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	689b      	ldr	r3, [r3, #8]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d015      	beq.n	8008cec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008cc0:	f7fb fdac 	bl	800481c <HAL_GetTick>
 8008cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cc6:	e00a      	b.n	8008cde <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cc8:	f7fb fda8 	bl	800481c <HAL_GetTick>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d901      	bls.n	8008cde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008cda:	2303      	movs	r3, #3
 8008cdc:	e0cb      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008cde:	4b49      	ldr	r3, [pc, #292]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ce2:	f003 0302 	and.w	r3, r3, #2
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0ee      	beq.n	8008cc8 <HAL_RCC_OscConfig+0x334>
 8008cea:	e014      	b.n	8008d16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008cec:	f7fb fd96 	bl	800481c <HAL_GetTick>
 8008cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008cf2:	e00a      	b.n	8008d0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008cf4:	f7fb fd92 	bl	800481c <HAL_GetTick>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	1ad3      	subs	r3, r2, r3
 8008cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d901      	bls.n	8008d0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008d06:	2303      	movs	r3, #3
 8008d08:	e0b5      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d0e:	f003 0302 	and.w	r3, r3, #2
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1ee      	bne.n	8008cf4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008d16:	7dfb      	ldrb	r3, [r7, #23]
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d105      	bne.n	8008d28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d1c:	4b39      	ldr	r3, [pc, #228]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d20:	4a38      	ldr	r2, [pc, #224]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	699b      	ldr	r3, [r3, #24]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	f000 80a1 	beq.w	8008e74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008d32:	4b34      	ldr	r3, [pc, #208]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	f003 030c 	and.w	r3, r3, #12
 8008d3a:	2b08      	cmp	r3, #8
 8008d3c:	d05c      	beq.n	8008df8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	2b02      	cmp	r3, #2
 8008d44:	d141      	bne.n	8008dca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d46:	4b31      	ldr	r3, [pc, #196]	@ (8008e0c <HAL_RCC_OscConfig+0x478>)
 8008d48:	2200      	movs	r2, #0
 8008d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d4c:	f7fb fd66 	bl	800481c <HAL_GetTick>
 8008d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d52:	e008      	b.n	8008d66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d54:	f7fb fd62 	bl	800481c <HAL_GetTick>
 8008d58:	4602      	mov	r2, r0
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	1ad3      	subs	r3, r2, r3
 8008d5e:	2b02      	cmp	r3, #2
 8008d60:	d901      	bls.n	8008d66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008d62:	2303      	movs	r3, #3
 8008d64:	e087      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008d66:	4b27      	ldr	r3, [pc, #156]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d1f0      	bne.n	8008d54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	69da      	ldr	r2, [r3, #28]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6a1b      	ldr	r3, [r3, #32]
 8008d7a:	431a      	orrs	r2, r3
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d80:	019b      	lsls	r3, r3, #6
 8008d82:	431a      	orrs	r2, r3
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d88:	085b      	lsrs	r3, r3, #1
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	041b      	lsls	r3, r3, #16
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d94:	061b      	lsls	r3, r3, #24
 8008d96:	491b      	ldr	r1, [pc, #108]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008d98:	4313      	orrs	r3, r2
 8008d9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8008e0c <HAL_RCC_OscConfig+0x478>)
 8008d9e:	2201      	movs	r2, #1
 8008da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008da2:	f7fb fd3b 	bl	800481c <HAL_GetTick>
 8008da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008da8:	e008      	b.n	8008dbc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008daa:	f7fb fd37 	bl	800481c <HAL_GetTick>
 8008dae:	4602      	mov	r2, r0
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	1ad3      	subs	r3, r2, r3
 8008db4:	2b02      	cmp	r3, #2
 8008db6:	d901      	bls.n	8008dbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e05c      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008dbc:	4b11      	ldr	r3, [pc, #68]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0f0      	beq.n	8008daa <HAL_RCC_OscConfig+0x416>
 8008dc8:	e054      	b.n	8008e74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008dca:	4b10      	ldr	r3, [pc, #64]	@ (8008e0c <HAL_RCC_OscConfig+0x478>)
 8008dcc:	2200      	movs	r2, #0
 8008dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008dd0:	f7fb fd24 	bl	800481c <HAL_GetTick>
 8008dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dd6:	e008      	b.n	8008dea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008dd8:	f7fb fd20 	bl	800481c <HAL_GetTick>
 8008ddc:	4602      	mov	r2, r0
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d901      	bls.n	8008dea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008de6:	2303      	movs	r3, #3
 8008de8:	e045      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008dea:	4b06      	ldr	r3, [pc, #24]	@ (8008e04 <HAL_RCC_OscConfig+0x470>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1f0      	bne.n	8008dd8 <HAL_RCC_OscConfig+0x444>
 8008df6:	e03d      	b.n	8008e74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	699b      	ldr	r3, [r3, #24]
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d107      	bne.n	8008e10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e038      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
 8008e04:	40023800 	.word	0x40023800
 8008e08:	40007000 	.word	0x40007000
 8008e0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008e10:	4b1b      	ldr	r3, [pc, #108]	@ (8008e80 <HAL_RCC_OscConfig+0x4ec>)
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	699b      	ldr	r3, [r3, #24]
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d028      	beq.n	8008e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008e28:	429a      	cmp	r2, r3
 8008e2a:	d121      	bne.n	8008e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d11a      	bne.n	8008e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008e40:	4013      	ands	r3, r2
 8008e42:	687a      	ldr	r2, [r7, #4]
 8008e44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008e46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008e48:	4293      	cmp	r3, r2
 8008e4a:	d111      	bne.n	8008e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e56:	085b      	lsrs	r3, r3, #1
 8008e58:	3b01      	subs	r3, #1
 8008e5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008e5c:	429a      	cmp	r2, r3
 8008e5e:	d107      	bne.n	8008e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d001      	beq.n	8008e74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	e000      	b.n	8008e76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3718      	adds	r7, #24
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}
 8008e7e:	bf00      	nop
 8008e80:	40023800 	.word	0x40023800

08008e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b084      	sub	sp, #16
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d101      	bne.n	8008e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e0cc      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008e98:	4b68      	ldr	r3, [pc, #416]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f003 0307 	and.w	r3, r3, #7
 8008ea0:	683a      	ldr	r2, [r7, #0]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d90c      	bls.n	8008ec0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ea6:	4b65      	ldr	r3, [pc, #404]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008ea8:	683a      	ldr	r2, [r7, #0]
 8008eaa:	b2d2      	uxtb	r2, r2
 8008eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008eae:	4b63      	ldr	r3, [pc, #396]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f003 0307 	and.w	r3, r3, #7
 8008eb6:	683a      	ldr	r2, [r7, #0]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d001      	beq.n	8008ec0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	e0b8      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d020      	beq.n	8008f0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f003 0304 	and.w	r3, r3, #4
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d005      	beq.n	8008ee4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008ed8:	4b59      	ldr	r3, [pc, #356]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	4a58      	ldr	r2, [pc, #352]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008ede:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008ee2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f003 0308 	and.w	r3, r3, #8
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d005      	beq.n	8008efc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008ef0:	4b53      	ldr	r3, [pc, #332]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	4a52      	ldr	r2, [pc, #328]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008ef6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008efa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008efc:	4b50      	ldr	r3, [pc, #320]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	494d      	ldr	r1, [pc, #308]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f003 0301 	and.w	r3, r3, #1
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d044      	beq.n	8008fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d107      	bne.n	8008f32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008f22:	4b47      	ldr	r3, [pc, #284]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d119      	bne.n	8008f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f2e:	2301      	movs	r3, #1
 8008f30:	e07f      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	2b02      	cmp	r3, #2
 8008f38:	d003      	beq.n	8008f42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008f3e:	2b03      	cmp	r3, #3
 8008f40:	d107      	bne.n	8008f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f42:	4b3f      	ldr	r3, [pc, #252]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d109      	bne.n	8008f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f4e:	2301      	movs	r3, #1
 8008f50:	e06f      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008f52:	4b3b      	ldr	r3, [pc, #236]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0302 	and.w	r3, r3, #2
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d101      	bne.n	8008f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	e067      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008f62:	4b37      	ldr	r3, [pc, #220]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f64:	689b      	ldr	r3, [r3, #8]
 8008f66:	f023 0203 	bic.w	r2, r3, #3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	4934      	ldr	r1, [pc, #208]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f70:	4313      	orrs	r3, r2
 8008f72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008f74:	f7fb fc52 	bl	800481c <HAL_GetTick>
 8008f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f7a:	e00a      	b.n	8008f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f7c:	f7fb fc4e 	bl	800481c <HAL_GetTick>
 8008f80:	4602      	mov	r2, r0
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	1ad3      	subs	r3, r2, r3
 8008f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d901      	bls.n	8008f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008f8e:	2303      	movs	r3, #3
 8008f90:	e04f      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008f92:	4b2b      	ldr	r3, [pc, #172]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f003 020c 	and.w	r2, r3, #12
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	685b      	ldr	r3, [r3, #4]
 8008f9e:	009b      	lsls	r3, r3, #2
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d1eb      	bne.n	8008f7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008fa4:	4b25      	ldr	r3, [pc, #148]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f003 0307 	and.w	r3, r3, #7
 8008fac:	683a      	ldr	r2, [r7, #0]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d20c      	bcs.n	8008fcc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008fb2:	4b22      	ldr	r3, [pc, #136]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008fb4:	683a      	ldr	r2, [r7, #0]
 8008fb6:	b2d2      	uxtb	r2, r2
 8008fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008fba:	4b20      	ldr	r3, [pc, #128]	@ (800903c <HAL_RCC_ClockConfig+0x1b8>)
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	f003 0307 	and.w	r3, r3, #7
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d001      	beq.n	8008fcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e032      	b.n	8009032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 0304 	and.w	r3, r3, #4
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d008      	beq.n	8008fea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008fd8:	4b19      	ldr	r3, [pc, #100]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	68db      	ldr	r3, [r3, #12]
 8008fe4:	4916      	ldr	r1, [pc, #88]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f003 0308 	and.w	r3, r3, #8
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d009      	beq.n	800900a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008ff6:	4b12      	ldr	r3, [pc, #72]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	691b      	ldr	r3, [r3, #16]
 8009002:	00db      	lsls	r3, r3, #3
 8009004:	490e      	ldr	r1, [pc, #56]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8009006:	4313      	orrs	r3, r2
 8009008:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800900a:	f000 f821 	bl	8009050 <HAL_RCC_GetSysClockFreq>
 800900e:	4602      	mov	r2, r0
 8009010:	4b0b      	ldr	r3, [pc, #44]	@ (8009040 <HAL_RCC_ClockConfig+0x1bc>)
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	091b      	lsrs	r3, r3, #4
 8009016:	f003 030f 	and.w	r3, r3, #15
 800901a:	490a      	ldr	r1, [pc, #40]	@ (8009044 <HAL_RCC_ClockConfig+0x1c0>)
 800901c:	5ccb      	ldrb	r3, [r1, r3]
 800901e:	fa22 f303 	lsr.w	r3, r2, r3
 8009022:	4a09      	ldr	r2, [pc, #36]	@ (8009048 <HAL_RCC_ClockConfig+0x1c4>)
 8009024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8009026:	4b09      	ldr	r3, [pc, #36]	@ (800904c <HAL_RCC_ClockConfig+0x1c8>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4618      	mov	r0, r3
 800902c:	f7fb fbb2 	bl	8004794 <HAL_InitTick>

  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3710      	adds	r7, #16
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	40023c00 	.word	0x40023c00
 8009040:	40023800 	.word	0x40023800
 8009044:	0800d828 	.word	0x0800d828
 8009048:	20000554 	.word	0x20000554
 800904c:	20000610 	.word	0x20000610

08009050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009054:	b094      	sub	sp, #80	@ 0x50
 8009056:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009058:	2300      	movs	r3, #0
 800905a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800905c:	2300      	movs	r3, #0
 800905e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8009060:	2300      	movs	r3, #0
 8009062:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8009064:	2300      	movs	r3, #0
 8009066:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009068:	4b79      	ldr	r3, [pc, #484]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	f003 030c 	and.w	r3, r3, #12
 8009070:	2b08      	cmp	r3, #8
 8009072:	d00d      	beq.n	8009090 <HAL_RCC_GetSysClockFreq+0x40>
 8009074:	2b08      	cmp	r3, #8
 8009076:	f200 80e1 	bhi.w	800923c <HAL_RCC_GetSysClockFreq+0x1ec>
 800907a:	2b00      	cmp	r3, #0
 800907c:	d002      	beq.n	8009084 <HAL_RCC_GetSysClockFreq+0x34>
 800907e:	2b04      	cmp	r3, #4
 8009080:	d003      	beq.n	800908a <HAL_RCC_GetSysClockFreq+0x3a>
 8009082:	e0db      	b.n	800923c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009084:	4b73      	ldr	r3, [pc, #460]	@ (8009254 <HAL_RCC_GetSysClockFreq+0x204>)
 8009086:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009088:	e0db      	b.n	8009242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800908a:	4b73      	ldr	r3, [pc, #460]	@ (8009258 <HAL_RCC_GetSysClockFreq+0x208>)
 800908c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800908e:	e0d8      	b.n	8009242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009090:	4b6f      	ldr	r3, [pc, #444]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009098:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800909a:	4b6d      	ldr	r3, [pc, #436]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d063      	beq.n	800916e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80090a6:	4b6a      	ldr	r3, [pc, #424]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	099b      	lsrs	r3, r3, #6
 80090ac:	2200      	movs	r2, #0
 80090ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80090b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80090ba:	2300      	movs	r3, #0
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80090c2:	4622      	mov	r2, r4
 80090c4:	462b      	mov	r3, r5
 80090c6:	f04f 0000 	mov.w	r0, #0
 80090ca:	f04f 0100 	mov.w	r1, #0
 80090ce:	0159      	lsls	r1, r3, #5
 80090d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80090d4:	0150      	lsls	r0, r2, #5
 80090d6:	4602      	mov	r2, r0
 80090d8:	460b      	mov	r3, r1
 80090da:	4621      	mov	r1, r4
 80090dc:	1a51      	subs	r1, r2, r1
 80090de:	6139      	str	r1, [r7, #16]
 80090e0:	4629      	mov	r1, r5
 80090e2:	eb63 0301 	sbc.w	r3, r3, r1
 80090e6:	617b      	str	r3, [r7, #20]
 80090e8:	f04f 0200 	mov.w	r2, #0
 80090ec:	f04f 0300 	mov.w	r3, #0
 80090f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090f4:	4659      	mov	r1, fp
 80090f6:	018b      	lsls	r3, r1, #6
 80090f8:	4651      	mov	r1, sl
 80090fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80090fe:	4651      	mov	r1, sl
 8009100:	018a      	lsls	r2, r1, #6
 8009102:	4651      	mov	r1, sl
 8009104:	ebb2 0801 	subs.w	r8, r2, r1
 8009108:	4659      	mov	r1, fp
 800910a:	eb63 0901 	sbc.w	r9, r3, r1
 800910e:	f04f 0200 	mov.w	r2, #0
 8009112:	f04f 0300 	mov.w	r3, #0
 8009116:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800911a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800911e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009122:	4690      	mov	r8, r2
 8009124:	4699      	mov	r9, r3
 8009126:	4623      	mov	r3, r4
 8009128:	eb18 0303 	adds.w	r3, r8, r3
 800912c:	60bb      	str	r3, [r7, #8]
 800912e:	462b      	mov	r3, r5
 8009130:	eb49 0303 	adc.w	r3, r9, r3
 8009134:	60fb      	str	r3, [r7, #12]
 8009136:	f04f 0200 	mov.w	r2, #0
 800913a:	f04f 0300 	mov.w	r3, #0
 800913e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009142:	4629      	mov	r1, r5
 8009144:	024b      	lsls	r3, r1, #9
 8009146:	4621      	mov	r1, r4
 8009148:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800914c:	4621      	mov	r1, r4
 800914e:	024a      	lsls	r2, r1, #9
 8009150:	4610      	mov	r0, r2
 8009152:	4619      	mov	r1, r3
 8009154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009156:	2200      	movs	r2, #0
 8009158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800915a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800915c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009160:	f7f7 f832 	bl	80001c8 <__aeabi_uldivmod>
 8009164:	4602      	mov	r2, r0
 8009166:	460b      	mov	r3, r1
 8009168:	4613      	mov	r3, r2
 800916a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800916c:	e058      	b.n	8009220 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800916e:	4b38      	ldr	r3, [pc, #224]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	099b      	lsrs	r3, r3, #6
 8009174:	2200      	movs	r2, #0
 8009176:	4618      	mov	r0, r3
 8009178:	4611      	mov	r1, r2
 800917a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800917e:	623b      	str	r3, [r7, #32]
 8009180:	2300      	movs	r3, #0
 8009182:	627b      	str	r3, [r7, #36]	@ 0x24
 8009184:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009188:	4642      	mov	r2, r8
 800918a:	464b      	mov	r3, r9
 800918c:	f04f 0000 	mov.w	r0, #0
 8009190:	f04f 0100 	mov.w	r1, #0
 8009194:	0159      	lsls	r1, r3, #5
 8009196:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800919a:	0150      	lsls	r0, r2, #5
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4641      	mov	r1, r8
 80091a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80091a6:	4649      	mov	r1, r9
 80091a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80091ac:	f04f 0200 	mov.w	r2, #0
 80091b0:	f04f 0300 	mov.w	r3, #0
 80091b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80091b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80091bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80091c0:	ebb2 040a 	subs.w	r4, r2, sl
 80091c4:	eb63 050b 	sbc.w	r5, r3, fp
 80091c8:	f04f 0200 	mov.w	r2, #0
 80091cc:	f04f 0300 	mov.w	r3, #0
 80091d0:	00eb      	lsls	r3, r5, #3
 80091d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091d6:	00e2      	lsls	r2, r4, #3
 80091d8:	4614      	mov	r4, r2
 80091da:	461d      	mov	r5, r3
 80091dc:	4643      	mov	r3, r8
 80091de:	18e3      	adds	r3, r4, r3
 80091e0:	603b      	str	r3, [r7, #0]
 80091e2:	464b      	mov	r3, r9
 80091e4:	eb45 0303 	adc.w	r3, r5, r3
 80091e8:	607b      	str	r3, [r7, #4]
 80091ea:	f04f 0200 	mov.w	r2, #0
 80091ee:	f04f 0300 	mov.w	r3, #0
 80091f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80091f6:	4629      	mov	r1, r5
 80091f8:	028b      	lsls	r3, r1, #10
 80091fa:	4621      	mov	r1, r4
 80091fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009200:	4621      	mov	r1, r4
 8009202:	028a      	lsls	r2, r1, #10
 8009204:	4610      	mov	r0, r2
 8009206:	4619      	mov	r1, r3
 8009208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800920a:	2200      	movs	r2, #0
 800920c:	61bb      	str	r3, [r7, #24]
 800920e:	61fa      	str	r2, [r7, #28]
 8009210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009214:	f7f6 ffd8 	bl	80001c8 <__aeabi_uldivmod>
 8009218:	4602      	mov	r2, r0
 800921a:	460b      	mov	r3, r1
 800921c:	4613      	mov	r3, r2
 800921e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8009220:	4b0b      	ldr	r3, [pc, #44]	@ (8009250 <HAL_RCC_GetSysClockFreq+0x200>)
 8009222:	685b      	ldr	r3, [r3, #4]
 8009224:	0c1b      	lsrs	r3, r3, #16
 8009226:	f003 0303 	and.w	r3, r3, #3
 800922a:	3301      	adds	r3, #1
 800922c:	005b      	lsls	r3, r3, #1
 800922e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8009230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009234:	fbb2 f3f3 	udiv	r3, r2, r3
 8009238:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800923a:	e002      	b.n	8009242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800923c:	4b05      	ldr	r3, [pc, #20]	@ (8009254 <HAL_RCC_GetSysClockFreq+0x204>)
 800923e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8009240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009244:	4618      	mov	r0, r3
 8009246:	3750      	adds	r7, #80	@ 0x50
 8009248:	46bd      	mov	sp, r7
 800924a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800924e:	bf00      	nop
 8009250:	40023800 	.word	0x40023800
 8009254:	00f42400 	.word	0x00f42400
 8009258:	007a1200 	.word	0x007a1200

0800925c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800925c:	b480      	push	{r7}
 800925e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009260:	4b03      	ldr	r3, [pc, #12]	@ (8009270 <HAL_RCC_GetHCLKFreq+0x14>)
 8009262:	681b      	ldr	r3, [r3, #0]
}
 8009264:	4618      	mov	r0, r3
 8009266:	46bd      	mov	sp, r7
 8009268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926c:	4770      	bx	lr
 800926e:	bf00      	nop
 8009270:	20000554 	.word	0x20000554

08009274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009278:	f7ff fff0 	bl	800925c <HAL_RCC_GetHCLKFreq>
 800927c:	4602      	mov	r2, r0
 800927e:	4b05      	ldr	r3, [pc, #20]	@ (8009294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009280:	689b      	ldr	r3, [r3, #8]
 8009282:	0a9b      	lsrs	r3, r3, #10
 8009284:	f003 0307 	and.w	r3, r3, #7
 8009288:	4903      	ldr	r1, [pc, #12]	@ (8009298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800928a:	5ccb      	ldrb	r3, [r1, r3]
 800928c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009290:	4618      	mov	r0, r3
 8009292:	bd80      	pop	{r7, pc}
 8009294:	40023800 	.word	0x40023800
 8009298:	0800d838 	.word	0x0800d838

0800929c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d101      	bne.n	80092ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	e041      	b.n	8009332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d106      	bne.n	80092c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f7f8 f98e 	bl	80015e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2202      	movs	r2, #2
 80092cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	3304      	adds	r3, #4
 80092d8:	4619      	mov	r1, r3
 80092da:	4610      	mov	r0, r2
 80092dc:	f000 fa7e 	bl	80097dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2201      	movs	r2, #1
 80092e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2201      	movs	r2, #1
 80092f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2201      	movs	r2, #1
 8009304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	2201      	movs	r2, #1
 800930c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	2201      	movs	r2, #1
 8009314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2201      	movs	r2, #1
 800931c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2201      	movs	r2, #1
 8009324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2201      	movs	r2, #1
 800932c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009330:	2300      	movs	r3, #0
}
 8009332:	4618      	mov	r0, r3
 8009334:	3708      	adds	r7, #8
 8009336:	46bd      	mov	sp, r7
 8009338:	bd80      	pop	{r7, pc}
	...

0800933c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800933c:	b480      	push	{r7}
 800933e:	b085      	sub	sp, #20
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800934a:	b2db      	uxtb	r3, r3
 800934c:	2b01      	cmp	r3, #1
 800934e:	d001      	beq.n	8009354 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009350:	2301      	movs	r3, #1
 8009352:	e04e      	b.n	80093f2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2202      	movs	r2, #2
 8009358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	68da      	ldr	r2, [r3, #12]
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f042 0201 	orr.w	r2, r2, #1
 800936a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	681b      	ldr	r3, [r3, #0]
 8009370:	4a23      	ldr	r2, [pc, #140]	@ (8009400 <HAL_TIM_Base_Start_IT+0xc4>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d022      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800937e:	d01d      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	4a1f      	ldr	r2, [pc, #124]	@ (8009404 <HAL_TIM_Base_Start_IT+0xc8>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d018      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	4a1e      	ldr	r2, [pc, #120]	@ (8009408 <HAL_TIM_Base_Start_IT+0xcc>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d013      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	4a1c      	ldr	r2, [pc, #112]	@ (800940c <HAL_TIM_Base_Start_IT+0xd0>)
 800939a:	4293      	cmp	r3, r2
 800939c:	d00e      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	4a1b      	ldr	r2, [pc, #108]	@ (8009410 <HAL_TIM_Base_Start_IT+0xd4>)
 80093a4:	4293      	cmp	r3, r2
 80093a6:	d009      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4a19      	ldr	r2, [pc, #100]	@ (8009414 <HAL_TIM_Base_Start_IT+0xd8>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d004      	beq.n	80093bc <HAL_TIM_Base_Start_IT+0x80>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	4a18      	ldr	r2, [pc, #96]	@ (8009418 <HAL_TIM_Base_Start_IT+0xdc>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d111      	bne.n	80093e0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	f003 0307 	and.w	r3, r3, #7
 80093c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2b06      	cmp	r3, #6
 80093cc:	d010      	beq.n	80093f0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f042 0201 	orr.w	r2, r2, #1
 80093dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093de:	e007      	b.n	80093f0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f042 0201 	orr.w	r2, r2, #1
 80093ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80093f0:	2300      	movs	r3, #0
}
 80093f2:	4618      	mov	r0, r3
 80093f4:	3714      	adds	r7, #20
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	40010000 	.word	0x40010000
 8009404:	40000400 	.word	0x40000400
 8009408:	40000800 	.word	0x40000800
 800940c:	40000c00 	.word	0x40000c00
 8009410:	40010400 	.word	0x40010400
 8009414:	40014000 	.word	0x40014000
 8009418:	40001800 	.word	0x40001800

0800941c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	f003 0302 	and.w	r3, r3, #2
 800943a:	2b00      	cmp	r3, #0
 800943c:	d020      	beq.n	8009480 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	f003 0302 	and.w	r3, r3, #2
 8009444:	2b00      	cmp	r3, #0
 8009446:	d01b      	beq.n	8009480 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f06f 0202 	mvn.w	r2, #2
 8009450:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2201      	movs	r2, #1
 8009456:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	699b      	ldr	r3, [r3, #24]
 800945e:	f003 0303 	and.w	r3, r3, #3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d003      	beq.n	800946e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 f999 	bl	800979e <HAL_TIM_IC_CaptureCallback>
 800946c:	e005      	b.n	800947a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 f98b 	bl	800978a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 f99c 	bl	80097b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2200      	movs	r2, #0
 800947e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	f003 0304 	and.w	r3, r3, #4
 8009486:	2b00      	cmp	r3, #0
 8009488:	d020      	beq.n	80094cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	f003 0304 	and.w	r3, r3, #4
 8009490:	2b00      	cmp	r3, #0
 8009492:	d01b      	beq.n	80094cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f06f 0204 	mvn.w	r2, #4
 800949c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	2202      	movs	r2, #2
 80094a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	699b      	ldr	r3, [r3, #24]
 80094aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d003      	beq.n	80094ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 f973 	bl	800979e <HAL_TIM_IC_CaptureCallback>
 80094b8:	e005      	b.n	80094c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 f965 	bl	800978a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 f976 	bl	80097b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	f003 0308 	and.w	r3, r3, #8
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d020      	beq.n	8009518 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f003 0308 	and.w	r3, r3, #8
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d01b      	beq.n	8009518 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f06f 0208 	mvn.w	r2, #8
 80094e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2204      	movs	r2, #4
 80094ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	69db      	ldr	r3, [r3, #28]
 80094f6:	f003 0303 	and.w	r3, r3, #3
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d003      	beq.n	8009506 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094fe:	6878      	ldr	r0, [r7, #4]
 8009500:	f000 f94d 	bl	800979e <HAL_TIM_IC_CaptureCallback>
 8009504:	e005      	b.n	8009512 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f93f 	bl	800978a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f000 f950 	bl	80097b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009518:	68bb      	ldr	r3, [r7, #8]
 800951a:	f003 0310 	and.w	r3, r3, #16
 800951e:	2b00      	cmp	r3, #0
 8009520:	d020      	beq.n	8009564 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f003 0310 	and.w	r3, r3, #16
 8009528:	2b00      	cmp	r3, #0
 800952a:	d01b      	beq.n	8009564 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f06f 0210 	mvn.w	r2, #16
 8009534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2208      	movs	r2, #8
 800953a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	69db      	ldr	r3, [r3, #28]
 8009542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009546:	2b00      	cmp	r3, #0
 8009548:	d003      	beq.n	8009552 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 f927 	bl	800979e <HAL_TIM_IC_CaptureCallback>
 8009550:	e005      	b.n	800955e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f000 f919 	bl	800978a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009558:	6878      	ldr	r0, [r7, #4]
 800955a:	f000 f92a 	bl	80097b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	2b00      	cmp	r3, #0
 800956c:	d00c      	beq.n	8009588 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	f003 0301 	and.w	r3, r3, #1
 8009574:	2b00      	cmp	r3, #0
 8009576:	d007      	beq.n	8009588 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	f06f 0201 	mvn.w	r2, #1
 8009580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f7f8 fc24 	bl	8001dd0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800958e:	2b00      	cmp	r3, #0
 8009590:	d00c      	beq.n	80095ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009598:	2b00      	cmp	r3, #0
 800959a:	d007      	beq.n	80095ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80095a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095a6:	6878      	ldr	r0, [r7, #4]
 80095a8:	f000 fade 	bl	8009b68 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d00c      	beq.n	80095d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d007      	beq.n	80095d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80095c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095ca:	6878      	ldr	r0, [r7, #4]
 80095cc:	f000 f8fb 	bl	80097c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	f003 0320 	and.w	r3, r3, #32
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d00c      	beq.n	80095f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f003 0320 	and.w	r3, r3, #32
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d007      	beq.n	80095f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f06f 0220 	mvn.w	r2, #32
 80095ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 fab0 	bl	8009b54 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80095f4:	bf00      	nop
 80095f6:	3710      	adds	r7, #16
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b084      	sub	sp, #16
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
 8009604:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009606:	2300      	movs	r3, #0
 8009608:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009610:	2b01      	cmp	r3, #1
 8009612:	d101      	bne.n	8009618 <HAL_TIM_ConfigClockSource+0x1c>
 8009614:	2302      	movs	r3, #2
 8009616:	e0b4      	b.n	8009782 <HAL_TIM_ConfigClockSource+0x186>
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	2201      	movs	r2, #1
 800961c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	2202      	movs	r2, #2
 8009624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	689b      	ldr	r3, [r3, #8]
 800962e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800963e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	68ba      	ldr	r2, [r7, #8]
 8009646:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009650:	d03e      	beq.n	80096d0 <HAL_TIM_ConfigClockSource+0xd4>
 8009652:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009656:	f200 8087 	bhi.w	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 800965a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800965e:	f000 8086 	beq.w	800976e <HAL_TIM_ConfigClockSource+0x172>
 8009662:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009666:	d87f      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009668:	2b70      	cmp	r3, #112	@ 0x70
 800966a:	d01a      	beq.n	80096a2 <HAL_TIM_ConfigClockSource+0xa6>
 800966c:	2b70      	cmp	r3, #112	@ 0x70
 800966e:	d87b      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009670:	2b60      	cmp	r3, #96	@ 0x60
 8009672:	d050      	beq.n	8009716 <HAL_TIM_ConfigClockSource+0x11a>
 8009674:	2b60      	cmp	r3, #96	@ 0x60
 8009676:	d877      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009678:	2b50      	cmp	r3, #80	@ 0x50
 800967a:	d03c      	beq.n	80096f6 <HAL_TIM_ConfigClockSource+0xfa>
 800967c:	2b50      	cmp	r3, #80	@ 0x50
 800967e:	d873      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009680:	2b40      	cmp	r3, #64	@ 0x40
 8009682:	d058      	beq.n	8009736 <HAL_TIM_ConfigClockSource+0x13a>
 8009684:	2b40      	cmp	r3, #64	@ 0x40
 8009686:	d86f      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009688:	2b30      	cmp	r3, #48	@ 0x30
 800968a:	d064      	beq.n	8009756 <HAL_TIM_ConfigClockSource+0x15a>
 800968c:	2b30      	cmp	r3, #48	@ 0x30
 800968e:	d86b      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009690:	2b20      	cmp	r3, #32
 8009692:	d060      	beq.n	8009756 <HAL_TIM_ConfigClockSource+0x15a>
 8009694:	2b20      	cmp	r3, #32
 8009696:	d867      	bhi.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
 8009698:	2b00      	cmp	r3, #0
 800969a:	d05c      	beq.n	8009756 <HAL_TIM_ConfigClockSource+0x15a>
 800969c:	2b10      	cmp	r3, #16
 800969e:	d05a      	beq.n	8009756 <HAL_TIM_ConfigClockSource+0x15a>
 80096a0:	e062      	b.n	8009768 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096b2:	f000 f9b3 	bl	8009a1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80096c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	609a      	str	r2, [r3, #8]
      break;
 80096ce:	e04f      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80096e0:	f000 f99c 	bl	8009a1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	689a      	ldr	r2, [r3, #8]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80096f2:	609a      	str	r2, [r3, #8]
      break;
 80096f4:	e03c      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009702:	461a      	mov	r2, r3
 8009704:	f000 f910 	bl	8009928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2150      	movs	r1, #80	@ 0x50
 800970e:	4618      	mov	r0, r3
 8009710:	f000 f969 	bl	80099e6 <TIM_ITRx_SetConfig>
      break;
 8009714:	e02c      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800971a:	683b      	ldr	r3, [r7, #0]
 800971c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009722:	461a      	mov	r2, r3
 8009724:	f000 f92f 	bl	8009986 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	2160      	movs	r1, #96	@ 0x60
 800972e:	4618      	mov	r0, r3
 8009730:	f000 f959 	bl	80099e6 <TIM_ITRx_SetConfig>
      break;
 8009734:	e01c      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009742:	461a      	mov	r2, r3
 8009744:	f000 f8f0 	bl	8009928 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	2140      	movs	r1, #64	@ 0x40
 800974e:	4618      	mov	r0, r3
 8009750:	f000 f949 	bl	80099e6 <TIM_ITRx_SetConfig>
      break;
 8009754:	e00c      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681a      	ldr	r2, [r3, #0]
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4619      	mov	r1, r3
 8009760:	4610      	mov	r0, r2
 8009762:	f000 f940 	bl	80099e6 <TIM_ITRx_SetConfig>
      break;
 8009766:	e003      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	73fb      	strb	r3, [r7, #15]
      break;
 800976c:	e000      	b.n	8009770 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800976e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	2201      	movs	r2, #1
 8009774:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2200      	movs	r2, #0
 800977c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009780:	7bfb      	ldrb	r3, [r7, #15]
}
 8009782:	4618      	mov	r0, r3
 8009784:	3710      	adds	r7, #16
 8009786:	46bd      	mov	sp, r7
 8009788:	bd80      	pop	{r7, pc}

0800978a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800978a:	b480      	push	{r7}
 800978c:	b083      	sub	sp, #12
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009792:	bf00      	nop
 8009794:	370c      	adds	r7, #12
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800979e:	b480      	push	{r7}
 80097a0:	b083      	sub	sp, #12
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80097a6:	bf00      	nop
 80097a8:	370c      	adds	r7, #12
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr

080097b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80097b2:	b480      	push	{r7}
 80097b4:	b083      	sub	sp, #12
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80097ba:	bf00      	nop
 80097bc:	370c      	adds	r7, #12
 80097be:	46bd      	mov	sp, r7
 80097c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c4:	4770      	bx	lr

080097c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80097c6:	b480      	push	{r7}
 80097c8:	b083      	sub	sp, #12
 80097ca:	af00      	add	r7, sp, #0
 80097cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80097ce:	bf00      	nop
 80097d0:	370c      	adds	r7, #12
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr
	...

080097dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80097dc:	b480      	push	{r7}
 80097de:	b085      	sub	sp, #20
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	4a43      	ldr	r2, [pc, #268]	@ (80098fc <TIM_Base_SetConfig+0x120>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d013      	beq.n	800981c <TIM_Base_SetConfig+0x40>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80097fa:	d00f      	beq.n	800981c <TIM_Base_SetConfig+0x40>
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	4a40      	ldr	r2, [pc, #256]	@ (8009900 <TIM_Base_SetConfig+0x124>)
 8009800:	4293      	cmp	r3, r2
 8009802:	d00b      	beq.n	800981c <TIM_Base_SetConfig+0x40>
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	4a3f      	ldr	r2, [pc, #252]	@ (8009904 <TIM_Base_SetConfig+0x128>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d007      	beq.n	800981c <TIM_Base_SetConfig+0x40>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	4a3e      	ldr	r2, [pc, #248]	@ (8009908 <TIM_Base_SetConfig+0x12c>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d003      	beq.n	800981c <TIM_Base_SetConfig+0x40>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	4a3d      	ldr	r2, [pc, #244]	@ (800990c <TIM_Base_SetConfig+0x130>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d108      	bne.n	800982e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009822:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	68fa      	ldr	r2, [r7, #12]
 800982a:	4313      	orrs	r3, r2
 800982c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	4a32      	ldr	r2, [pc, #200]	@ (80098fc <TIM_Base_SetConfig+0x120>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d02b      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800983c:	d027      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	4a2f      	ldr	r2, [pc, #188]	@ (8009900 <TIM_Base_SetConfig+0x124>)
 8009842:	4293      	cmp	r3, r2
 8009844:	d023      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	4a2e      	ldr	r2, [pc, #184]	@ (8009904 <TIM_Base_SetConfig+0x128>)
 800984a:	4293      	cmp	r3, r2
 800984c:	d01f      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	4a2d      	ldr	r2, [pc, #180]	@ (8009908 <TIM_Base_SetConfig+0x12c>)
 8009852:	4293      	cmp	r3, r2
 8009854:	d01b      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	4a2c      	ldr	r2, [pc, #176]	@ (800990c <TIM_Base_SetConfig+0x130>)
 800985a:	4293      	cmp	r3, r2
 800985c:	d017      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4a2b      	ldr	r2, [pc, #172]	@ (8009910 <TIM_Base_SetConfig+0x134>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d013      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	4a2a      	ldr	r2, [pc, #168]	@ (8009914 <TIM_Base_SetConfig+0x138>)
 800986a:	4293      	cmp	r3, r2
 800986c:	d00f      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a29      	ldr	r2, [pc, #164]	@ (8009918 <TIM_Base_SetConfig+0x13c>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d00b      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a28      	ldr	r2, [pc, #160]	@ (800991c <TIM_Base_SetConfig+0x140>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d007      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a27      	ldr	r2, [pc, #156]	@ (8009920 <TIM_Base_SetConfig+0x144>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d003      	beq.n	800988e <TIM_Base_SetConfig+0xb2>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a26      	ldr	r2, [pc, #152]	@ (8009924 <TIM_Base_SetConfig+0x148>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d108      	bne.n	80098a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	68db      	ldr	r3, [r3, #12]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	4313      	orrs	r3, r2
 800989e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	695b      	ldr	r3, [r3, #20]
 80098aa:	4313      	orrs	r3, r2
 80098ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	689a      	ldr	r2, [r3, #8]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	4a0e      	ldr	r2, [pc, #56]	@ (80098fc <TIM_Base_SetConfig+0x120>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d003      	beq.n	80098ce <TIM_Base_SetConfig+0xf2>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	4a10      	ldr	r2, [pc, #64]	@ (800990c <TIM_Base_SetConfig+0x130>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d103      	bne.n	80098d6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	691a      	ldr	r2, [r3, #16]
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f043 0204 	orr.w	r2, r3, #4
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	2201      	movs	r2, #1
 80098e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	601a      	str	r2, [r3, #0]
}
 80098ee:	bf00      	nop
 80098f0:	3714      	adds	r7, #20
 80098f2:	46bd      	mov	sp, r7
 80098f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f8:	4770      	bx	lr
 80098fa:	bf00      	nop
 80098fc:	40010000 	.word	0x40010000
 8009900:	40000400 	.word	0x40000400
 8009904:	40000800 	.word	0x40000800
 8009908:	40000c00 	.word	0x40000c00
 800990c:	40010400 	.word	0x40010400
 8009910:	40014000 	.word	0x40014000
 8009914:	40014400 	.word	0x40014400
 8009918:	40014800 	.word	0x40014800
 800991c:	40001800 	.word	0x40001800
 8009920:	40001c00 	.word	0x40001c00
 8009924:	40002000 	.word	0x40002000

08009928 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009928:	b480      	push	{r7}
 800992a:	b087      	sub	sp, #28
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6a1b      	ldr	r3, [r3, #32]
 8009938:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	6a1b      	ldr	r3, [r3, #32]
 800993e:	f023 0201 	bic.w	r2, r3, #1
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	699b      	ldr	r3, [r3, #24]
 800994a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800994c:	693b      	ldr	r3, [r7, #16]
 800994e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009952:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	011b      	lsls	r3, r3, #4
 8009958:	693a      	ldr	r2, [r7, #16]
 800995a:	4313      	orrs	r3, r2
 800995c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	f023 030a 	bic.w	r3, r3, #10
 8009964:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009966:	697a      	ldr	r2, [r7, #20]
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	4313      	orrs	r3, r2
 800996c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	693a      	ldr	r2, [r7, #16]
 8009972:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	697a      	ldr	r2, [r7, #20]
 8009978:	621a      	str	r2, [r3, #32]
}
 800997a:	bf00      	nop
 800997c:	371c      	adds	r7, #28
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr

08009986 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009986:	b480      	push	{r7}
 8009988:	b087      	sub	sp, #28
 800998a:	af00      	add	r7, sp, #0
 800998c:	60f8      	str	r0, [r7, #12]
 800998e:	60b9      	str	r1, [r7, #8]
 8009990:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	6a1b      	ldr	r3, [r3, #32]
 8009996:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6a1b      	ldr	r3, [r3, #32]
 800999c:	f023 0210 	bic.w	r2, r3, #16
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	699b      	ldr	r3, [r3, #24]
 80099a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80099b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	031b      	lsls	r3, r3, #12
 80099b6:	693a      	ldr	r2, [r7, #16]
 80099b8:	4313      	orrs	r3, r2
 80099ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80099c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	011b      	lsls	r3, r3, #4
 80099c8:	697a      	ldr	r2, [r7, #20]
 80099ca:	4313      	orrs	r3, r2
 80099cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	693a      	ldr	r2, [r7, #16]
 80099d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	697a      	ldr	r2, [r7, #20]
 80099d8:	621a      	str	r2, [r3, #32]
}
 80099da:	bf00      	nop
 80099dc:	371c      	adds	r7, #28
 80099de:	46bd      	mov	sp, r7
 80099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e4:	4770      	bx	lr

080099e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80099e6:	b480      	push	{r7}
 80099e8:	b085      	sub	sp, #20
 80099ea:	af00      	add	r7, sp, #0
 80099ec:	6078      	str	r0, [r7, #4]
 80099ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	4313      	orrs	r3, r2
 8009a04:	f043 0307 	orr.w	r3, r3, #7
 8009a08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	68fa      	ldr	r2, [r7, #12]
 8009a0e:	609a      	str	r2, [r3, #8]
}
 8009a10:	bf00      	nop
 8009a12:	3714      	adds	r7, #20
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr

08009a1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b087      	sub	sp, #28
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	60f8      	str	r0, [r7, #12]
 8009a24:	60b9      	str	r1, [r7, #8]
 8009a26:	607a      	str	r2, [r7, #4]
 8009a28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	689b      	ldr	r3, [r3, #8]
 8009a2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009a36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	021a      	lsls	r2, r3, #8
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	431a      	orrs	r2, r3
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	697a      	ldr	r2, [r7, #20]
 8009a46:	4313      	orrs	r3, r2
 8009a48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	697a      	ldr	r2, [r7, #20]
 8009a4e:	609a      	str	r2, [r3, #8]
}
 8009a50:	bf00      	nop
 8009a52:	371c      	adds	r7, #28
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b085      	sub	sp, #20
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009a6c:	2b01      	cmp	r3, #1
 8009a6e:	d101      	bne.n	8009a74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a70:	2302      	movs	r3, #2
 8009a72:	e05a      	b.n	8009b2a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2201      	movs	r2, #1
 8009a78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2202      	movs	r2, #2
 8009a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	68fa      	ldr	r2, [r7, #12]
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a21      	ldr	r2, [pc, #132]	@ (8009b38 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d022      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ac0:	d01d      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8009b3c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d018      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a1b      	ldr	r2, [pc, #108]	@ (8009b40 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d013      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a1a      	ldr	r2, [pc, #104]	@ (8009b44 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d00e      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a18      	ldr	r2, [pc, #96]	@ (8009b48 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d009      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	4a17      	ldr	r2, [pc, #92]	@ (8009b4c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d004      	beq.n	8009afe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a15      	ldr	r2, [pc, #84]	@ (8009b50 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d10c      	bne.n	8009b18 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009b04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	685b      	ldr	r3, [r3, #4]
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2200      	movs	r2, #0
 8009b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3714      	adds	r7, #20
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr
 8009b36:	bf00      	nop
 8009b38:	40010000 	.word	0x40010000
 8009b3c:	40000400 	.word	0x40000400
 8009b40:	40000800 	.word	0x40000800
 8009b44:	40000c00 	.word	0x40000c00
 8009b48:	40010400 	.word	0x40010400
 8009b4c:	40014000 	.word	0x40014000
 8009b50:	40001800 	.word	0x40001800

08009b54 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009b7c:	b084      	sub	sp, #16
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b084      	sub	sp, #16
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	6078      	str	r0, [r7, #4]
 8009b86:	f107 001c 	add.w	r0, r7, #28
 8009b8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009b8e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d123      	bne.n	8009bde <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	68db      	ldr	r3, [r3, #12]
 8009ba6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009baa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	68db      	ldr	r3, [r3, #12]
 8009bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009bbe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d105      	bne.n	8009bd2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	68db      	ldr	r3, [r3, #12]
 8009bca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 f9dc 	bl	8009f90 <USB_CoreReset>
 8009bd8:	4603      	mov	r3, r0
 8009bda:	73fb      	strb	r3, [r7, #15]
 8009bdc:	e01b      	b.n	8009c16 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	68db      	ldr	r3, [r3, #12]
 8009be2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 f9d0 	bl	8009f90 <USB_CoreReset>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009bf4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d106      	bne.n	8009c0a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c00:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	639a      	str	r2, [r3, #56]	@ 0x38
 8009c08:	e005      	b.n	8009c16 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c0e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009c16:	7fbb      	ldrb	r3, [r7, #30]
 8009c18:	2b01      	cmp	r3, #1
 8009c1a:	d10b      	bne.n	8009c34 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	689b      	ldr	r3, [r3, #8]
 8009c20:	f043 0206 	orr.w	r2, r3, #6
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	689b      	ldr	r3, [r3, #8]
 8009c2c:	f043 0220 	orr.w	r2, r3, #32
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c40:	b004      	add	sp, #16
 8009c42:	4770      	bx	lr

08009c44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c44:	b480      	push	{r7}
 8009c46:	b083      	sub	sp, #12
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	689b      	ldr	r3, [r3, #8]
 8009c50:	f043 0201 	orr.w	r2, r3, #1
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	370c      	adds	r7, #12
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr

08009c66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009c66:	b480      	push	{r7}
 8009c68:	b083      	sub	sp, #12
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	689b      	ldr	r3, [r3, #8]
 8009c72:	f023 0201 	bic.w	r2, r3, #1
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009c7a:	2300      	movs	r3, #0
}
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr

08009c88 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009c88:	b580      	push	{r7, lr}
 8009c8a:	b084      	sub	sp, #16
 8009c8c:	af00      	add	r7, sp, #0
 8009c8e:	6078      	str	r0, [r7, #4]
 8009c90:	460b      	mov	r3, r1
 8009c92:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009c94:	2300      	movs	r3, #0
 8009c96:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	68db      	ldr	r3, [r3, #12]
 8009c9c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009ca4:	78fb      	ldrb	r3, [r7, #3]
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d115      	bne.n	8009cd6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	68db      	ldr	r3, [r3, #12]
 8009cae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009cb6:	200a      	movs	r0, #10
 8009cb8:	f7fa fdbc 	bl	8004834 <HAL_Delay>
      ms += 10U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	330a      	adds	r3, #10
 8009cc0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 f956 	bl	8009f74 <USB_GetMode>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b01      	cmp	r3, #1
 8009ccc:	d01e      	beq.n	8009d0c <USB_SetCurrentMode+0x84>
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	2bc7      	cmp	r3, #199	@ 0xc7
 8009cd2:	d9f0      	bls.n	8009cb6 <USB_SetCurrentMode+0x2e>
 8009cd4:	e01a      	b.n	8009d0c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009cd6:	78fb      	ldrb	r3, [r7, #3]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d115      	bne.n	8009d08 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	68db      	ldr	r3, [r3, #12]
 8009ce0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009ce8:	200a      	movs	r0, #10
 8009cea:	f7fa fda3 	bl	8004834 <HAL_Delay>
      ms += 10U;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	330a      	adds	r3, #10
 8009cf2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f93d 	bl	8009f74 <USB_GetMode>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d005      	beq.n	8009d0c <USB_SetCurrentMode+0x84>
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2bc7      	cmp	r3, #199	@ 0xc7
 8009d04:	d9f0      	bls.n	8009ce8 <USB_SetCurrentMode+0x60>
 8009d06:	e001      	b.n	8009d0c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e005      	b.n	8009d18 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2bc8      	cmp	r3, #200	@ 0xc8
 8009d10:	d101      	bne.n	8009d16 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009d12:	2301      	movs	r3, #1
 8009d14:	e000      	b.n	8009d18 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009d16:	2300      	movs	r3, #0
}
 8009d18:	4618      	mov	r0, r3
 8009d1a:	3710      	adds	r7, #16
 8009d1c:	46bd      	mov	sp, r7
 8009d1e:	bd80      	pop	{r7, pc}

08009d20 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b085      	sub	sp, #20
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
 8009d28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3301      	adds	r3, #1
 8009d32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d3a:	d901      	bls.n	8009d40 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009d3c:	2303      	movs	r3, #3
 8009d3e:	e01b      	b.n	8009d78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	691b      	ldr	r3, [r3, #16]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	daf2      	bge.n	8009d2e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	019b      	lsls	r3, r3, #6
 8009d50:	f043 0220 	orr.w	r2, r3, #32
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d64:	d901      	bls.n	8009d6a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009d66:	2303      	movs	r3, #3
 8009d68:	e006      	b.n	8009d78 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	691b      	ldr	r3, [r3, #16]
 8009d6e:	f003 0320 	and.w	r3, r3, #32
 8009d72:	2b20      	cmp	r3, #32
 8009d74:	d0f0      	beq.n	8009d58 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3714      	adds	r7, #20
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d82:	4770      	bx	lr

08009d84 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009d84:	b480      	push	{r7}
 8009d86:	b085      	sub	sp, #20
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	3301      	adds	r3, #1
 8009d94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009d9c:	d901      	bls.n	8009da2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009d9e:	2303      	movs	r3, #3
 8009da0:	e018      	b.n	8009dd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	691b      	ldr	r3, [r3, #16]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	daf2      	bge.n	8009d90 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009daa:	2300      	movs	r3, #0
 8009dac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2210      	movs	r2, #16
 8009db2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	3301      	adds	r3, #1
 8009db8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009dc0:	d901      	bls.n	8009dc6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009dc2:	2303      	movs	r3, #3
 8009dc4:	e006      	b.n	8009dd4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	f003 0310 	and.w	r3, r3, #16
 8009dce:	2b10      	cmp	r3, #16
 8009dd0:	d0f0      	beq.n	8009db4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009dd2:	2300      	movs	r3, #0
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3714      	adds	r7, #20
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b089      	sub	sp, #36	@ 0x24
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	4611      	mov	r1, r2
 8009dec:	461a      	mov	r2, r3
 8009dee:	460b      	mov	r3, r1
 8009df0:	71fb      	strb	r3, [r7, #7]
 8009df2:	4613      	mov	r3, r2
 8009df4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009dfe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d123      	bne.n	8009e4e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009e06:	88bb      	ldrh	r3, [r7, #4]
 8009e08:	3303      	adds	r3, #3
 8009e0a:	089b      	lsrs	r3, r3, #2
 8009e0c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009e0e:	2300      	movs	r3, #0
 8009e10:	61bb      	str	r3, [r7, #24]
 8009e12:	e018      	b.n	8009e46 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009e14:	79fb      	ldrb	r3, [r7, #7]
 8009e16:	031a      	lsls	r2, r3, #12
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	4413      	add	r3, r2
 8009e1c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e20:	461a      	mov	r2, r3
 8009e22:	69fb      	ldr	r3, [r7, #28]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e2e:	69fb      	ldr	r3, [r7, #28]
 8009e30:	3301      	adds	r3, #1
 8009e32:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e34:	69fb      	ldr	r3, [r7, #28]
 8009e36:	3301      	adds	r3, #1
 8009e38:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009e3a:	69fb      	ldr	r3, [r7, #28]
 8009e3c:	3301      	adds	r3, #1
 8009e3e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009e40:	69bb      	ldr	r3, [r7, #24]
 8009e42:	3301      	adds	r3, #1
 8009e44:	61bb      	str	r3, [r7, #24]
 8009e46:	69ba      	ldr	r2, [r7, #24]
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	429a      	cmp	r2, r3
 8009e4c:	d3e2      	bcc.n	8009e14 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009e4e:	2300      	movs	r3, #0
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3724      	adds	r7, #36	@ 0x24
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b08b      	sub	sp, #44	@ 0x2c
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	4613      	mov	r3, r2
 8009e68:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009e6e:	68bb      	ldr	r3, [r7, #8]
 8009e70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009e72:	88fb      	ldrh	r3, [r7, #6]
 8009e74:	089b      	lsrs	r3, r3, #2
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009e7a:	88fb      	ldrh	r3, [r7, #6]
 8009e7c:	f003 0303 	and.w	r3, r3, #3
 8009e80:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009e82:	2300      	movs	r3, #0
 8009e84:	623b      	str	r3, [r7, #32]
 8009e86:	e014      	b.n	8009eb2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e92:	601a      	str	r2, [r3, #0]
    pDest++;
 8009e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e96:	3301      	adds	r3, #1
 8009e98:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea8:	3301      	adds	r3, #1
 8009eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009eac:	6a3b      	ldr	r3, [r7, #32]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	623b      	str	r3, [r7, #32]
 8009eb2:	6a3a      	ldr	r2, [r7, #32]
 8009eb4:	697b      	ldr	r3, [r7, #20]
 8009eb6:	429a      	cmp	r2, r3
 8009eb8:	d3e6      	bcc.n	8009e88 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009eba:	8bfb      	ldrh	r3, [r7, #30]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d01e      	beq.n	8009efe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009ec4:	69bb      	ldr	r3, [r7, #24]
 8009ec6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009eca:	461a      	mov	r2, r3
 8009ecc:	f107 0310 	add.w	r3, r7, #16
 8009ed0:	6812      	ldr	r2, [r2, #0]
 8009ed2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009ed4:	693a      	ldr	r2, [r7, #16]
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	b2db      	uxtb	r3, r3
 8009eda:	00db      	lsls	r3, r3, #3
 8009edc:	fa22 f303 	lsr.w	r3, r2, r3
 8009ee0:	b2da      	uxtb	r2, r3
 8009ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee4:	701a      	strb	r2, [r3, #0]
      i++;
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	3301      	adds	r3, #1
 8009eea:	623b      	str	r3, [r7, #32]
      pDest++;
 8009eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eee:	3301      	adds	r3, #1
 8009ef0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009ef2:	8bfb      	ldrh	r3, [r7, #30]
 8009ef4:	3b01      	subs	r3, #1
 8009ef6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009ef8:	8bfb      	ldrh	r3, [r7, #30]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1ea      	bne.n	8009ed4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	372c      	adds	r7, #44	@ 0x2c
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr

08009f0c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b085      	sub	sp, #20
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	695b      	ldr	r3, [r3, #20]
 8009f18:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	699b      	ldr	r3, [r3, #24]
 8009f1e:	68fa      	ldr	r2, [r7, #12]
 8009f20:	4013      	ands	r3, r2
 8009f22:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009f24:	68fb      	ldr	r3, [r7, #12]
}
 8009f26:	4618      	mov	r0, r3
 8009f28:	3714      	adds	r7, #20
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr

08009f32 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8009f32:	b480      	push	{r7}
 8009f34:	b085      	sub	sp, #20
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
 8009f3a:	460b      	mov	r3, r1
 8009f3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8009f42:	78fb      	ldrb	r3, [r7, #3]
 8009f44:	015a      	lsls	r2, r3, #5
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	4413      	add	r3, r2
 8009f4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f4e:	689b      	ldr	r3, [r3, #8]
 8009f50:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8009f52:	78fb      	ldrb	r3, [r7, #3]
 8009f54:	015a      	lsls	r2, r3, #5
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	4413      	add	r3, r2
 8009f5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	4013      	ands	r3, r2
 8009f64:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009f66:	68bb      	ldr	r3, [r7, #8]
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3714      	adds	r7, #20
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f72:	4770      	bx	lr

08009f74 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009f74:	b480      	push	{r7}
 8009f76:	b083      	sub	sp, #12
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	f003 0301 	and.w	r3, r3, #1
}
 8009f84:	4618      	mov	r0, r3
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr

08009f90 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b085      	sub	sp, #20
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	3301      	adds	r3, #1
 8009fa0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fa8:	d901      	bls.n	8009fae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009faa:	2303      	movs	r3, #3
 8009fac:	e022      	b.n	8009ff4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	691b      	ldr	r3, [r3, #16]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	daf2      	bge.n	8009f9c <USB_CoreReset+0xc>

  count = 10U;
 8009fb6:	230a      	movs	r3, #10
 8009fb8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8009fba:	e002      	b.n	8009fc2 <USB_CoreReset+0x32>
  {
    count--;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	3b01      	subs	r3, #1
 8009fc0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d1f9      	bne.n	8009fbc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	691b      	ldr	r3, [r3, #16]
 8009fcc:	f043 0201 	orr.w	r2, r3, #1
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	3301      	adds	r3, #1
 8009fd8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009fe0:	d901      	bls.n	8009fe6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8009fe2:	2303      	movs	r3, #3
 8009fe4:	e006      	b.n	8009ff4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	f003 0301 	and.w	r3, r3, #1
 8009fee:	2b01      	cmp	r3, #1
 8009ff0:	d0f0      	beq.n	8009fd4 <USB_CoreReset+0x44>

  return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3714      	adds	r7, #20
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr

0800a000 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a000:	b084      	sub	sp, #16
 800a002:	b580      	push	{r7, lr}
 800a004:	b086      	sub	sp, #24
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a00e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a012:	2300      	movs	r3, #0
 800a014:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a020:	461a      	mov	r2, r3
 800a022:	2300      	movs	r3, #0
 800a024:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a02a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a036:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a042:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a052:	2b00      	cmp	r3, #0
 800a054:	d119      	bne.n	800a08a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d10a      	bne.n	800a074 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68fa      	ldr	r2, [r7, #12]
 800a068:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a06c:	f043 0304 	orr.w	r3, r3, #4
 800a070:	6013      	str	r3, [r2, #0]
 800a072:	e014      	b.n	800a09e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	68fa      	ldr	r2, [r7, #12]
 800a07e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a082:	f023 0304 	bic.w	r3, r3, #4
 800a086:	6013      	str	r3, [r2, #0]
 800a088:	e009      	b.n	800a09e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68fa      	ldr	r2, [r7, #12]
 800a094:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a098:	f023 0304 	bic.w	r3, r3, #4
 800a09c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a09e:	2110      	movs	r1, #16
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7ff fe3d 	bl	8009d20 <USB_FlushTxFifo>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d001      	beq.n	800a0b0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f7ff fe67 	bl	8009d84 <USB_FlushRxFifo>
 800a0b6:	4603      	mov	r3, r0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d001      	beq.n	800a0c0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 800a0bc:	2301      	movs	r3, #1
 800a0be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	613b      	str	r3, [r7, #16]
 800a0c4:	e015      	b.n	800a0f2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800a0c6:	693b      	ldr	r3, [r7, #16]
 800a0c8:	015a      	lsls	r2, r3, #5
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	4413      	add	r3, r2
 800a0ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a0d8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	015a      	lsls	r2, r3, #5
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	4413      	add	r3, r2
 800a0e2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	3301      	adds	r3, #1
 800a0f0:	613b      	str	r3, [r7, #16]
 800a0f2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a0f6:	461a      	mov	r2, r3
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d3e3      	bcc.n	800a0c6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2200      	movs	r2, #0
 800a102:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a10a:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	4a18      	ldr	r2, [pc, #96]	@ (800a170 <USB_HostInit+0x170>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d10b      	bne.n	800a12c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a11a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	4a15      	ldr	r2, [pc, #84]	@ (800a174 <USB_HostInit+0x174>)
 800a120:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a14      	ldr	r2, [pc, #80]	@ (800a178 <USB_HostInit+0x178>)
 800a126:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a12a:	e009      	b.n	800a140 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2280      	movs	r2, #128	@ 0x80
 800a130:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	4a11      	ldr	r2, [pc, #68]	@ (800a17c <USB_HostInit+0x17c>)
 800a136:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	4a11      	ldr	r2, [pc, #68]	@ (800a180 <USB_HostInit+0x180>)
 800a13c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a140:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a144:	2b00      	cmp	r3, #0
 800a146:	d105      	bne.n	800a154 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	699b      	ldr	r3, [r3, #24]
 800a14c:	f043 0210 	orr.w	r2, r3, #16
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	699a      	ldr	r2, [r3, #24]
 800a158:	4b0a      	ldr	r3, [pc, #40]	@ (800a184 <USB_HostInit+0x184>)
 800a15a:	4313      	orrs	r3, r2
 800a15c:	687a      	ldr	r2, [r7, #4]
 800a15e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800a160:	7dfb      	ldrb	r3, [r7, #23]
}
 800a162:	4618      	mov	r0, r3
 800a164:	3718      	adds	r7, #24
 800a166:	46bd      	mov	sp, r7
 800a168:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a16c:	b004      	add	sp, #16
 800a16e:	4770      	bx	lr
 800a170:	40040000 	.word	0x40040000
 800a174:	01000200 	.word	0x01000200
 800a178:	00e00300 	.word	0x00e00300
 800a17c:	00600080 	.word	0x00600080
 800a180:	004000e0 	.word	0x004000e0
 800a184:	a3200008 	.word	0xa3200008

0800a188 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a188:	b480      	push	{r7}
 800a18a:	b085      	sub	sp, #20
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
 800a190:	460b      	mov	r3, r1
 800a192:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68fa      	ldr	r2, [r7, #12]
 800a1a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800a1a6:	f023 0303 	bic.w	r3, r3, #3
 800a1aa:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1b2:	681a      	ldr	r2, [r3, #0]
 800a1b4:	78fb      	ldrb	r3, [r7, #3]
 800a1b6:	f003 0303 	and.w	r3, r3, #3
 800a1ba:	68f9      	ldr	r1, [r7, #12]
 800a1bc:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a1c4:	78fb      	ldrb	r3, [r7, #3]
 800a1c6:	2b01      	cmp	r3, #1
 800a1c8:	d107      	bne.n	800a1da <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800a1d6:	6053      	str	r3, [r2, #4]
 800a1d8:	e00c      	b.n	800a1f4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 800a1da:	78fb      	ldrb	r3, [r7, #3]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d107      	bne.n	800a1f0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	f241 7370 	movw	r3, #6000	@ 0x1770
 800a1ec:	6053      	str	r3, [r2, #4]
 800a1ee:	e001      	b.n	800a1f4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800a1f0:	2301      	movs	r3, #1
 800a1f2:	e000      	b.n	800a1f6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b084      	sub	sp, #16
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a20e:	2300      	movs	r3, #0
 800a210:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a222:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a224:	68bb      	ldr	r3, [r7, #8]
 800a226:	68fa      	ldr	r2, [r7, #12]
 800a228:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a22c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a230:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a232:	2064      	movs	r0, #100	@ 0x64
 800a234:	f7fa fafe 	bl	8004834 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	68fa      	ldr	r2, [r7, #12]
 800a23c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a240:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a244:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a246:	200a      	movs	r0, #10
 800a248:	f7fa faf4 	bl	8004834 <HAL_Delay>

  return HAL_OK;
 800a24c:	2300      	movs	r3, #0
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3710      	adds	r7, #16
 800a252:	46bd      	mov	sp, r7
 800a254:	bd80      	pop	{r7, pc}

0800a256 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a256:	b480      	push	{r7}
 800a258:	b085      	sub	sp, #20
 800a25a:	af00      	add	r7, sp, #0
 800a25c:	6078      	str	r0, [r7, #4]
 800a25e:	460b      	mov	r3, r1
 800a260:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a266:	2300      	movs	r3, #0
 800a268:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800a27a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a282:	2b00      	cmp	r3, #0
 800a284:	d109      	bne.n	800a29a <USB_DriveVbus+0x44>
 800a286:	78fb      	ldrb	r3, [r7, #3]
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d106      	bne.n	800a29a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a294:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800a298:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800a2a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a2a4:	d109      	bne.n	800a2ba <USB_DriveVbus+0x64>
 800a2a6:	78fb      	ldrb	r3, [r7, #3]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d106      	bne.n	800a2ba <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800a2b4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a2b8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a2ba:	2300      	movs	r3, #0
}
 800a2bc:	4618      	mov	r0, r3
 800a2be:	3714      	adds	r7, #20
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c6:	4770      	bx	lr

0800a2c8 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	0c5b      	lsrs	r3, r3, #17
 800a2e6:	f003 0303 	and.w	r3, r3, #3
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3714      	adds	r7, #20
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b085      	sub	sp, #20
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	b29b      	uxth	r3, r3
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3714      	adds	r7, #20
 800a310:	46bd      	mov	sp, r7
 800a312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a316:	4770      	bx	lr

0800a318 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b088      	sub	sp, #32
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	4608      	mov	r0, r1
 800a322:	4611      	mov	r1, r2
 800a324:	461a      	mov	r2, r3
 800a326:	4603      	mov	r3, r0
 800a328:	70fb      	strb	r3, [r7, #3]
 800a32a:	460b      	mov	r3, r1
 800a32c:	70bb      	strb	r3, [r7, #2]
 800a32e:	4613      	mov	r3, r2
 800a330:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a332:	2300      	movs	r3, #0
 800a334:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800a33a:	78fb      	ldrb	r3, [r7, #3]
 800a33c:	015a      	lsls	r2, r3, #5
 800a33e:	693b      	ldr	r3, [r7, #16]
 800a340:	4413      	add	r3, r2
 800a342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a346:	461a      	mov	r2, r3
 800a348:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a34c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a34e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a352:	2b03      	cmp	r3, #3
 800a354:	d87c      	bhi.n	800a450 <USB_HC_Init+0x138>
 800a356:	a201      	add	r2, pc, #4	@ (adr r2, 800a35c <USB_HC_Init+0x44>)
 800a358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a35c:	0800a36d 	.word	0x0800a36d
 800a360:	0800a413 	.word	0x0800a413
 800a364:	0800a36d 	.word	0x0800a36d
 800a368:	0800a3d5 	.word	0x0800a3d5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a36c:	78fb      	ldrb	r3, [r7, #3]
 800a36e:	015a      	lsls	r2, r3, #5
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	4413      	add	r3, r2
 800a374:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a378:	461a      	mov	r2, r3
 800a37a:	f240 439d 	movw	r3, #1181	@ 0x49d
 800a37e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a380:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a384:	2b00      	cmp	r3, #0
 800a386:	da10      	bge.n	800a3aa <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a388:	78fb      	ldrb	r3, [r7, #3]
 800a38a:	015a      	lsls	r2, r3, #5
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	4413      	add	r3, r2
 800a390:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a394:	68db      	ldr	r3, [r3, #12]
 800a396:	78fa      	ldrb	r2, [r7, #3]
 800a398:	0151      	lsls	r1, r2, #5
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	440a      	add	r2, r1
 800a39e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a3a6:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800a3a8:	e055      	b.n	800a456 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	4a6f      	ldr	r2, [pc, #444]	@ (800a56c <USB_HC_Init+0x254>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d151      	bne.n	800a456 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800a3b2:	78fb      	ldrb	r3, [r7, #3]
 800a3b4:	015a      	lsls	r2, r3, #5
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3be:	68db      	ldr	r3, [r3, #12]
 800a3c0:	78fa      	ldrb	r2, [r7, #3]
 800a3c2:	0151      	lsls	r1, r2, #5
 800a3c4:	693a      	ldr	r2, [r7, #16]
 800a3c6:	440a      	add	r2, r1
 800a3c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a3cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a3d0:	60d3      	str	r3, [r2, #12]
      break;
 800a3d2:	e040      	b.n	800a456 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a3d4:	78fb      	ldrb	r3, [r7, #3]
 800a3d6:	015a      	lsls	r2, r3, #5
 800a3d8:	693b      	ldr	r3, [r7, #16]
 800a3da:	4413      	add	r3, r2
 800a3dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	f240 639d 	movw	r3, #1693	@ 0x69d
 800a3e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a3e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	da34      	bge.n	800a45a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a3f0:	78fb      	ldrb	r3, [r7, #3]
 800a3f2:	015a      	lsls	r2, r3, #5
 800a3f4:	693b      	ldr	r3, [r7, #16]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a3fc:	68db      	ldr	r3, [r3, #12]
 800a3fe:	78fa      	ldrb	r2, [r7, #3]
 800a400:	0151      	lsls	r1, r2, #5
 800a402:	693a      	ldr	r2, [r7, #16]
 800a404:	440a      	add	r2, r1
 800a406:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a40a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a40e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a410:	e023      	b.n	800a45a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a412:	78fb      	ldrb	r3, [r7, #3]
 800a414:	015a      	lsls	r2, r3, #5
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	4413      	add	r3, r2
 800a41a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a41e:	461a      	mov	r2, r3
 800a420:	f240 2325 	movw	r3, #549	@ 0x225
 800a424:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a426:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	da17      	bge.n	800a45e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a42e:	78fb      	ldrb	r3, [r7, #3]
 800a430:	015a      	lsls	r2, r3, #5
 800a432:	693b      	ldr	r3, [r7, #16]
 800a434:	4413      	add	r3, r2
 800a436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a43a:	68db      	ldr	r3, [r3, #12]
 800a43c:	78fa      	ldrb	r2, [r7, #3]
 800a43e:	0151      	lsls	r1, r2, #5
 800a440:	693a      	ldr	r2, [r7, #16]
 800a442:	440a      	add	r2, r1
 800a444:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a448:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 800a44c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a44e:	e006      	b.n	800a45e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800a450:	2301      	movs	r3, #1
 800a452:	77fb      	strb	r3, [r7, #31]
      break;
 800a454:	e004      	b.n	800a460 <USB_HC_Init+0x148>
      break;
 800a456:	bf00      	nop
 800a458:	e002      	b.n	800a460 <USB_HC_Init+0x148>
      break;
 800a45a:	bf00      	nop
 800a45c:	e000      	b.n	800a460 <USB_HC_Init+0x148>
      break;
 800a45e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a460:	78fb      	ldrb	r3, [r7, #3]
 800a462:	015a      	lsls	r2, r3, #5
 800a464:	693b      	ldr	r3, [r7, #16]
 800a466:	4413      	add	r3, r2
 800a468:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a46c:	461a      	mov	r2, r3
 800a46e:	2300      	movs	r3, #0
 800a470:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800a472:	78fb      	ldrb	r3, [r7, #3]
 800a474:	015a      	lsls	r2, r3, #5
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	4413      	add	r3, r2
 800a47a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	78fa      	ldrb	r2, [r7, #3]
 800a482:	0151      	lsls	r1, r2, #5
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	440a      	add	r2, r1
 800a488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a48c:	f043 0302 	orr.w	r3, r3, #2
 800a490:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a498:	699a      	ldr	r2, [r3, #24]
 800a49a:	78fb      	ldrb	r3, [r7, #3]
 800a49c:	f003 030f 	and.w	r3, r3, #15
 800a4a0:	2101      	movs	r1, #1
 800a4a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a4a6:	6939      	ldr	r1, [r7, #16]
 800a4a8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a4bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	da03      	bge.n	800a4cc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a4c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4c8:	61bb      	str	r3, [r7, #24]
 800a4ca:	e001      	b.n	800a4d0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800a4d0:	6878      	ldr	r0, [r7, #4]
 800a4d2:	f7ff fef9 	bl	800a2c8 <USB_GetHostSpeed>
 800a4d6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800a4d8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a4dc:	2b02      	cmp	r3, #2
 800a4de:	d106      	bne.n	800a4ee <USB_HC_Init+0x1d6>
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2b02      	cmp	r3, #2
 800a4e4:	d003      	beq.n	800a4ee <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a4e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a4ea:	617b      	str	r3, [r7, #20]
 800a4ec:	e001      	b.n	800a4f2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a4f2:	787b      	ldrb	r3, [r7, #1]
 800a4f4:	059b      	lsls	r3, r3, #22
 800a4f6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a4fa:	78bb      	ldrb	r3, [r7, #2]
 800a4fc:	02db      	lsls	r3, r3, #11
 800a4fe:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a502:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a504:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a508:	049b      	lsls	r3, r3, #18
 800a50a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a50e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800a510:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a512:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a516:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a518:	69bb      	ldr	r3, [r7, #24]
 800a51a:	431a      	orrs	r2, r3
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a520:	78fa      	ldrb	r2, [r7, #3]
 800a522:	0151      	lsls	r1, r2, #5
 800a524:	693a      	ldr	r2, [r7, #16]
 800a526:	440a      	add	r2, r1
 800a528:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800a52c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a530:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800a532:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a536:	2b03      	cmp	r3, #3
 800a538:	d003      	beq.n	800a542 <USB_HC_Init+0x22a>
 800a53a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a53e:	2b01      	cmp	r3, #1
 800a540:	d10f      	bne.n	800a562 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800a542:	78fb      	ldrb	r3, [r7, #3]
 800a544:	015a      	lsls	r2, r3, #5
 800a546:	693b      	ldr	r3, [r7, #16]
 800a548:	4413      	add	r3, r2
 800a54a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	78fa      	ldrb	r2, [r7, #3]
 800a552:	0151      	lsls	r1, r2, #5
 800a554:	693a      	ldr	r2, [r7, #16]
 800a556:	440a      	add	r2, r1
 800a558:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a55c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a560:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a562:	7ffb      	ldrb	r3, [r7, #31]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3720      	adds	r7, #32
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}
 800a56c:	40040000 	.word	0x40040000

0800a570 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b08c      	sub	sp, #48	@ 0x30
 800a574:	af02      	add	r7, sp, #8
 800a576:	60f8      	str	r0, [r7, #12]
 800a578:	60b9      	str	r1, [r7, #8]
 800a57a:	4613      	mov	r3, r2
 800a57c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	785b      	ldrb	r3, [r3, #1]
 800a586:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800a588:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a58c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	4a5d      	ldr	r2, [pc, #372]	@ (800a708 <USB_HC_StartXfer+0x198>)
 800a592:	4293      	cmp	r3, r2
 800a594:	d12f      	bne.n	800a5f6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800a596:	79fb      	ldrb	r3, [r7, #7]
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d11c      	bne.n	800a5d6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	7c9b      	ldrb	r3, [r3, #18]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d003      	beq.n	800a5ac <USB_HC_StartXfer+0x3c>
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	7c9b      	ldrb	r3, [r3, #18]
 800a5a8:	2b02      	cmp	r3, #2
 800a5aa:	d124      	bne.n	800a5f6 <USB_HC_StartXfer+0x86>
 800a5ac:	68bb      	ldr	r3, [r7, #8]
 800a5ae:	799b      	ldrb	r3, [r3, #6]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d120      	bne.n	800a5f6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800a5b4:	69fb      	ldr	r3, [r7, #28]
 800a5b6:	015a      	lsls	r2, r3, #5
 800a5b8:	6a3b      	ldr	r3, [r7, #32]
 800a5ba:	4413      	add	r3, r2
 800a5bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a5c0:	68db      	ldr	r3, [r3, #12]
 800a5c2:	69fa      	ldr	r2, [r7, #28]
 800a5c4:	0151      	lsls	r1, r2, #5
 800a5c6:	6a3a      	ldr	r2, [r7, #32]
 800a5c8:	440a      	add	r2, r1
 800a5ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a5ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a5d2:	60d3      	str	r3, [r2, #12]
 800a5d4:	e00f      	b.n	800a5f6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 800a5d6:	68bb      	ldr	r3, [r7, #8]
 800a5d8:	791b      	ldrb	r3, [r3, #4]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d10b      	bne.n	800a5f6 <USB_HC_StartXfer+0x86>
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	795b      	ldrb	r3, [r3, #5]
 800a5e2:	2b01      	cmp	r3, #1
 800a5e4:	d107      	bne.n	800a5f6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	785b      	ldrb	r3, [r3, #1]
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	68f8      	ldr	r0, [r7, #12]
 800a5ee:	f000 fb6b 	bl	800acc8 <USB_DoPing>
        return HAL_OK;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	e232      	b.n	800aa5c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 800a5f6:	68bb      	ldr	r3, [r7, #8]
 800a5f8:	799b      	ldrb	r3, [r3, #6]
 800a5fa:	2b01      	cmp	r3, #1
 800a5fc:	d158      	bne.n	800a6b0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800a5fe:	2301      	movs	r3, #1
 800a600:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	78db      	ldrb	r3, [r3, #3]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d007      	beq.n	800a61a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a60a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a60c:	68ba      	ldr	r2, [r7, #8]
 800a60e:	8a92      	ldrh	r2, [r2, #20]
 800a610:	fb03 f202 	mul.w	r2, r3, r2
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	61da      	str	r2, [r3, #28]
 800a618:	e07c      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800a61a:	68bb      	ldr	r3, [r7, #8]
 800a61c:	7c9b      	ldrb	r3, [r3, #18]
 800a61e:	2b01      	cmp	r3, #1
 800a620:	d130      	bne.n	800a684 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800a622:	68bb      	ldr	r3, [r7, #8]
 800a624:	6a1b      	ldr	r3, [r3, #32]
 800a626:	2bbc      	cmp	r3, #188	@ 0xbc
 800a628:	d918      	bls.n	800a65c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	8a9b      	ldrh	r3, [r3, #20]
 800a62e:	461a      	mov	r2, r3
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	69da      	ldr	r2, [r3, #28]
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	68db      	ldr	r3, [r3, #12]
 800a640:	2b01      	cmp	r3, #1
 800a642:	d003      	beq.n	800a64c <USB_HC_StartXfer+0xdc>
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	2b02      	cmp	r3, #2
 800a64a:	d103      	bne.n	800a654 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	2202      	movs	r2, #2
 800a650:	60da      	str	r2, [r3, #12]
 800a652:	e05f      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	2201      	movs	r2, #1
 800a658:	60da      	str	r2, [r3, #12]
 800a65a:	e05b      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	6a1a      	ldr	r2, [r3, #32]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	68db      	ldr	r3, [r3, #12]
 800a668:	2b01      	cmp	r3, #1
 800a66a:	d007      	beq.n	800a67c <USB_HC_StartXfer+0x10c>
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	2b02      	cmp	r3, #2
 800a672:	d003      	beq.n	800a67c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	2204      	movs	r2, #4
 800a678:	60da      	str	r2, [r3, #12]
 800a67a:	e04b      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	2203      	movs	r2, #3
 800a680:	60da      	str	r2, [r3, #12]
 800a682:	e047      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 800a684:	79fb      	ldrb	r3, [r7, #7]
 800a686:	2b01      	cmp	r3, #1
 800a688:	d10d      	bne.n	800a6a6 <USB_HC_StartXfer+0x136>
 800a68a:	68bb      	ldr	r3, [r7, #8]
 800a68c:	6a1b      	ldr	r3, [r3, #32]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	8a92      	ldrh	r2, [r2, #20]
 800a692:	4293      	cmp	r3, r2
 800a694:	d907      	bls.n	800a6a6 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a696:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a698:	68ba      	ldr	r2, [r7, #8]
 800a69a:	8a92      	ldrh	r2, [r2, #20]
 800a69c:	fb03 f202 	mul.w	r2, r3, r2
 800a6a0:	68bb      	ldr	r3, [r7, #8]
 800a6a2:	61da      	str	r2, [r3, #28]
 800a6a4:	e036      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	6a1a      	ldr	r2, [r3, #32]
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	61da      	str	r2, [r3, #28]
 800a6ae:	e031      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d018      	beq.n	800a6ea <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	6a1b      	ldr	r3, [r3, #32]
 800a6bc:	68ba      	ldr	r2, [r7, #8]
 800a6be:	8a92      	ldrh	r2, [r2, #20]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	3b01      	subs	r3, #1
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	8a92      	ldrh	r2, [r2, #20]
 800a6c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800a6cc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 800a6ce:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800a6d0:	8b7b      	ldrh	r3, [r7, #26]
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d90b      	bls.n	800a6ee <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 800a6d6:	8b7b      	ldrh	r3, [r7, #26]
 800a6d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a6da:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a6dc:	68ba      	ldr	r2, [r7, #8]
 800a6de:	8a92      	ldrh	r2, [r2, #20]
 800a6e0:	fb03 f202 	mul.w	r2, r3, r2
 800a6e4:	68bb      	ldr	r3, [r7, #8]
 800a6e6:	61da      	str	r2, [r3, #28]
 800a6e8:	e001      	b.n	800a6ee <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800a6ee:	68bb      	ldr	r3, [r7, #8]
 800a6f0:	78db      	ldrb	r3, [r3, #3]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d00a      	beq.n	800a70c <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800a6f6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a6f8:	68ba      	ldr	r2, [r7, #8]
 800a6fa:	8a92      	ldrh	r2, [r2, #20]
 800a6fc:	fb03 f202 	mul.w	r2, r3, r2
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	61da      	str	r2, [r3, #28]
 800a704:	e006      	b.n	800a714 <USB_HC_StartXfer+0x1a4>
 800a706:	bf00      	nop
 800a708:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	6a1a      	ldr	r2, [r3, #32]
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	69db      	ldr	r3, [r3, #28]
 800a718:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a71c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a71e:	04d9      	lsls	r1, r3, #19
 800a720:	4ba3      	ldr	r3, [pc, #652]	@ (800a9b0 <USB_HC_StartXfer+0x440>)
 800a722:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a724:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a726:	68bb      	ldr	r3, [r7, #8]
 800a728:	7d9b      	ldrb	r3, [r3, #22]
 800a72a:	075b      	lsls	r3, r3, #29
 800a72c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a730:	69f9      	ldr	r1, [r7, #28]
 800a732:	0148      	lsls	r0, r1, #5
 800a734:	6a39      	ldr	r1, [r7, #32]
 800a736:	4401      	add	r1, r0
 800a738:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a73c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800a73e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a740:	79fb      	ldrb	r3, [r7, #7]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d009      	beq.n	800a75a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	6999      	ldr	r1, [r3, #24]
 800a74a:	69fb      	ldr	r3, [r7, #28]
 800a74c:	015a      	lsls	r2, r3, #5
 800a74e:	6a3b      	ldr	r3, [r7, #32]
 800a750:	4413      	add	r3, r2
 800a752:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a756:	460a      	mov	r2, r1
 800a758:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a75a:	6a3b      	ldr	r3, [r7, #32]
 800a75c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a760:	689b      	ldr	r3, [r3, #8]
 800a762:	f003 0301 	and.w	r3, r3, #1
 800a766:	2b00      	cmp	r3, #0
 800a768:	bf0c      	ite	eq
 800a76a:	2301      	moveq	r3, #1
 800a76c:	2300      	movne	r3, #0
 800a76e:	b2db      	uxtb	r3, r3
 800a770:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a772:	69fb      	ldr	r3, [r7, #28]
 800a774:	015a      	lsls	r2, r3, #5
 800a776:	6a3b      	ldr	r3, [r7, #32]
 800a778:	4413      	add	r3, r2
 800a77a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	69fa      	ldr	r2, [r7, #28]
 800a782:	0151      	lsls	r1, r2, #5
 800a784:	6a3a      	ldr	r2, [r7, #32]
 800a786:	440a      	add	r2, r1
 800a788:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a78c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a790:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a792:	69fb      	ldr	r3, [r7, #28]
 800a794:	015a      	lsls	r2, r3, #5
 800a796:	6a3b      	ldr	r3, [r7, #32]
 800a798:	4413      	add	r3, r2
 800a79a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a79e:	681a      	ldr	r2, [r3, #0]
 800a7a0:	7e7b      	ldrb	r3, [r7, #25]
 800a7a2:	075b      	lsls	r3, r3, #29
 800a7a4:	69f9      	ldr	r1, [r7, #28]
 800a7a6:	0148      	lsls	r0, r1, #5
 800a7a8:	6a39      	ldr	r1, [r7, #32]
 800a7aa:	4401      	add	r1, r0
 800a7ac:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	799b      	ldrb	r3, [r3, #6]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	f040 80c3 	bne.w	800a944 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	7c5b      	ldrb	r3, [r3, #17]
 800a7c2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a7c4:	68ba      	ldr	r2, [r7, #8]
 800a7c6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	69fa      	ldr	r2, [r7, #28]
 800a7cc:	0151      	lsls	r1, r2, #5
 800a7ce:	6a3a      	ldr	r2, [r7, #32]
 800a7d0:	440a      	add	r2, r1
 800a7d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800a7d6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800a7da:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 800a7dc:	69fb      	ldr	r3, [r7, #28]
 800a7de:	015a      	lsls	r2, r3, #5
 800a7e0:	6a3b      	ldr	r3, [r7, #32]
 800a7e2:	4413      	add	r3, r2
 800a7e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	69fa      	ldr	r2, [r7, #28]
 800a7ec:	0151      	lsls	r1, r2, #5
 800a7ee:	6a3a      	ldr	r2, [r7, #32]
 800a7f0:	440a      	add	r2, r1
 800a7f2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a7f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a7fa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	79db      	ldrb	r3, [r3, #7]
 800a800:	2b01      	cmp	r3, #1
 800a802:	d123      	bne.n	800a84c <USB_HC_StartXfer+0x2dc>
 800a804:	68bb      	ldr	r3, [r7, #8]
 800a806:	78db      	ldrb	r3, [r3, #3]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d11f      	bne.n	800a84c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	015a      	lsls	r2, r3, #5
 800a810:	6a3b      	ldr	r3, [r7, #32]
 800a812:	4413      	add	r3, r2
 800a814:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a818:	685b      	ldr	r3, [r3, #4]
 800a81a:	69fa      	ldr	r2, [r7, #28]
 800a81c:	0151      	lsls	r1, r2, #5
 800a81e:	6a3a      	ldr	r2, [r7, #32]
 800a820:	440a      	add	r2, r1
 800a822:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a826:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a82a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 800a82c:	69fb      	ldr	r3, [r7, #28]
 800a82e:	015a      	lsls	r2, r3, #5
 800a830:	6a3b      	ldr	r3, [r7, #32]
 800a832:	4413      	add	r3, r2
 800a834:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a838:	68db      	ldr	r3, [r3, #12]
 800a83a:	69fa      	ldr	r2, [r7, #28]
 800a83c:	0151      	lsls	r1, r2, #5
 800a83e:	6a3a      	ldr	r2, [r7, #32]
 800a840:	440a      	add	r2, r1
 800a842:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a846:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a84a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a84c:	68bb      	ldr	r3, [r7, #8]
 800a84e:	7c9b      	ldrb	r3, [r3, #18]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d003      	beq.n	800a85c <USB_HC_StartXfer+0x2ec>
 800a854:	68bb      	ldr	r3, [r7, #8]
 800a856:	7c9b      	ldrb	r3, [r3, #18]
 800a858:	2b03      	cmp	r3, #3
 800a85a:	d117      	bne.n	800a88c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800a860:	2b01      	cmp	r3, #1
 800a862:	d113      	bne.n	800a88c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 800a864:	68bb      	ldr	r3, [r7, #8]
 800a866:	78db      	ldrb	r3, [r3, #3]
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d10f      	bne.n	800a88c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	015a      	lsls	r2, r3, #5
 800a870:	6a3b      	ldr	r3, [r7, #32]
 800a872:	4413      	add	r3, r2
 800a874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	69fa      	ldr	r2, [r7, #28]
 800a87c:	0151      	lsls	r1, r2, #5
 800a87e:	6a3a      	ldr	r2, [r7, #32]
 800a880:	440a      	add	r2, r1
 800a882:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a886:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a88a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	7c9b      	ldrb	r3, [r3, #18]
 800a890:	2b01      	cmp	r3, #1
 800a892:	d162      	bne.n	800a95a <USB_HC_StartXfer+0x3ea>
 800a894:	68bb      	ldr	r3, [r7, #8]
 800a896:	78db      	ldrb	r3, [r3, #3]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d15e      	bne.n	800a95a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	68db      	ldr	r3, [r3, #12]
 800a8a0:	3b01      	subs	r3, #1
 800a8a2:	2b03      	cmp	r3, #3
 800a8a4:	d858      	bhi.n	800a958 <USB_HC_StartXfer+0x3e8>
 800a8a6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8ac <USB_HC_StartXfer+0x33c>)
 800a8a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ac:	0800a8bd 	.word	0x0800a8bd
 800a8b0:	0800a8df 	.word	0x0800a8df
 800a8b4:	0800a901 	.word	0x0800a901
 800a8b8:	0800a923 	.word	0x0800a923
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 800a8bc:	69fb      	ldr	r3, [r7, #28]
 800a8be:	015a      	lsls	r2, r3, #5
 800a8c0:	6a3b      	ldr	r3, [r7, #32]
 800a8c2:	4413      	add	r3, r2
 800a8c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	69fa      	ldr	r2, [r7, #28]
 800a8cc:	0151      	lsls	r1, r2, #5
 800a8ce:	6a3a      	ldr	r2, [r7, #32]
 800a8d0:	440a      	add	r2, r1
 800a8d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8da:	6053      	str	r3, [r2, #4]
          break;
 800a8dc:	e03d      	b.n	800a95a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800a8de:	69fb      	ldr	r3, [r7, #28]
 800a8e0:	015a      	lsls	r2, r3, #5
 800a8e2:	6a3b      	ldr	r3, [r7, #32]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	69fa      	ldr	r2, [r7, #28]
 800a8ee:	0151      	lsls	r1, r2, #5
 800a8f0:	6a3a      	ldr	r2, [r7, #32]
 800a8f2:	440a      	add	r2, r1
 800a8f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a8f8:	f043 030e 	orr.w	r3, r3, #14
 800a8fc:	6053      	str	r3, [r2, #4]
          break;
 800a8fe:	e02c      	b.n	800a95a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800a900:	69fb      	ldr	r3, [r7, #28]
 800a902:	015a      	lsls	r2, r3, #5
 800a904:	6a3b      	ldr	r3, [r7, #32]
 800a906:	4413      	add	r3, r2
 800a908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	69fa      	ldr	r2, [r7, #28]
 800a910:	0151      	lsls	r1, r2, #5
 800a912:	6a3a      	ldr	r2, [r7, #32]
 800a914:	440a      	add	r2, r1
 800a916:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a91a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a91e:	6053      	str	r3, [r2, #4]
          break;
 800a920:	e01b      	b.n	800a95a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800a922:	69fb      	ldr	r3, [r7, #28]
 800a924:	015a      	lsls	r2, r3, #5
 800a926:	6a3b      	ldr	r3, [r7, #32]
 800a928:	4413      	add	r3, r2
 800a92a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a92e:	685b      	ldr	r3, [r3, #4]
 800a930:	69fa      	ldr	r2, [r7, #28]
 800a932:	0151      	lsls	r1, r2, #5
 800a934:	6a3a      	ldr	r2, [r7, #32]
 800a936:	440a      	add	r2, r1
 800a938:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800a93c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800a940:	6053      	str	r3, [r2, #4]
          break;
 800a942:	e00a      	b.n	800a95a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	015a      	lsls	r2, r3, #5
 800a948:	6a3b      	ldr	r3, [r7, #32]
 800a94a:	4413      	add	r3, r2
 800a94c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a950:	461a      	mov	r2, r3
 800a952:	2300      	movs	r3, #0
 800a954:	6053      	str	r3, [r2, #4]
 800a956:	e000      	b.n	800a95a <USB_HC_StartXfer+0x3ea>
          break;
 800a958:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	015a      	lsls	r2, r3, #5
 800a95e:	6a3b      	ldr	r3, [r7, #32]
 800a960:	4413      	add	r3, r2
 800a962:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a970:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	78db      	ldrb	r3, [r3, #3]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d004      	beq.n	800a984 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a980:	613b      	str	r3, [r7, #16]
 800a982:	e003      	b.n	800a98c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a984:	693b      	ldr	r3, [r7, #16]
 800a986:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a98a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a992:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a994:	69fb      	ldr	r3, [r7, #28]
 800a996:	015a      	lsls	r2, r3, #5
 800a998:	6a3b      	ldr	r3, [r7, #32]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a9a6:	79fb      	ldrb	r3, [r7, #7]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d003      	beq.n	800a9b4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	e055      	b.n	800aa5c <USB_HC_StartXfer+0x4ec>
 800a9b0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	78db      	ldrb	r3, [r3, #3]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d14e      	bne.n	800aa5a <USB_HC_StartXfer+0x4ea>
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	6a1b      	ldr	r3, [r3, #32]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d04a      	beq.n	800aa5a <USB_HC_StartXfer+0x4ea>
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	79db      	ldrb	r3, [r3, #7]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d146      	bne.n	800aa5a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	7c9b      	ldrb	r3, [r3, #18]
 800a9d0:	2b03      	cmp	r3, #3
 800a9d2:	d831      	bhi.n	800aa38 <USB_HC_StartXfer+0x4c8>
 800a9d4:	a201      	add	r2, pc, #4	@ (adr r2, 800a9dc <USB_HC_StartXfer+0x46c>)
 800a9d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9da:	bf00      	nop
 800a9dc:	0800a9ed 	.word	0x0800a9ed
 800a9e0:	0800aa11 	.word	0x0800aa11
 800a9e4:	0800a9ed 	.word	0x0800a9ed
 800a9e8:	0800aa11 	.word	0x0800aa11
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	6a1b      	ldr	r3, [r3, #32]
 800a9f0:	3303      	adds	r3, #3
 800a9f2:	089b      	lsrs	r3, r3, #2
 800a9f4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a9f6:	8afa      	ldrh	r2, [r7, #22]
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d91c      	bls.n	800aa3c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	699b      	ldr	r3, [r3, #24]
 800aa06:	f043 0220 	orr.w	r2, r3, #32
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa0e:	e015      	b.n	800aa3c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800aa10:	68bb      	ldr	r3, [r7, #8]
 800aa12:	6a1b      	ldr	r3, [r3, #32]
 800aa14:	3303      	adds	r3, #3
 800aa16:	089b      	lsrs	r3, r3, #2
 800aa18:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800aa1a:	8afa      	ldrh	r2, [r7, #22]
 800aa1c:	6a3b      	ldr	r3, [r7, #32]
 800aa1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa22:	691b      	ldr	r3, [r3, #16]
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	429a      	cmp	r2, r3
 800aa28:	d90a      	bls.n	800aa40 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	699b      	ldr	r3, [r3, #24]
 800aa2e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	619a      	str	r2, [r3, #24]
        }
        break;
 800aa36:	e003      	b.n	800aa40 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800aa38:	bf00      	nop
 800aa3a:	e002      	b.n	800aa42 <USB_HC_StartXfer+0x4d2>
        break;
 800aa3c:	bf00      	nop
 800aa3e:	e000      	b.n	800aa42 <USB_HC_StartXfer+0x4d2>
        break;
 800aa40:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	6999      	ldr	r1, [r3, #24]
 800aa46:	68bb      	ldr	r3, [r7, #8]
 800aa48:	785a      	ldrb	r2, [r3, #1]
 800aa4a:	68bb      	ldr	r3, [r7, #8]
 800aa4c:	6a1b      	ldr	r3, [r3, #32]
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	2000      	movs	r0, #0
 800aa52:	9000      	str	r0, [sp, #0]
 800aa54:	68f8      	ldr	r0, [r7, #12]
 800aa56:	f7ff f9c3 	bl	8009de0 <USB_WritePacket>
  }

  return HAL_OK;
 800aa5a:	2300      	movs	r3, #0
}
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	3728      	adds	r7, #40	@ 0x28
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}

0800aa64 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b085      	sub	sp, #20
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800aa76:	695b      	ldr	r3, [r3, #20]
 800aa78:	b29b      	uxth	r3, r3
}
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	3714      	adds	r7, #20
 800aa7e:	46bd      	mov	sp, r7
 800aa80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa84:	4770      	bx	lr

0800aa86 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800aa86:	b480      	push	{r7}
 800aa88:	b089      	sub	sp, #36	@ 0x24
 800aa8a:	af00      	add	r7, sp, #0
 800aa8c:	6078      	str	r0, [r7, #4]
 800aa8e:	460b      	mov	r3, r1
 800aa90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800aa96:	78fb      	ldrb	r3, [r7, #3]
 800aa98:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800aa9e:	69bb      	ldr	r3, [r7, #24]
 800aaa0:	015a      	lsls	r2, r3, #5
 800aaa2:	69fb      	ldr	r3, [r7, #28]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	0c9b      	lsrs	r3, r3, #18
 800aaae:	f003 0303 	and.w	r3, r3, #3
 800aab2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800aab4:	69bb      	ldr	r3, [r7, #24]
 800aab6:	015a      	lsls	r2, r3, #5
 800aab8:	69fb      	ldr	r3, [r7, #28]
 800aaba:	4413      	add	r3, r2
 800aabc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	0fdb      	lsrs	r3, r3, #31
 800aac4:	f003 0301 	and.w	r3, r3, #1
 800aac8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800aaca:	69bb      	ldr	r3, [r7, #24]
 800aacc:	015a      	lsls	r2, r3, #5
 800aace:	69fb      	ldr	r3, [r7, #28]
 800aad0:	4413      	add	r3, r2
 800aad2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	0fdb      	lsrs	r3, r3, #31
 800aada:	f003 0301 	and.w	r3, r3, #1
 800aade:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	689b      	ldr	r3, [r3, #8]
 800aae4:	f003 0320 	and.w	r3, r3, #32
 800aae8:	2b20      	cmp	r3, #32
 800aaea:	d10d      	bne.n	800ab08 <USB_HC_Halt+0x82>
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d10a      	bne.n	800ab08 <USB_HC_Halt+0x82>
 800aaf2:	693b      	ldr	r3, [r7, #16]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d005      	beq.n	800ab04 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	2b01      	cmp	r3, #1
 800aafc:	d002      	beq.n	800ab04 <USB_HC_Halt+0x7e>
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	2b03      	cmp	r3, #3
 800ab02:	d101      	bne.n	800ab08 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	e0d8      	b.n	800acba <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d002      	beq.n	800ab14 <USB_HC_Halt+0x8e>
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	2b02      	cmp	r3, #2
 800ab12:	d173      	bne.n	800abfc <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ab14:	69bb      	ldr	r3, [r7, #24]
 800ab16:	015a      	lsls	r2, r3, #5
 800ab18:	69fb      	ldr	r3, [r7, #28]
 800ab1a:	4413      	add	r3, r2
 800ab1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	69ba      	ldr	r2, [r7, #24]
 800ab24:	0151      	lsls	r1, r2, #5
 800ab26:	69fa      	ldr	r2, [r7, #28]
 800ab28:	440a      	add	r2, r1
 800ab2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ab32:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	689b      	ldr	r3, [r3, #8]
 800ab38:	f003 0320 	and.w	r3, r3, #32
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d14a      	bne.n	800abd6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab44:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d133      	bne.n	800abb4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ab4c:	69bb      	ldr	r3, [r7, #24]
 800ab4e:	015a      	lsls	r2, r3, #5
 800ab50:	69fb      	ldr	r3, [r7, #28]
 800ab52:	4413      	add	r3, r2
 800ab54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	69ba      	ldr	r2, [r7, #24]
 800ab5c:	0151      	lsls	r1, r2, #5
 800ab5e:	69fa      	ldr	r2, [r7, #28]
 800ab60:	440a      	add	r2, r1
 800ab62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab66:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab6a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ab6c:	69bb      	ldr	r3, [r7, #24]
 800ab6e:	015a      	lsls	r2, r3, #5
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	4413      	add	r3, r2
 800ab74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	69ba      	ldr	r2, [r7, #24]
 800ab7c:	0151      	lsls	r1, r2, #5
 800ab7e:	69fa      	ldr	r2, [r7, #28]
 800ab80:	440a      	add	r2, r1
 800ab82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ab86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ab8a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	3301      	adds	r3, #1
 800ab90:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800ab92:	68bb      	ldr	r3, [r7, #8]
 800ab94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ab98:	d82e      	bhi.n	800abf8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ab9a:	69bb      	ldr	r3, [r7, #24]
 800ab9c:	015a      	lsls	r2, r3, #5
 800ab9e:	69fb      	ldr	r3, [r7, #28]
 800aba0:	4413      	add	r3, r2
 800aba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800abac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800abb0:	d0ec      	beq.n	800ab8c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800abb2:	e081      	b.n	800acb8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abb4:	69bb      	ldr	r3, [r7, #24]
 800abb6:	015a      	lsls	r2, r3, #5
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	4413      	add	r3, r2
 800abbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	69ba      	ldr	r2, [r7, #24]
 800abc4:	0151      	lsls	r1, r2, #5
 800abc6:	69fa      	ldr	r2, [r7, #28]
 800abc8:	440a      	add	r2, r1
 800abca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800abd2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800abd4:	e070      	b.n	800acb8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800abd6:	69bb      	ldr	r3, [r7, #24]
 800abd8:	015a      	lsls	r2, r3, #5
 800abda:	69fb      	ldr	r3, [r7, #28]
 800abdc:	4413      	add	r3, r2
 800abde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	69ba      	ldr	r2, [r7, #24]
 800abe6:	0151      	lsls	r1, r2, #5
 800abe8:	69fa      	ldr	r2, [r7, #28]
 800abea:	440a      	add	r2, r1
 800abec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800abf0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800abf4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800abf6:	e05f      	b.n	800acb8 <USB_HC_Halt+0x232>
            break;
 800abf8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800abfa:	e05d      	b.n	800acb8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800abfc:	69bb      	ldr	r3, [r7, #24]
 800abfe:	015a      	lsls	r2, r3, #5
 800ac00:	69fb      	ldr	r3, [r7, #28]
 800ac02:	4413      	add	r3, r2
 800ac04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	69ba      	ldr	r2, [r7, #24]
 800ac0c:	0151      	lsls	r1, r2, #5
 800ac0e:	69fa      	ldr	r2, [r7, #28]
 800ac10:	440a      	add	r2, r1
 800ac12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac16:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ac1a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ac1c:	69fb      	ldr	r3, [r7, #28]
 800ac1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ac22:	691b      	ldr	r3, [r3, #16]
 800ac24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d133      	bne.n	800ac94 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ac2c:	69bb      	ldr	r3, [r7, #24]
 800ac2e:	015a      	lsls	r2, r3, #5
 800ac30:	69fb      	ldr	r3, [r7, #28]
 800ac32:	4413      	add	r3, r2
 800ac34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	69ba      	ldr	r2, [r7, #24]
 800ac3c:	0151      	lsls	r1, r2, #5
 800ac3e:	69fa      	ldr	r2, [r7, #28]
 800ac40:	440a      	add	r2, r1
 800ac42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac46:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ac4a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	015a      	lsls	r2, r3, #5
 800ac50:	69fb      	ldr	r3, [r7, #28]
 800ac52:	4413      	add	r3, r2
 800ac54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	69ba      	ldr	r2, [r7, #24]
 800ac5c:	0151      	lsls	r1, r2, #5
 800ac5e:	69fa      	ldr	r2, [r7, #28]
 800ac60:	440a      	add	r2, r1
 800ac62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800ac66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ac6a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ac6c:	68bb      	ldr	r3, [r7, #8]
 800ac6e:	3301      	adds	r3, #1
 800ac70:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ac78:	d81d      	bhi.n	800acb6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	015a      	lsls	r2, r3, #5
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	4413      	add	r3, r2
 800ac82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ac8c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ac90:	d0ec      	beq.n	800ac6c <USB_HC_Halt+0x1e6>
 800ac92:	e011      	b.n	800acb8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ac94:	69bb      	ldr	r3, [r7, #24]
 800ac96:	015a      	lsls	r2, r3, #5
 800ac98:	69fb      	ldr	r3, [r7, #28]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	69ba      	ldr	r2, [r7, #24]
 800aca4:	0151      	lsls	r1, r2, #5
 800aca6:	69fa      	ldr	r2, [r7, #28]
 800aca8:	440a      	add	r2, r1
 800acaa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800acae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800acb2:	6013      	str	r3, [r2, #0]
 800acb4:	e000      	b.n	800acb8 <USB_HC_Halt+0x232>
          break;
 800acb6:	bf00      	nop
    }
  }

  return HAL_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	3724      	adds	r7, #36	@ 0x24
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr
	...

0800acc8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800acc8:	b480      	push	{r7}
 800acca:	b087      	sub	sp, #28
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
 800acd0:	460b      	mov	r3, r1
 800acd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800acd8:	78fb      	ldrb	r3, [r7, #3]
 800acda:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800acdc:	2301      	movs	r3, #1
 800acde:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	04da      	lsls	r2, r3, #19
 800ace4:	4b15      	ldr	r3, [pc, #84]	@ (800ad3c <USB_DoPing+0x74>)
 800ace6:	4013      	ands	r3, r2
 800ace8:	693a      	ldr	r2, [r7, #16]
 800acea:	0151      	lsls	r1, r2, #5
 800acec:	697a      	ldr	r2, [r7, #20]
 800acee:	440a      	add	r2, r1
 800acf0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800acf4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800acf8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	015a      	lsls	r2, r3, #5
 800acfe:	697b      	ldr	r3, [r7, #20]
 800ad00:	4413      	add	r3, r2
 800ad02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ad10:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800ad18:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800ad1a:	693b      	ldr	r3, [r7, #16]
 800ad1c:	015a      	lsls	r2, r3, #5
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	4413      	add	r3, r2
 800ad22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad26:	461a      	mov	r2, r3
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800ad2c:	2300      	movs	r3, #0
}
 800ad2e:	4618      	mov	r0, r3
 800ad30:	371c      	adds	r7, #28
 800ad32:	46bd      	mov	sp, r7
 800ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad38:	4770      	bx	lr
 800ad3a:	bf00      	nop
 800ad3c:	1ff80000 	.word	0x1ff80000

0800ad40 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ad40:	b580      	push	{r7, lr}
 800ad42:	b088      	sub	sp, #32
 800ad44:	af00      	add	r7, sp, #0
 800ad46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800ad50:	2300      	movs	r3, #0
 800ad52:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7fe ff86 	bl	8009c66 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ad5a:	2110      	movs	r1, #16
 800ad5c:	6878      	ldr	r0, [r7, #4]
 800ad5e:	f7fe ffdf 	bl	8009d20 <USB_FlushTxFifo>
 800ad62:	4603      	mov	r3, r0
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d001      	beq.n	800ad6c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800ad68:	2301      	movs	r3, #1
 800ad6a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f7ff f809 	bl	8009d84 <USB_FlushRxFifo>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d001      	beq.n	800ad7c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800ad78:	2301      	movs	r3, #1
 800ad7a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	61bb      	str	r3, [r7, #24]
 800ad80:	e01f      	b.n	800adc2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800ad82:	69bb      	ldr	r3, [r7, #24]
 800ad84:	015a      	lsls	r2, r3, #5
 800ad86:	697b      	ldr	r3, [r7, #20]
 800ad88:	4413      	add	r3, r2
 800ad8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800ad92:	693b      	ldr	r3, [r7, #16]
 800ad94:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ad98:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ada0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ada8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800adaa:	69bb      	ldr	r3, [r7, #24]
 800adac:	015a      	lsls	r2, r3, #5
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	4413      	add	r3, r2
 800adb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adb6:	461a      	mov	r2, r3
 800adb8:	693b      	ldr	r3, [r7, #16]
 800adba:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	3301      	adds	r3, #1
 800adc0:	61bb      	str	r3, [r7, #24]
 800adc2:	69bb      	ldr	r3, [r7, #24]
 800adc4:	2b0f      	cmp	r3, #15
 800adc6:	d9dc      	bls.n	800ad82 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800adc8:	2300      	movs	r3, #0
 800adca:	61bb      	str	r3, [r7, #24]
 800adcc:	e034      	b.n	800ae38 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800adce:	69bb      	ldr	r3, [r7, #24]
 800add0:	015a      	lsls	r2, r3, #5
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	4413      	add	r3, r2
 800add6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ade4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800ade6:	693b      	ldr	r3, [r7, #16]
 800ade8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800adec:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800adf4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800adf6:	69bb      	ldr	r3, [r7, #24]
 800adf8:	015a      	lsls	r2, r3, #5
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	4413      	add	r3, r2
 800adfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae02:	461a      	mov	r2, r3
 800ae04:	693b      	ldr	r3, [r7, #16]
 800ae06:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	3301      	adds	r3, #1
 800ae0c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae14:	d80c      	bhi.n	800ae30 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	015a      	lsls	r2, r3, #5
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	4413      	add	r3, r2
 800ae1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ae28:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ae2c:	d0ec      	beq.n	800ae08 <USB_StopHost+0xc8>
 800ae2e:	e000      	b.n	800ae32 <USB_StopHost+0xf2>
        break;
 800ae30:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	3301      	adds	r3, #1
 800ae36:	61bb      	str	r3, [r7, #24]
 800ae38:	69bb      	ldr	r3, [r7, #24]
 800ae3a:	2b0f      	cmp	r3, #15
 800ae3c:	d9c7      	bls.n	800adce <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800ae3e:	697b      	ldr	r3, [r7, #20]
 800ae40:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ae44:	461a      	mov	r2, r3
 800ae46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae4a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ae52:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f7fe fef5 	bl	8009c44 <USB_EnableGlobalInt>

  return ret;
 800ae5a:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	3720      	adds	r7, #32
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bd80      	pop	{r7, pc}

0800ae64 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800ae64:	b590      	push	{r4, r7, lr}
 800ae66:	b089      	sub	sp, #36	@ 0x24
 800ae68:	af04      	add	r7, sp, #16
 800ae6a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	2202      	movs	r2, #2
 800ae70:	2102      	movs	r1, #2
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f000 fc83 	bl	800b77e <USBH_FindInterface>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800ae7c:	7bfb      	ldrb	r3, [r7, #15]
 800ae7e:	2bff      	cmp	r3, #255	@ 0xff
 800ae80:	d002      	beq.n	800ae88 <USBH_CDC_InterfaceInit+0x24>
 800ae82:	7bfb      	ldrb	r3, [r7, #15]
 800ae84:	2b01      	cmp	r3, #1
 800ae86:	d901      	bls.n	800ae8c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800ae88:	2302      	movs	r3, #2
 800ae8a:	e13d      	b.n	800b108 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800ae8c:	7bfb      	ldrb	r3, [r7, #15]
 800ae8e:	4619      	mov	r1, r3
 800ae90:	6878      	ldr	r0, [r7, #4]
 800ae92:	f000 fc58 	bl	800b746 <USBH_SelectInterface>
 800ae96:	4603      	mov	r3, r0
 800ae98:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800ae9a:	7bbb      	ldrb	r3, [r7, #14]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d001      	beq.n	800aea4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800aea0:	2302      	movs	r3, #2
 800aea2:	e131      	b.n	800b108 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800aeaa:	2050      	movs	r0, #80	@ 0x50
 800aeac:	f002 fb58 	bl	800d560 <malloc>
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800aeba:	69db      	ldr	r3, [r3, #28]
 800aebc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d101      	bne.n	800aec8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800aec4:	2302      	movs	r3, #2
 800aec6:	e11f      	b.n	800b108 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800aec8:	2250      	movs	r2, #80	@ 0x50
 800aeca:	2100      	movs	r1, #0
 800aecc:	68b8      	ldr	r0, [r7, #8]
 800aece:	f002 fc05 	bl	800d6dc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800aed2:	7bfb      	ldrb	r3, [r7, #15]
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	211a      	movs	r1, #26
 800aed8:	fb01 f303 	mul.w	r3, r1, r3
 800aedc:	4413      	add	r3, r2
 800aede:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	b25b      	sxtb	r3, r3
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	da15      	bge.n	800af16 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800aeea:	7bfb      	ldrb	r3, [r7, #15]
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	211a      	movs	r1, #26
 800aef0:	fb01 f303 	mul.w	r3, r1, r3
 800aef4:	4413      	add	r3, r2
 800aef6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800aefa:	781a      	ldrb	r2, [r3, #0]
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800af00:	7bfb      	ldrb	r3, [r7, #15]
 800af02:	687a      	ldr	r2, [r7, #4]
 800af04:	211a      	movs	r1, #26
 800af06:	fb01 f303 	mul.w	r3, r1, r3
 800af0a:	4413      	add	r3, r2
 800af0c:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800af10:	881a      	ldrh	r2, [r3, #0]
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800af16:	68bb      	ldr	r3, [r7, #8]
 800af18:	785b      	ldrb	r3, [r3, #1]
 800af1a:	4619      	mov	r1, r3
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f001 ffc4 	bl	800ceaa <USBH_AllocPipe>
 800af22:	4603      	mov	r3, r0
 800af24:	461a      	mov	r2, r3
 800af26:	68bb      	ldr	r3, [r7, #8]
 800af28:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	7819      	ldrb	r1, [r3, #0]
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	7858      	ldrb	r0, [r3, #1]
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800af3e:	68ba      	ldr	r2, [r7, #8]
 800af40:	8952      	ldrh	r2, [r2, #10]
 800af42:	9202      	str	r2, [sp, #8]
 800af44:	2203      	movs	r2, #3
 800af46:	9201      	str	r2, [sp, #4]
 800af48:	9300      	str	r3, [sp, #0]
 800af4a:	4623      	mov	r3, r4
 800af4c:	4602      	mov	r2, r0
 800af4e:	6878      	ldr	r0, [r7, #4]
 800af50:	f001 ff7c 	bl	800ce4c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	781b      	ldrb	r3, [r3, #0]
 800af58:	2200      	movs	r2, #0
 800af5a:	4619      	mov	r1, r3
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f002 fa79 	bl	800d454 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800af62:	2300      	movs	r3, #0
 800af64:	2200      	movs	r2, #0
 800af66:	210a      	movs	r1, #10
 800af68:	6878      	ldr	r0, [r7, #4]
 800af6a:	f000 fc08 	bl	800b77e <USBH_FindInterface>
 800af6e:	4603      	mov	r3, r0
 800af70:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800af72:	7bfb      	ldrb	r3, [r7, #15]
 800af74:	2bff      	cmp	r3, #255	@ 0xff
 800af76:	d002      	beq.n	800af7e <USBH_CDC_InterfaceInit+0x11a>
 800af78:	7bfb      	ldrb	r3, [r7, #15]
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d901      	bls.n	800af82 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800af7e:	2302      	movs	r3, #2
 800af80:	e0c2      	b.n	800b108 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800af82:	7bfb      	ldrb	r3, [r7, #15]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	211a      	movs	r1, #26
 800af88:	fb01 f303 	mul.w	r3, r1, r3
 800af8c:	4413      	add	r3, r2
 800af8e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800af92:	781b      	ldrb	r3, [r3, #0]
 800af94:	b25b      	sxtb	r3, r3
 800af96:	2b00      	cmp	r3, #0
 800af98:	da16      	bge.n	800afc8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800af9a:	7bfb      	ldrb	r3, [r7, #15]
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	211a      	movs	r1, #26
 800afa0:	fb01 f303 	mul.w	r3, r1, r3
 800afa4:	4413      	add	r3, r2
 800afa6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800afaa:	781a      	ldrb	r2, [r3, #0]
 800afac:	68bb      	ldr	r3, [r7, #8]
 800afae:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800afb0:	7bfb      	ldrb	r3, [r7, #15]
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	211a      	movs	r1, #26
 800afb6:	fb01 f303 	mul.w	r3, r1, r3
 800afba:	4413      	add	r3, r2
 800afbc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800afc0:	881a      	ldrh	r2, [r3, #0]
 800afc2:	68bb      	ldr	r3, [r7, #8]
 800afc4:	835a      	strh	r2, [r3, #26]
 800afc6:	e015      	b.n	800aff4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800afc8:	7bfb      	ldrb	r3, [r7, #15]
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	211a      	movs	r1, #26
 800afce:	fb01 f303 	mul.w	r3, r1, r3
 800afd2:	4413      	add	r3, r2
 800afd4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800afd8:	781a      	ldrb	r2, [r3, #0]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800afde:	7bfb      	ldrb	r3, [r7, #15]
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	211a      	movs	r1, #26
 800afe4:	fb01 f303 	mul.w	r3, r1, r3
 800afe8:	4413      	add	r3, r2
 800afea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800afee:	881a      	ldrh	r2, [r3, #0]
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800aff4:	7bfb      	ldrb	r3, [r7, #15]
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	211a      	movs	r1, #26
 800affa:	fb01 f303 	mul.w	r3, r1, r3
 800affe:	4413      	add	r3, r2
 800b000:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	b25b      	sxtb	r3, r3
 800b008:	2b00      	cmp	r3, #0
 800b00a:	da16      	bge.n	800b03a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	211a      	movs	r1, #26
 800b012:	fb01 f303 	mul.w	r3, r1, r3
 800b016:	4413      	add	r3, r2
 800b018:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b01c:	781a      	ldrb	r2, [r3, #0]
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b022:	7bfb      	ldrb	r3, [r7, #15]
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	211a      	movs	r1, #26
 800b028:	fb01 f303 	mul.w	r3, r1, r3
 800b02c:	4413      	add	r3, r2
 800b02e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b032:	881a      	ldrh	r2, [r3, #0]
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	835a      	strh	r2, [r3, #26]
 800b038:	e015      	b.n	800b066 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b03a:	7bfb      	ldrb	r3, [r7, #15]
 800b03c:	687a      	ldr	r2, [r7, #4]
 800b03e:	211a      	movs	r1, #26
 800b040:	fb01 f303 	mul.w	r3, r1, r3
 800b044:	4413      	add	r3, r2
 800b046:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800b04a:	781a      	ldrb	r2, [r3, #0]
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b050:	7bfb      	ldrb	r3, [r7, #15]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	211a      	movs	r1, #26
 800b056:	fb01 f303 	mul.w	r3, r1, r3
 800b05a:	4413      	add	r3, r2
 800b05c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800b060:	881a      	ldrh	r2, [r3, #0]
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b066:	68bb      	ldr	r3, [r7, #8]
 800b068:	7b9b      	ldrb	r3, [r3, #14]
 800b06a:	4619      	mov	r1, r3
 800b06c:	6878      	ldr	r0, [r7, #4]
 800b06e:	f001 ff1c 	bl	800ceaa <USBH_AllocPipe>
 800b072:	4603      	mov	r3, r0
 800b074:	461a      	mov	r2, r3
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	7bdb      	ldrb	r3, [r3, #15]
 800b07e:	4619      	mov	r1, r3
 800b080:	6878      	ldr	r0, [r7, #4]
 800b082:	f001 ff12 	bl	800ceaa <USBH_AllocPipe>
 800b086:	4603      	mov	r3, r0
 800b088:	461a      	mov	r2, r3
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	7b59      	ldrb	r1, [r3, #13]
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	7b98      	ldrb	r0, [r3, #14]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b0a2:	68ba      	ldr	r2, [r7, #8]
 800b0a4:	8b12      	ldrh	r2, [r2, #24]
 800b0a6:	9202      	str	r2, [sp, #8]
 800b0a8:	2202      	movs	r2, #2
 800b0aa:	9201      	str	r2, [sp, #4]
 800b0ac:	9300      	str	r3, [sp, #0]
 800b0ae:	4623      	mov	r3, r4
 800b0b0:	4602      	mov	r2, r0
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f001 feca 	bl	800ce4c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	7b19      	ldrb	r1, [r3, #12]
 800b0bc:	68bb      	ldr	r3, [r7, #8]
 800b0be:	7bd8      	ldrb	r0, [r3, #15]
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b0cc:	68ba      	ldr	r2, [r7, #8]
 800b0ce:	8b52      	ldrh	r2, [r2, #26]
 800b0d0:	9202      	str	r2, [sp, #8]
 800b0d2:	2202      	movs	r2, #2
 800b0d4:	9201      	str	r2, [sp, #4]
 800b0d6:	9300      	str	r3, [sp, #0]
 800b0d8:	4623      	mov	r3, r4
 800b0da:	4602      	mov	r2, r0
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f001 feb5 	bl	800ce4c <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800b0e2:	68bb      	ldr	r3, [r7, #8]
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b0ea:	68bb      	ldr	r3, [r7, #8]
 800b0ec:	7b5b      	ldrb	r3, [r3, #13]
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	4619      	mov	r1, r3
 800b0f2:	6878      	ldr	r0, [r7, #4]
 800b0f4:	f002 f9ae 	bl	800d454 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	7b1b      	ldrb	r3, [r3, #12]
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	4619      	mov	r1, r3
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f002 f9a7 	bl	800d454 <USBH_LL_SetToggle>

  return USBH_OK;
 800b106:	2300      	movs	r3, #0
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3714      	adds	r7, #20
 800b10c:	46bd      	mov	sp, r7
 800b10e:	bd90      	pop	{r4, r7, pc}

0800b110 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b084      	sub	sp, #16
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b11e:	69db      	ldr	r3, [r3, #28]
 800b120:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d00e      	beq.n	800b148 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	781b      	ldrb	r3, [r3, #0]
 800b12e:	4619      	mov	r1, r3
 800b130:	6878      	ldr	r0, [r7, #4]
 800b132:	f001 feaa 	bl	800ce8a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b136:	68fb      	ldr	r3, [r7, #12]
 800b138:	781b      	ldrb	r3, [r3, #0]
 800b13a:	4619      	mov	r1, r3
 800b13c:	6878      	ldr	r0, [r7, #4]
 800b13e:	f001 fed5 	bl	800ceec <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	2200      	movs	r2, #0
 800b146:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	7b1b      	ldrb	r3, [r3, #12]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d00e      	beq.n	800b16e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	7b1b      	ldrb	r3, [r3, #12]
 800b154:	4619      	mov	r1, r3
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f001 fe97 	bl	800ce8a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	7b1b      	ldrb	r3, [r3, #12]
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f001 fec2 	bl	800ceec <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2200      	movs	r2, #0
 800b16c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	7b5b      	ldrb	r3, [r3, #13]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d00e      	beq.n	800b194 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	7b5b      	ldrb	r3, [r3, #13]
 800b17a:	4619      	mov	r1, r3
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f001 fe84 	bl	800ce8a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	7b5b      	ldrb	r3, [r3, #13]
 800b186:	4619      	mov	r1, r3
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f001 feaf 	bl	800ceec <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2200      	movs	r2, #0
 800b192:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b19a:	69db      	ldr	r3, [r3, #28]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d00b      	beq.n	800b1b8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1a6:	69db      	ldr	r3, [r3, #28]
 800b1a8:	4618      	mov	r0, r3
 800b1aa:	f002 f9e1 	bl	800d570 <free>
    phost->pActiveClass->pData = 0U;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b084      	sub	sp, #16
 800b1c6:	af00      	add	r7, sp, #0
 800b1c8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b1d0:	69db      	ldr	r3, [r3, #28]
 800b1d2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	3340      	adds	r3, #64	@ 0x40
 800b1d8:	4619      	mov	r1, r3
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f000 f8b1 	bl	800b342 <GetLineCoding>
 800b1e0:	4603      	mov	r3, r0
 800b1e2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800b1e4:	7afb      	ldrb	r3, [r7, #11]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d105      	bne.n	800b1f6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b1f0:	2102      	movs	r1, #2
 800b1f2:	6878      	ldr	r0, [r7, #4]
 800b1f4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800b1f6:	7afb      	ldrb	r3, [r7, #11]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b084      	sub	sp, #16
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b208:	2301      	movs	r3, #1
 800b20a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b20c:	2300      	movs	r3, #0
 800b20e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b216:	69db      	ldr	r3, [r3, #28]
 800b218:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800b220:	2b04      	cmp	r3, #4
 800b222:	d877      	bhi.n	800b314 <USBH_CDC_Process+0x114>
 800b224:	a201      	add	r2, pc, #4	@ (adr r2, 800b22c <USBH_CDC_Process+0x2c>)
 800b226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b22a:	bf00      	nop
 800b22c:	0800b241 	.word	0x0800b241
 800b230:	0800b247 	.word	0x0800b247
 800b234:	0800b277 	.word	0x0800b277
 800b238:	0800b2eb 	.word	0x0800b2eb
 800b23c:	0800b2f9 	.word	0x0800b2f9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	73fb      	strb	r3, [r7, #15]
      break;
 800b244:	e06d      	b.n	800b322 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b246:	68bb      	ldr	r3, [r7, #8]
 800b248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b24a:	4619      	mov	r1, r3
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 f897 	bl	800b380 <SetLineCoding>
 800b252:	4603      	mov	r3, r0
 800b254:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b256:	7bbb      	ldrb	r3, [r7, #14]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d104      	bne.n	800b266 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	2202      	movs	r2, #2
 800b260:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b264:	e058      	b.n	800b318 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800b266:	7bbb      	ldrb	r3, [r7, #14]
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d055      	beq.n	800b318 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	2204      	movs	r2, #4
 800b270:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b274:	e050      	b.n	800b318 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	3340      	adds	r3, #64	@ 0x40
 800b27a:	4619      	mov	r1, r3
 800b27c:	6878      	ldr	r0, [r7, #4]
 800b27e:	f000 f860 	bl	800b342 <GetLineCoding>
 800b282:	4603      	mov	r3, r0
 800b284:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b286:	7bbb      	ldrb	r3, [r7, #14]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d126      	bne.n	800b2da <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b294:	68bb      	ldr	r3, [r7, #8]
 800b296:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800b29a:	68bb      	ldr	r3, [r7, #8]
 800b29c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b29e:	791b      	ldrb	r3, [r3, #4]
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d13b      	bne.n	800b31c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2ae:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b2b0:	429a      	cmp	r2, r3
 800b2b2:	d133      	bne.n	800b31c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2be:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b2c0:	429a      	cmp	r2, r3
 800b2c2:	d12b      	bne.n	800b31c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b2c8:	68bb      	ldr	r3, [r7, #8]
 800b2ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b2cc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b2ce:	429a      	cmp	r2, r3
 800b2d0:	d124      	bne.n	800b31c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b2d2:	6878      	ldr	r0, [r7, #4]
 800b2d4:	f000 f958 	bl	800b588 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b2d8:	e020      	b.n	800b31c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b2da:	7bbb      	ldrb	r3, [r7, #14]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d01d      	beq.n	800b31c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b2e0:	68bb      	ldr	r3, [r7, #8]
 800b2e2:	2204      	movs	r2, #4
 800b2e4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 800b2e8:	e018      	b.n	800b31c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b2ea:	6878      	ldr	r0, [r7, #4]
 800b2ec:	f000 f867 	bl	800b3be <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 f8da 	bl	800b4aa <CDC_ProcessReception>
      break;
 800b2f6:	e014      	b.n	800b322 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b2f8:	2100      	movs	r1, #0
 800b2fa:	6878      	ldr	r0, [r7, #4]
 800b2fc:	f001 f81e 	bl	800c33c <USBH_ClrFeature>
 800b300:	4603      	mov	r3, r0
 800b302:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b304:	7bbb      	ldrb	r3, [r7, #14]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d10a      	bne.n	800b320 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	2200      	movs	r2, #0
 800b30e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800b312:	e005      	b.n	800b320 <USBH_CDC_Process+0x120>

    default:
      break;
 800b314:	bf00      	nop
 800b316:	e004      	b.n	800b322 <USBH_CDC_Process+0x122>
      break;
 800b318:	bf00      	nop
 800b31a:	e002      	b.n	800b322 <USBH_CDC_Process+0x122>
      break;
 800b31c:	bf00      	nop
 800b31e:	e000      	b.n	800b322 <USBH_CDC_Process+0x122>
      break;
 800b320:	bf00      	nop

  }

  return status;
 800b322:	7bfb      	ldrb	r3, [r7, #15]
}
 800b324:	4618      	mov	r0, r3
 800b326:	3710      	adds	r7, #16
 800b328:	46bd      	mov	sp, r7
 800b32a:	bd80      	pop	{r7, pc}

0800b32c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b083      	sub	sp, #12
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b334:	2300      	movs	r3, #0
}
 800b336:	4618      	mov	r0, r3
 800b338:	370c      	adds	r7, #12
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr

0800b342 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b342:	b580      	push	{r7, lr}
 800b344:	b082      	sub	sp, #8
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
 800b34a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	22a1      	movs	r2, #161	@ 0xa1
 800b350:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2221      	movs	r2, #33	@ 0x21
 800b356:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2200      	movs	r2, #0
 800b35c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2200      	movs	r2, #0
 800b362:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	2207      	movs	r2, #7
 800b368:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	2207      	movs	r2, #7
 800b36e:	4619      	mov	r1, r3
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f001 fb17 	bl	800c9a4 <USBH_CtlReq>
 800b376:	4603      	mov	r3, r0
}
 800b378:	4618      	mov	r0, r3
 800b37a:	3708      	adds	r7, #8
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b082      	sub	sp, #8
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	2221      	movs	r2, #33	@ 0x21
 800b38e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	2220      	movs	r2, #32
 800b394:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2200      	movs	r2, #0
 800b39a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2207      	movs	r2, #7
 800b3a6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	2207      	movs	r2, #7
 800b3ac:	4619      	mov	r1, r3
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f001 faf8 	bl	800c9a4 <USBH_CtlReq>
 800b3b4:	4603      	mov	r3, r0
}
 800b3b6:	4618      	mov	r0, r3
 800b3b8:	3708      	adds	r7, #8
 800b3ba:	46bd      	mov	sp, r7
 800b3bc:	bd80      	pop	{r7, pc}

0800b3be <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b3be:	b580      	push	{r7, lr}
 800b3c0:	b086      	sub	sp, #24
 800b3c2:	af02      	add	r7, sp, #8
 800b3c4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b3cc:	69db      	ldr	r3, [r3, #28]
 800b3ce:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800b3da:	2b01      	cmp	r3, #1
 800b3dc:	d002      	beq.n	800b3e4 <CDC_ProcessTransmission+0x26>
 800b3de:	2b02      	cmp	r3, #2
 800b3e0:	d023      	beq.n	800b42a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800b3e2:	e05e      	b.n	800b4a2 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	8b12      	ldrh	r2, [r2, #24]
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d90b      	bls.n	800b408 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	69d9      	ldr	r1, [r3, #28]
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	8b1a      	ldrh	r2, [r3, #24]
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	7b5b      	ldrb	r3, [r3, #13]
 800b3fc:	2001      	movs	r0, #1
 800b3fe:	9000      	str	r0, [sp, #0]
 800b400:	6878      	ldr	r0, [r7, #4]
 800b402:	f001 fce0 	bl	800cdc6 <USBH_BulkSendData>
 800b406:	e00b      	b.n	800b420 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800b410:	b29a      	uxth	r2, r3
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	7b5b      	ldrb	r3, [r3, #13]
 800b416:	2001      	movs	r0, #1
 800b418:	9000      	str	r0, [sp, #0]
 800b41a:	6878      	ldr	r0, [r7, #4]
 800b41c:	f001 fcd3 	bl	800cdc6 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	2202      	movs	r2, #2
 800b424:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b428:	e03b      	b.n	800b4a2 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	7b5b      	ldrb	r3, [r3, #13]
 800b42e:	4619      	mov	r1, r3
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f001 ffe5 	bl	800d400 <USBH_LL_GetURBState>
 800b436:	4603      	mov	r3, r0
 800b438:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b43a:	7afb      	ldrb	r3, [r7, #11]
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d128      	bne.n	800b492 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b444:	68fa      	ldr	r2, [r7, #12]
 800b446:	8b12      	ldrh	r2, [r2, #24]
 800b448:	4293      	cmp	r3, r2
 800b44a:	d90e      	bls.n	800b46a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b450:	68fa      	ldr	r2, [r7, #12]
 800b452:	8b12      	ldrh	r2, [r2, #24]
 800b454:	1a9a      	subs	r2, r3, r2
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	69db      	ldr	r3, [r3, #28]
 800b45e:	68fa      	ldr	r2, [r7, #12]
 800b460:	8b12      	ldrh	r2, [r2, #24]
 800b462:	441a      	add	r2, r3
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	61da      	str	r2, [r3, #28]
 800b468:	e002      	b.n	800b470 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2200      	movs	r2, #0
 800b46e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b474:	2b00      	cmp	r3, #0
 800b476:	d004      	beq.n	800b482 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	2201      	movs	r2, #1
 800b47c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b480:	e00e      	b.n	800b4a0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	2200      	movs	r2, #0
 800b486:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f868 	bl	800b560 <USBH_CDC_TransmitCallback>
      break;
 800b490:	e006      	b.n	800b4a0 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800b492:	7afb      	ldrb	r3, [r7, #11]
 800b494:	2b02      	cmp	r3, #2
 800b496:	d103      	bne.n	800b4a0 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	2201      	movs	r2, #1
 800b49c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800b4a0:	bf00      	nop
  }
}
 800b4a2:	bf00      	nop
 800b4a4:	3710      	adds	r7, #16
 800b4a6:	46bd      	mov	sp, r7
 800b4a8:	bd80      	pop	{r7, pc}

0800b4aa <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b4aa:	b580      	push	{r7, lr}
 800b4ac:	b086      	sub	sp, #24
 800b4ae:	af00      	add	r7, sp, #0
 800b4b0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800b4b8:	69db      	ldr	r3, [r3, #28]
 800b4ba:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b4c0:	697b      	ldr	r3, [r7, #20]
 800b4c2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800b4c6:	2b03      	cmp	r3, #3
 800b4c8:	d002      	beq.n	800b4d0 <CDC_ProcessReception+0x26>
 800b4ca:	2b04      	cmp	r3, #4
 800b4cc:	d00e      	beq.n	800b4ec <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800b4ce:	e043      	b.n	800b558 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	6a19      	ldr	r1, [r3, #32]
 800b4d4:	697b      	ldr	r3, [r7, #20]
 800b4d6:	8b5a      	ldrh	r2, [r3, #26]
 800b4d8:	697b      	ldr	r3, [r7, #20]
 800b4da:	7b1b      	ldrb	r3, [r3, #12]
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f001 fc97 	bl	800ce10 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	2204      	movs	r2, #4
 800b4e6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b4ea:	e035      	b.n	800b558 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	7b1b      	ldrb	r3, [r3, #12]
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f001 ff84 	bl	800d400 <USBH_LL_GetURBState>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b4fc:	7cfb      	ldrb	r3, [r7, #19]
 800b4fe:	2b01      	cmp	r3, #1
 800b500:	d129      	bne.n	800b556 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	7b1b      	ldrb	r3, [r3, #12]
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f001 fef9 	bl	800d300 <USBH_LL_GetLastXferSize>
 800b50e:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800b510:	697b      	ldr	r3, [r7, #20]
 800b512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b514:	68fa      	ldr	r2, [r7, #12]
 800b516:	429a      	cmp	r2, r3
 800b518:	d016      	beq.n	800b548 <CDC_ProcessReception+0x9e>
 800b51a:	697b      	ldr	r3, [r7, #20]
 800b51c:	8b5b      	ldrh	r3, [r3, #26]
 800b51e:	461a      	mov	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	4293      	cmp	r3, r2
 800b524:	d110      	bne.n	800b548 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	1ad2      	subs	r2, r2, r3
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800b532:	697b      	ldr	r3, [r7, #20]
 800b534:	6a1a      	ldr	r2, [r3, #32]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	441a      	add	r2, r3
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b53e:	697b      	ldr	r3, [r7, #20]
 800b540:	2203      	movs	r2, #3
 800b542:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800b546:	e006      	b.n	800b556 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b548:	697b      	ldr	r3, [r7, #20]
 800b54a:	2200      	movs	r2, #0
 800b54c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 f80f 	bl	800b574 <USBH_CDC_ReceiveCallback>
      break;
 800b556:	bf00      	nop
  }
}
 800b558:	bf00      	nop
 800b55a:	3718      	adds	r7, #24
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b568:	bf00      	nop
 800b56a:	370c      	adds	r7, #12
 800b56c:	46bd      	mov	sp, r7
 800b56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b572:	4770      	bx	lr

0800b574 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b574:	b480      	push	{r7}
 800b576:	b083      	sub	sp, #12
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b57c:	bf00      	nop
 800b57e:	370c      	adds	r7, #12
 800b580:	46bd      	mov	sp, r7
 800b582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b586:	4770      	bx	lr

0800b588 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b588:	b480      	push	{r7}
 800b58a:	b083      	sub	sp, #12
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b590:	bf00      	nop
 800b592:	370c      	adds	r7, #12
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800b59c:	b580      	push	{r7, lr}
 800b59e:	b084      	sub	sp, #16
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	60f8      	str	r0, [r7, #12]
 800b5a4:	60b9      	str	r1, [r7, #8]
 800b5a6:	4613      	mov	r3, r2
 800b5a8:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d101      	bne.n	800b5b4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b5b0:	2302      	movs	r3, #2
 800b5b2:	e029      	b.n	800b608 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	79fa      	ldrb	r2, [r7, #7]
 800b5b8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800b5cc:	68f8      	ldr	r0, [r7, #12]
 800b5ce:	f000 f81f 	bl	800b610 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	2200      	movs	r2, #0
 800b5de:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	2200      	movs	r2, #0
 800b5e6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b5f2:	68bb      	ldr	r3, [r7, #8]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d003      	beq.n	800b600 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	68ba      	ldr	r2, [r7, #8]
 800b5fc:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800b600:	68f8      	ldr	r0, [r7, #12]
 800b602:	f001 fdc9 	bl	800d198 <USBH_LL_Init>

  return USBH_OK;
 800b606:	2300      	movs	r3, #0
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3710      	adds	r7, #16
 800b60c:	46bd      	mov	sp, r7
 800b60e:	bd80      	pop	{r7, pc}

0800b610 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b618:	2300      	movs	r3, #0
 800b61a:	60fb      	str	r3, [r7, #12]
 800b61c:	e009      	b.n	800b632 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800b61e:	687a      	ldr	r2, [r7, #4]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	33e0      	adds	r3, #224	@ 0xe0
 800b624:	009b      	lsls	r3, r3, #2
 800b626:	4413      	add	r3, r2
 800b628:	2200      	movs	r2, #0
 800b62a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	3301      	adds	r3, #1
 800b630:	60fb      	str	r3, [r7, #12]
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2b0f      	cmp	r3, #15
 800b636:	d9f2      	bls.n	800b61e <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b638:	2300      	movs	r3, #0
 800b63a:	60fb      	str	r3, [r7, #12]
 800b63c:	e009      	b.n	800b652 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	4413      	add	r3, r2
 800b644:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b648:	2200      	movs	r2, #0
 800b64a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	3301      	adds	r3, #1
 800b650:	60fb      	str	r3, [r7, #12]
 800b652:	68fb      	ldr	r3, [r7, #12]
 800b654:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b658:	d3f1      	bcc.n	800b63e <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	2200      	movs	r2, #0
 800b65e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	2200      	movs	r2, #0
 800b664:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2201      	movs	r2, #1
 800b66a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2200      	movs	r2, #0
 800b670:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2201      	movs	r2, #1
 800b678:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	2240      	movs	r2, #64	@ 0x40
 800b67e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2200      	movs	r2, #0
 800b684:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2200      	movs	r2, #0
 800b68a:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2201      	movs	r2, #1
 800b692:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	331c      	adds	r3, #28
 800b6aa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b6ae:	2100      	movs	r1, #0
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	f002 f813 	bl	800d6dc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800b6bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	f002 f80a 	bl	800d6dc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800b6ce:	2212      	movs	r2, #18
 800b6d0:	2100      	movs	r1, #0
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f002 f802 	bl	800d6dc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b6de:	223e      	movs	r2, #62	@ 0x3e
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f001 fffa 	bl	800d6dc <memset>

  return USBH_OK;
 800b6e8:	2300      	movs	r3, #0
}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3710      	adds	r7, #16
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}

0800b6f2 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b6f2:	b480      	push	{r7}
 800b6f4:	b085      	sub	sp, #20
 800b6f6:	af00      	add	r7, sp, #0
 800b6f8:	6078      	str	r0, [r7, #4]
 800b6fa:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b6fc:	2300      	movs	r3, #0
 800b6fe:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d016      	beq.n	800b734 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d10e      	bne.n	800b72e <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800b716:	1c59      	adds	r1, r3, #1
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	33de      	adds	r3, #222	@ 0xde
 800b722:	6839      	ldr	r1, [r7, #0]
 800b724:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b728:	2300      	movs	r3, #0
 800b72a:	73fb      	strb	r3, [r7, #15]
 800b72c:	e004      	b.n	800b738 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b72e:	2302      	movs	r3, #2
 800b730:	73fb      	strb	r3, [r7, #15]
 800b732:	e001      	b.n	800b738 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b734:	2302      	movs	r3, #2
 800b736:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b738:	7bfb      	ldrb	r3, [r7, #15]
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3714      	adds	r7, #20
 800b73e:	46bd      	mov	sp, r7
 800b740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b744:	4770      	bx	lr

0800b746 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b746:	b480      	push	{r7}
 800b748:	b085      	sub	sp, #20
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	6078      	str	r0, [r7, #4]
 800b74e:	460b      	mov	r3, r1
 800b750:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b752:	2300      	movs	r3, #0
 800b754:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800b75c:	78fa      	ldrb	r2, [r7, #3]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d204      	bcs.n	800b76c <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	78fa      	ldrb	r2, [r7, #3]
 800b766:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800b76a:	e001      	b.n	800b770 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b76c:	2302      	movs	r3, #2
 800b76e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b770:	7bfb      	ldrb	r3, [r7, #15]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3714      	adds	r7, #20
 800b776:	46bd      	mov	sp, r7
 800b778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77c:	4770      	bx	lr

0800b77e <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b77e:	b480      	push	{r7}
 800b780:	b087      	sub	sp, #28
 800b782:	af00      	add	r7, sp, #0
 800b784:	6078      	str	r0, [r7, #4]
 800b786:	4608      	mov	r0, r1
 800b788:	4611      	mov	r1, r2
 800b78a:	461a      	mov	r2, r3
 800b78c:	4603      	mov	r3, r0
 800b78e:	70fb      	strb	r3, [r7, #3]
 800b790:	460b      	mov	r3, r1
 800b792:	70bb      	strb	r3, [r7, #2]
 800b794:	4613      	mov	r3, r2
 800b796:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b798:	2300      	movs	r3, #0
 800b79a:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b79c:	2300      	movs	r3, #0
 800b79e:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b7a6:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b7a8:	e025      	b.n	800b7f6 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b7aa:	7dfb      	ldrb	r3, [r7, #23]
 800b7ac:	221a      	movs	r2, #26
 800b7ae:	fb02 f303 	mul.w	r3, r2, r3
 800b7b2:	3308      	adds	r3, #8
 800b7b4:	68fa      	ldr	r2, [r7, #12]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	3302      	adds	r3, #2
 800b7ba:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	795b      	ldrb	r3, [r3, #5]
 800b7c0:	78fa      	ldrb	r2, [r7, #3]
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	d002      	beq.n	800b7cc <USBH_FindInterface+0x4e>
 800b7c6:	78fb      	ldrb	r3, [r7, #3]
 800b7c8:	2bff      	cmp	r3, #255	@ 0xff
 800b7ca:	d111      	bne.n	800b7f0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b7d0:	78ba      	ldrb	r2, [r7, #2]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d002      	beq.n	800b7dc <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b7d6:	78bb      	ldrb	r3, [r7, #2]
 800b7d8:	2bff      	cmp	r3, #255	@ 0xff
 800b7da:	d109      	bne.n	800b7f0 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b7e0:	787a      	ldrb	r2, [r7, #1]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d002      	beq.n	800b7ec <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b7e6:	787b      	ldrb	r3, [r7, #1]
 800b7e8:	2bff      	cmp	r3, #255	@ 0xff
 800b7ea:	d101      	bne.n	800b7f0 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b7ec:	7dfb      	ldrb	r3, [r7, #23]
 800b7ee:	e006      	b.n	800b7fe <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b7f0:	7dfb      	ldrb	r3, [r7, #23]
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b7f6:	7dfb      	ldrb	r3, [r7, #23]
 800b7f8:	2b01      	cmp	r3, #1
 800b7fa:	d9d6      	bls.n	800b7aa <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b7fc:	23ff      	movs	r3, #255	@ 0xff
}
 800b7fe:	4618      	mov	r0, r3
 800b800:	371c      	adds	r7, #28
 800b802:	46bd      	mov	sp, r7
 800b804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b808:	4770      	bx	lr

0800b80a <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800b80a:	b580      	push	{r7, lr}
 800b80c:	b082      	sub	sp, #8
 800b80e:	af00      	add	r7, sp, #0
 800b810:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f001 fcfc 	bl	800d210 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800b818:	2101      	movs	r1, #1
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f001 fe03 	bl	800d426 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b820:	2300      	movs	r3, #0
}
 800b822:	4618      	mov	r0, r3
 800b824:	3708      	adds	r7, #8
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
	...

0800b82c <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b088      	sub	sp, #32
 800b830:	af04      	add	r7, sp, #16
 800b832:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b834:	2302      	movs	r3, #2
 800b836:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b838:	2300      	movs	r3, #0
 800b83a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800b842:	b2db      	uxtb	r3, r3
 800b844:	2b01      	cmp	r3, #1
 800b846:	d102      	bne.n	800b84e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	2203      	movs	r2, #3
 800b84c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	781b      	ldrb	r3, [r3, #0]
 800b852:	b2db      	uxtb	r3, r3
 800b854:	2b0b      	cmp	r3, #11
 800b856:	f200 81bc 	bhi.w	800bbd2 <USBH_Process+0x3a6>
 800b85a:	a201      	add	r2, pc, #4	@ (adr r2, 800b860 <USBH_Process+0x34>)
 800b85c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b860:	0800b891 	.word	0x0800b891
 800b864:	0800b8c3 	.word	0x0800b8c3
 800b868:	0800b92d 	.word	0x0800b92d
 800b86c:	0800bb6d 	.word	0x0800bb6d
 800b870:	0800bbd3 	.word	0x0800bbd3
 800b874:	0800b9cd 	.word	0x0800b9cd
 800b878:	0800bb13 	.word	0x0800bb13
 800b87c:	0800ba03 	.word	0x0800ba03
 800b880:	0800ba23 	.word	0x0800ba23
 800b884:	0800ba41 	.word	0x0800ba41
 800b888:	0800ba85 	.word	0x0800ba85
 800b88c:	0800bb55 	.word	0x0800bb55
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800b896:	b2db      	uxtb	r3, r3
 800b898:	2b00      	cmp	r3, #0
 800b89a:	f000 819c 	beq.w	800bbd6 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2201      	movs	r2, #1
 800b8a2:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b8a4:	20c8      	movs	r0, #200	@ 0xc8
 800b8a6:	f001 fe08 	bl	800d4ba <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f001 fd0d 	bl	800d2ca <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2200      	movs	r2, #0
 800b8b4:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b8c0:	e189      	b.n	800bbd6 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b01      	cmp	r3, #1
 800b8cc:	d107      	bne.n	800b8de <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2202      	movs	r2, #2
 800b8da:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b8dc:	e18a      	b.n	800bbf4 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b8e4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b8e8:	d914      	bls.n	800b914 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800b900:	2b03      	cmp	r3, #3
 800b902:	d903      	bls.n	800b90c <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	220d      	movs	r2, #13
 800b908:	701a      	strb	r2, [r3, #0]
      break;
 800b90a:	e173      	b.n	800bbf4 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	701a      	strb	r2, [r3, #0]
      break;
 800b912:	e16f      	b.n	800bbf4 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800b91a:	f103 020a 	add.w	r2, r3, #10
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800b924:	200a      	movs	r0, #10
 800b926:	f001 fdc8 	bl	800d4ba <USBH_Delay>
      break;
 800b92a:	e163      	b.n	800bbf4 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b932:	2b00      	cmp	r3, #0
 800b934:	d005      	beq.n	800b942 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b93c:	2104      	movs	r1, #4
 800b93e:	6878      	ldr	r0, [r7, #4]
 800b940:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b942:	2064      	movs	r0, #100	@ 0x64
 800b944:	f001 fdb9 	bl	800d4ba <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f001 fc97 	bl	800d27c <USBH_LL_GetSpeed>
 800b94e:	4603      	mov	r3, r0
 800b950:	461a      	mov	r2, r3
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	2205      	movs	r2, #5
 800b95c:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b95e:	2100      	movs	r1, #0
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f001 faa2 	bl	800ceaa <USBH_AllocPipe>
 800b966:	4603      	mov	r3, r0
 800b968:	461a      	mov	r2, r3
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b96e:	2180      	movs	r1, #128	@ 0x80
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f001 fa9a 	bl	800ceaa <USBH_AllocPipe>
 800b976:	4603      	mov	r3, r0
 800b978:	461a      	mov	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	7919      	ldrb	r1, [r3, #4]
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b992:	9202      	str	r2, [sp, #8]
 800b994:	2200      	movs	r2, #0
 800b996:	9201      	str	r2, [sp, #4]
 800b998:	9300      	str	r3, [sp, #0]
 800b99a:	4603      	mov	r3, r0
 800b99c:	2280      	movs	r2, #128	@ 0x80
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f001 fa54 	bl	800ce4c <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	7959      	ldrb	r1, [r3, #5]
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b9b4:	687a      	ldr	r2, [r7, #4]
 800b9b6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b9b8:	9202      	str	r2, [sp, #8]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	9201      	str	r2, [sp, #4]
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f001 fa41 	bl	800ce4c <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800b9ca:	e113      	b.n	800bbf4 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 f917 	bl	800bc00 <USBH_HandleEnum>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b9d6:	7bbb      	ldrb	r3, [r7, #14]
 800b9d8:	b2db      	uxtb	r3, r3
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	f040 80fd 	bne.w	800bbda <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800b9ee:	2b01      	cmp	r3, #1
 800b9f0:	d103      	bne.n	800b9fa <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2208      	movs	r2, #8
 800b9f6:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800b9f8:	e0ef      	b.n	800bbda <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2207      	movs	r2, #7
 800b9fe:	701a      	strb	r2, [r3, #0]
      break;
 800ba00:	e0eb      	b.n	800bbda <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f000 80e8 	beq.w	800bbde <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ba14:	2101      	movs	r1, #1
 800ba16:	6878      	ldr	r0, [r7, #4]
 800ba18:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2208      	movs	r2, #8
 800ba1e:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800ba20:	e0dd      	b.n	800bbde <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800ba28:	4619      	mov	r1, r3
 800ba2a:	6878      	ldr	r0, [r7, #4]
 800ba2c:	f000 fc3f 	bl	800c2ae <USBH_SetCfg>
 800ba30:	4603      	mov	r3, r0
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f040 80d5 	bne.w	800bbe2 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2209      	movs	r2, #9
 800ba3c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ba3e:	e0d0      	b.n	800bbe2 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800ba46:	f003 0320 	and.w	r3, r3, #32
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d016      	beq.n	800ba7c <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800ba4e:	2101      	movs	r1, #1
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 fc4f 	bl	800c2f4 <USBH_SetFeature>
 800ba56:	4603      	mov	r3, r0
 800ba58:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800ba5a:	7bbb      	ldrb	r3, [r7, #14]
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d103      	bne.n	800ba6a <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	220a      	movs	r2, #10
 800ba66:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800ba68:	e0bd      	b.n	800bbe6 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800ba6a:	7bbb      	ldrb	r3, [r7, #14]
 800ba6c:	b2db      	uxtb	r3, r3
 800ba6e:	2b03      	cmp	r3, #3
 800ba70:	f040 80b9 	bne.w	800bbe6 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	220a      	movs	r2, #10
 800ba78:	701a      	strb	r2, [r3, #0]
      break;
 800ba7a:	e0b4      	b.n	800bbe6 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	220a      	movs	r2, #10
 800ba80:	701a      	strb	r2, [r3, #0]
      break;
 800ba82:	e0b0      	b.n	800bbe6 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	f000 80ad 	beq.w	800bbea <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800ba98:	2300      	movs	r3, #0
 800ba9a:	73fb      	strb	r3, [r7, #15]
 800ba9c:	e016      	b.n	800bacc <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800ba9e:	7bfa      	ldrb	r2, [r7, #15]
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	32de      	adds	r2, #222	@ 0xde
 800baa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa8:	791a      	ldrb	r2, [r3, #4]
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800bab0:	429a      	cmp	r2, r3
 800bab2:	d108      	bne.n	800bac6 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800bab4:	7bfa      	ldrb	r2, [r7, #15]
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	32de      	adds	r2, #222	@ 0xde
 800baba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800bac4:	e005      	b.n	800bad2 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800bac6:	7bfb      	ldrb	r3, [r7, #15]
 800bac8:	3301      	adds	r3, #1
 800baca:	73fb      	strb	r3, [r7, #15]
 800bacc:	7bfb      	ldrb	r3, [r7, #15]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d0e5      	beq.n	800ba9e <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d016      	beq.n	800bb0a <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	6878      	ldr	r0, [r7, #4]
 800bae6:	4798      	blx	r3
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	d109      	bne.n	800bb02 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	2206      	movs	r2, #6
 800baf2:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bafa:	2103      	movs	r1, #3
 800bafc:	6878      	ldr	r0, [r7, #4]
 800bafe:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bb00:	e073      	b.n	800bbea <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800bb02:	687b      	ldr	r3, [r7, #4]
 800bb04:	220d      	movs	r2, #13
 800bb06:	701a      	strb	r2, [r3, #0]
      break;
 800bb08:	e06f      	b.n	800bbea <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	220d      	movs	r2, #13
 800bb0e:	701a      	strb	r2, [r3, #0]
      break;
 800bb10:	e06b      	b.n	800bbea <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d017      	beq.n	800bb4c <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb22:	691b      	ldr	r3, [r3, #16]
 800bb24:	6878      	ldr	r0, [r7, #4]
 800bb26:	4798      	blx	r3
 800bb28:	4603      	mov	r3, r0
 800bb2a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800bb2c:	7bbb      	ldrb	r3, [r7, #14]
 800bb2e:	b2db      	uxtb	r3, r3
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d103      	bne.n	800bb3c <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	220b      	movs	r2, #11
 800bb38:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bb3a:	e058      	b.n	800bbee <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800bb3c:	7bbb      	ldrb	r3, [r7, #14]
 800bb3e:	b2db      	uxtb	r3, r3
 800bb40:	2b02      	cmp	r3, #2
 800bb42:	d154      	bne.n	800bbee <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	220d      	movs	r2, #13
 800bb48:	701a      	strb	r2, [r3, #0]
      break;
 800bb4a:	e050      	b.n	800bbee <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	220d      	movs	r2, #13
 800bb50:	701a      	strb	r2, [r3, #0]
      break;
 800bb52:	e04c      	b.n	800bbee <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d049      	beq.n	800bbf2 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb64:	695b      	ldr	r3, [r3, #20]
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	4798      	blx	r3
      }
      break;
 800bb6a:	e042      	b.n	800bbf2 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7ff fd4b 	bl	800b610 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d009      	beq.n	800bb98 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	6878      	ldr	r0, [r7, #4]
 800bb8e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d005      	beq.n	800bbae <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800bba8:	2105      	movs	r1, #5
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	2b01      	cmp	r3, #1
 800bbb8:	d107      	bne.n	800bbca <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f7ff fe21 	bl	800b80a <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800bbc8:	e014      	b.n	800bbf4 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	f001 fb20 	bl	800d210 <USBH_LL_Start>
      break;
 800bbd0:	e010      	b.n	800bbf4 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800bbd2:	bf00      	nop
 800bbd4:	e00e      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbd6:	bf00      	nop
 800bbd8:	e00c      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbda:	bf00      	nop
 800bbdc:	e00a      	b.n	800bbf4 <USBH_Process+0x3c8>
    break;
 800bbde:	bf00      	nop
 800bbe0:	e008      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbe2:	bf00      	nop
 800bbe4:	e006      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbe6:	bf00      	nop
 800bbe8:	e004      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbea:	bf00      	nop
 800bbec:	e002      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbee:	bf00      	nop
 800bbf0:	e000      	b.n	800bbf4 <USBH_Process+0x3c8>
      break;
 800bbf2:	bf00      	nop
  }
  return USBH_OK;
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3710      	adds	r7, #16
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}
 800bbfe:	bf00      	nop

0800bc00 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b088      	sub	sp, #32
 800bc04:	af04      	add	r7, sp, #16
 800bc06:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800bc08:	2301      	movs	r3, #1
 800bc0a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	785b      	ldrb	r3, [r3, #1]
 800bc14:	2b07      	cmp	r3, #7
 800bc16:	f200 81bd 	bhi.w	800bf94 <USBH_HandleEnum+0x394>
 800bc1a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc20 <USBH_HandleEnum+0x20>)
 800bc1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc20:	0800bc41 	.word	0x0800bc41
 800bc24:	0800bcfb 	.word	0x0800bcfb
 800bc28:	0800bd65 	.word	0x0800bd65
 800bc2c:	0800bdef 	.word	0x0800bdef
 800bc30:	0800be59 	.word	0x0800be59
 800bc34:	0800bec9 	.word	0x0800bec9
 800bc38:	0800bf0f 	.word	0x0800bf0f
 800bc3c:	0800bf55 	.word	0x0800bf55
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800bc40:	2108      	movs	r1, #8
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f000 fa50 	bl	800c0e8 <USBH_Get_DevDesc>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc4c:	7bbb      	ldrb	r3, [r7, #14]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d12e      	bne.n	800bcb0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	2201      	movs	r2, #1
 800bc60:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	7919      	ldrb	r1, [r3, #4]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bc72:	687a      	ldr	r2, [r7, #4]
 800bc74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bc76:	9202      	str	r2, [sp, #8]
 800bc78:	2200      	movs	r2, #0
 800bc7a:	9201      	str	r2, [sp, #4]
 800bc7c:	9300      	str	r3, [sp, #0]
 800bc7e:	4603      	mov	r3, r0
 800bc80:	2280      	movs	r2, #128	@ 0x80
 800bc82:	6878      	ldr	r0, [r7, #4]
 800bc84:	f001 f8e2 	bl	800ce4c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	7959      	ldrb	r1, [r3, #5]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bc98:	687a      	ldr	r2, [r7, #4]
 800bc9a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bc9c:	9202      	str	r2, [sp, #8]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	9201      	str	r2, [sp, #4]
 800bca2:	9300      	str	r3, [sp, #0]
 800bca4:	4603      	mov	r3, r0
 800bca6:	2200      	movs	r2, #0
 800bca8:	6878      	ldr	r0, [r7, #4]
 800bcaa:	f001 f8cf 	bl	800ce4c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bcae:	e173      	b.n	800bf98 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bcb0:	7bbb      	ldrb	r3, [r7, #14]
 800bcb2:	2b03      	cmp	r3, #3
 800bcb4:	f040 8170 	bne.w	800bf98 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	b2da      	uxtb	r2, r3
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800bcce:	2b03      	cmp	r3, #3
 800bcd0:	d903      	bls.n	800bcda <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	220d      	movs	r2, #13
 800bcd6:	701a      	strb	r2, [r3, #0]
      break;
 800bcd8:	e15e      	b.n	800bf98 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	795b      	ldrb	r3, [r3, #5]
 800bcde:	4619      	mov	r1, r3
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f001 f903 	bl	800ceec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	791b      	ldrb	r3, [r3, #4]
 800bcea:	4619      	mov	r1, r3
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f001 f8fd 	bl	800ceec <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	701a      	strb	r2, [r3, #0]
      break;
 800bcf8:	e14e      	b.n	800bf98 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bcfa:	2112      	movs	r1, #18
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f000 f9f3 	bl	800c0e8 <USBH_Get_DevDesc>
 800bd02:	4603      	mov	r3, r0
 800bd04:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd06:	7bbb      	ldrb	r3, [r7, #14]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d103      	bne.n	800bd14 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2202      	movs	r2, #2
 800bd10:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bd12:	e143      	b.n	800bf9c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd14:	7bbb      	ldrb	r3, [r7, #14]
 800bd16:	2b03      	cmp	r3, #3
 800bd18:	f040 8140 	bne.w	800bf9c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800bd22:	3301      	adds	r3, #1
 800bd24:	b2da      	uxtb	r2, r3
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800bd32:	2b03      	cmp	r3, #3
 800bd34:	d903      	bls.n	800bd3e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	220d      	movs	r2, #13
 800bd3a:	701a      	strb	r2, [r3, #0]
      break;
 800bd3c:	e12e      	b.n	800bf9c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	795b      	ldrb	r3, [r3, #5]
 800bd42:	4619      	mov	r1, r3
 800bd44:	6878      	ldr	r0, [r7, #4]
 800bd46:	f001 f8d1 	bl	800ceec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	791b      	ldrb	r3, [r3, #4]
 800bd4e:	4619      	mov	r1, r3
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f001 f8cb 	bl	800ceec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	701a      	strb	r2, [r3, #0]
      break;
 800bd62:	e11b      	b.n	800bf9c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bd64:	2101      	movs	r1, #1
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f000 fa7d 	bl	800c266 <USBH_SetAddress>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd70:	7bbb      	ldrb	r3, [r7, #14]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d130      	bne.n	800bdd8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800bd76:	2002      	movs	r0, #2
 800bd78:	f001 fb9f 	bl	800d4ba <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2203      	movs	r2, #3
 800bd88:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	7919      	ldrb	r1, [r3, #4]
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bd9a:	687a      	ldr	r2, [r7, #4]
 800bd9c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bd9e:	9202      	str	r2, [sp, #8]
 800bda0:	2200      	movs	r2, #0
 800bda2:	9201      	str	r2, [sp, #4]
 800bda4:	9300      	str	r3, [sp, #0]
 800bda6:	4603      	mov	r3, r0
 800bda8:	2280      	movs	r2, #128	@ 0x80
 800bdaa:	6878      	ldr	r0, [r7, #4]
 800bdac:	f001 f84e 	bl	800ce4c <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	7959      	ldrb	r1, [r3, #5]
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800bdc0:	687a      	ldr	r2, [r7, #4]
 800bdc2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bdc4:	9202      	str	r2, [sp, #8]
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	9201      	str	r2, [sp, #4]
 800bdca:	9300      	str	r3, [sp, #0]
 800bdcc:	4603      	mov	r3, r0
 800bdce:	2200      	movs	r2, #0
 800bdd0:	6878      	ldr	r0, [r7, #4]
 800bdd2:	f001 f83b 	bl	800ce4c <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bdd6:	e0e3      	b.n	800bfa0 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bdd8:	7bbb      	ldrb	r3, [r7, #14]
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	f040 80e0 	bne.w	800bfa0 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	220d      	movs	r2, #13
 800bde4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	2200      	movs	r2, #0
 800bdea:	705a      	strb	r2, [r3, #1]
      break;
 800bdec:	e0d8      	b.n	800bfa0 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800bdee:	2109      	movs	r1, #9
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f000 f9a5 	bl	800c140 <USBH_Get_CfgDesc>
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bdfa:	7bbb      	ldrb	r3, [r7, #14]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	d103      	bne.n	800be08 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2204      	movs	r2, #4
 800be04:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800be06:	e0cd      	b.n	800bfa4 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be08:	7bbb      	ldrb	r3, [r7, #14]
 800be0a:	2b03      	cmp	r3, #3
 800be0c:	f040 80ca 	bne.w	800bfa4 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800be16:	3301      	adds	r3, #1
 800be18:	b2da      	uxtb	r2, r3
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800be26:	2b03      	cmp	r3, #3
 800be28:	d903      	bls.n	800be32 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	220d      	movs	r2, #13
 800be2e:	701a      	strb	r2, [r3, #0]
      break;
 800be30:	e0b8      	b.n	800bfa4 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	795b      	ldrb	r3, [r3, #5]
 800be36:	4619      	mov	r1, r3
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f001 f857 	bl	800ceec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	791b      	ldrb	r3, [r3, #4]
 800be42:	4619      	mov	r1, r3
 800be44:	6878      	ldr	r0, [r7, #4]
 800be46:	f001 f851 	bl	800ceec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	2200      	movs	r2, #0
 800be4e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2200      	movs	r2, #0
 800be54:	701a      	strb	r2, [r3, #0]
      break;
 800be56:	e0a5      	b.n	800bfa4 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800be5e:	4619      	mov	r1, r3
 800be60:	6878      	ldr	r0, [r7, #4]
 800be62:	f000 f96d 	bl	800c140 <USBH_Get_CfgDesc>
 800be66:	4603      	mov	r3, r0
 800be68:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800be6a:	7bbb      	ldrb	r3, [r7, #14]
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d103      	bne.n	800be78 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2205      	movs	r2, #5
 800be74:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800be76:	e097      	b.n	800bfa8 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be78:	7bbb      	ldrb	r3, [r7, #14]
 800be7a:	2b03      	cmp	r3, #3
 800be7c:	f040 8094 	bne.w	800bfa8 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800be86:	3301      	adds	r3, #1
 800be88:	b2da      	uxtb	r2, r3
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800be96:	2b03      	cmp	r3, #3
 800be98:	d903      	bls.n	800bea2 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	220d      	movs	r2, #13
 800be9e:	701a      	strb	r2, [r3, #0]
      break;
 800bea0:	e082      	b.n	800bfa8 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	795b      	ldrb	r3, [r3, #5]
 800bea6:	4619      	mov	r1, r3
 800bea8:	6878      	ldr	r0, [r7, #4]
 800beaa:	f001 f81f 	bl	800ceec <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	791b      	ldrb	r3, [r3, #4]
 800beb2:	4619      	mov	r1, r3
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f001 f819 	bl	800ceec <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	2200      	movs	r2, #0
 800bebe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2200      	movs	r2, #0
 800bec4:	701a      	strb	r2, [r3, #0]
      break;
 800bec6:	e06f      	b.n	800bfa8 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d019      	beq.n	800bf06 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bede:	23ff      	movs	r3, #255	@ 0xff
 800bee0:	6878      	ldr	r0, [r7, #4]
 800bee2:	f000 f957 	bl	800c194 <USBH_Get_StringDesc>
 800bee6:	4603      	mov	r3, r0
 800bee8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800beea:	7bbb      	ldrb	r3, [r7, #14]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d103      	bne.n	800bef8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	2206      	movs	r2, #6
 800bef4:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800bef6:	e059      	b.n	800bfac <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bef8:	7bbb      	ldrb	r3, [r7, #14]
 800befa:	2b03      	cmp	r3, #3
 800befc:	d156      	bne.n	800bfac <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2206      	movs	r2, #6
 800bf02:	705a      	strb	r2, [r3, #1]
      break;
 800bf04:	e052      	b.n	800bfac <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	2206      	movs	r2, #6
 800bf0a:	705a      	strb	r2, [r3, #1]
      break;
 800bf0c:	e04e      	b.n	800bfac <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d019      	beq.n	800bf4c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800bf24:	23ff      	movs	r3, #255	@ 0xff
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 f934 	bl	800c194 <USBH_Get_StringDesc>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bf30:	7bbb      	ldrb	r3, [r7, #14]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d103      	bne.n	800bf3e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	2207      	movs	r2, #7
 800bf3a:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800bf3c:	e038      	b.n	800bfb0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bf3e:	7bbb      	ldrb	r3, [r7, #14]
 800bf40:	2b03      	cmp	r3, #3
 800bf42:	d135      	bne.n	800bfb0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2207      	movs	r2, #7
 800bf48:	705a      	strb	r2, [r3, #1]
      break;
 800bf4a:	e031      	b.n	800bfb0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2207      	movs	r2, #7
 800bf50:	705a      	strb	r2, [r3, #1]
      break;
 800bf52:	e02d      	b.n	800bfb0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d017      	beq.n	800bf8e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bf6a:	23ff      	movs	r3, #255	@ 0xff
 800bf6c:	6878      	ldr	r0, [r7, #4]
 800bf6e:	f000 f911 	bl	800c194 <USBH_Get_StringDesc>
 800bf72:	4603      	mov	r3, r0
 800bf74:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bf76:	7bbb      	ldrb	r3, [r7, #14]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	d102      	bne.n	800bf82 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800bf80:	e018      	b.n	800bfb4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bf82:	7bbb      	ldrb	r3, [r7, #14]
 800bf84:	2b03      	cmp	r3, #3
 800bf86:	d115      	bne.n	800bfb4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	73fb      	strb	r3, [r7, #15]
      break;
 800bf8c:	e012      	b.n	800bfb4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800bf8e:	2300      	movs	r3, #0
 800bf90:	73fb      	strb	r3, [r7, #15]
      break;
 800bf92:	e00f      	b.n	800bfb4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800bf94:	bf00      	nop
 800bf96:	e00e      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bf98:	bf00      	nop
 800bf9a:	e00c      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bf9c:	bf00      	nop
 800bf9e:	e00a      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfa0:	bf00      	nop
 800bfa2:	e008      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfa4:	bf00      	nop
 800bfa6:	e006      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfa8:	bf00      	nop
 800bfaa:	e004      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfac:	bf00      	nop
 800bfae:	e002      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfb0:	bf00      	nop
 800bfb2:	e000      	b.n	800bfb6 <USBH_HandleEnum+0x3b6>
      break;
 800bfb4:	bf00      	nop
  }
  return Status;
 800bfb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfb8:	4618      	mov	r0, r3
 800bfba:	3710      	adds	r7, #16
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}

0800bfc0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bfc0:	b480      	push	{r7}
 800bfc2:	b083      	sub	sp, #12
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
 800bfc8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	683a      	ldr	r2, [r7, #0]
 800bfce:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800bfd2:	bf00      	nop
 800bfd4:	370c      	adds	r7, #12
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bfde:	b580      	push	{r7, lr}
 800bfe0:	b082      	sub	sp, #8
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800bfec:	1c5a      	adds	r2, r3, #1
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f804 	bl	800c002 <USBH_HandleSof>
}
 800bffa:	bf00      	nop
 800bffc:	3708      	adds	r7, #8
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}

0800c002 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800c002:	b580      	push	{r7, lr}
 800c004:	b082      	sub	sp, #8
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	781b      	ldrb	r3, [r3, #0]
 800c00e:	b2db      	uxtb	r3, r3
 800c010:	2b0b      	cmp	r3, #11
 800c012:	d10a      	bne.n	800c02a <USBH_HandleSof+0x28>
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d005      	beq.n	800c02a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800c024:	699b      	ldr	r3, [r3, #24]
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	4798      	blx	r3
  }
}
 800c02a:	bf00      	nop
 800c02c:	3708      	adds	r7, #8
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}

0800c032 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800c032:	b480      	push	{r7}
 800c034:	b083      	sub	sp, #12
 800c036:	af00      	add	r7, sp, #0
 800c038:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2201      	movs	r2, #1
 800c03e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800c042:	bf00      	nop
}
 800c044:	370c      	adds	r7, #12
 800c046:	46bd      	mov	sp, r7
 800c048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04c:	4770      	bx	lr

0800c04e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800c04e:	b480      	push	{r7}
 800c050:	b083      	sub	sp, #12
 800c052:	af00      	add	r7, sp, #0
 800c054:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2201      	movs	r2, #1
 800c062:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800c066:	bf00      	nop
}
 800c068:	370c      	adds	r7, #12
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr

0800c072 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800c072:	b480      	push	{r7}
 800c074:	b083      	sub	sp, #12
 800c076:	af00      	add	r7, sp, #0
 800c078:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	2200      	movs	r2, #0
 800c086:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2200      	movs	r2, #0
 800c08e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c092:	2300      	movs	r3, #0
}
 800c094:	4618      	mov	r0, r3
 800c096:	370c      	adds	r7, #12
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b082      	sub	sp, #8
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	2201      	movs	r2, #1
 800c0ac:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f001 f8c0 	bl	800d246 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	791b      	ldrb	r3, [r3, #4]
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	6878      	ldr	r0, [r7, #4]
 800c0ce:	f000 ff0d 	bl	800ceec <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	795b      	ldrb	r3, [r3, #5]
 800c0d6:	4619      	mov	r1, r3
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 ff07 	bl	800ceec <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3708      	adds	r7, #8
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b086      	sub	sp, #24
 800c0ec:	af02      	add	r7, sp, #8
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800c0f4:	887b      	ldrh	r3, [r7, #2]
 800c0f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0fa:	d901      	bls.n	800c100 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c0fc:	2303      	movs	r3, #3
 800c0fe:	e01b      	b.n	800c138 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c106:	887b      	ldrh	r3, [r7, #2]
 800c108:	9300      	str	r3, [sp, #0]
 800c10a:	4613      	mov	r3, r2
 800c10c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c110:	2100      	movs	r1, #0
 800c112:	6878      	ldr	r0, [r7, #4]
 800c114:	f000 f872 	bl	800c1fc <USBH_GetDescriptor>
 800c118:	4603      	mov	r3, r0
 800c11a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800c11c:	7bfb      	ldrb	r3, [r7, #15]
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d109      	bne.n	800c136 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c128:	887a      	ldrh	r2, [r7, #2]
 800c12a:	4619      	mov	r1, r3
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f000 f929 	bl	800c384 <USBH_ParseDevDesc>
 800c132:	4603      	mov	r3, r0
 800c134:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c136:	7bfb      	ldrb	r3, [r7, #15]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3710      	adds	r7, #16
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b086      	sub	sp, #24
 800c144:	af02      	add	r7, sp, #8
 800c146:	6078      	str	r0, [r7, #4]
 800c148:	460b      	mov	r3, r1
 800c14a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	331c      	adds	r3, #28
 800c150:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800c152:	887b      	ldrh	r3, [r7, #2]
 800c154:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c158:	d901      	bls.n	800c15e <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c15a:	2303      	movs	r3, #3
 800c15c:	e016      	b.n	800c18c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c15e:	887b      	ldrh	r3, [r7, #2]
 800c160:	9300      	str	r3, [sp, #0]
 800c162:	68bb      	ldr	r3, [r7, #8]
 800c164:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c168:	2100      	movs	r1, #0
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f000 f846 	bl	800c1fc <USBH_GetDescriptor>
 800c170:	4603      	mov	r3, r0
 800c172:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800c174:	7bfb      	ldrb	r3, [r7, #15]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d107      	bne.n	800c18a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800c17a:	887b      	ldrh	r3, [r7, #2]
 800c17c:	461a      	mov	r2, r3
 800c17e:	68b9      	ldr	r1, [r7, #8]
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f000 f9af 	bl	800c4e4 <USBH_ParseCfgDesc>
 800c186:	4603      	mov	r3, r0
 800c188:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c18a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c18c:	4618      	mov	r0, r3
 800c18e:	3710      	adds	r7, #16
 800c190:	46bd      	mov	sp, r7
 800c192:	bd80      	pop	{r7, pc}

0800c194 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b088      	sub	sp, #32
 800c198:	af02      	add	r7, sp, #8
 800c19a:	60f8      	str	r0, [r7, #12]
 800c19c:	607a      	str	r2, [r7, #4]
 800c19e:	461a      	mov	r2, r3
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	72fb      	strb	r3, [r7, #11]
 800c1a4:	4613      	mov	r3, r2
 800c1a6:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800c1a8:	893b      	ldrh	r3, [r7, #8]
 800c1aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c1ae:	d802      	bhi.n	800c1b6 <USBH_Get_StringDesc+0x22>
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d101      	bne.n	800c1ba <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800c1b6:	2303      	movs	r3, #3
 800c1b8:	e01c      	b.n	800c1f4 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800c1ba:	7afb      	ldrb	r3, [r7, #11]
 800c1bc:	b29b      	uxth	r3, r3
 800c1be:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800c1c2:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800c1ca:	893b      	ldrh	r3, [r7, #8]
 800c1cc:	9300      	str	r3, [sp, #0]
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	2100      	movs	r1, #0
 800c1d2:	68f8      	ldr	r0, [r7, #12]
 800c1d4:	f000 f812 	bl	800c1fc <USBH_GetDescriptor>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800c1dc:	7dfb      	ldrb	r3, [r7, #23]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d107      	bne.n	800c1f2 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800c1e8:	893a      	ldrh	r2, [r7, #8]
 800c1ea:	6879      	ldr	r1, [r7, #4]
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	f000 fb8c 	bl	800c90a <USBH_ParseStringDesc>
  }

  return status;
 800c1f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3718      	adds	r7, #24
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b084      	sub	sp, #16
 800c200:	af00      	add	r7, sp, #0
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	607b      	str	r3, [r7, #4]
 800c206:	460b      	mov	r3, r1
 800c208:	72fb      	strb	r3, [r7, #11]
 800c20a:	4613      	mov	r3, r2
 800c20c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	789b      	ldrb	r3, [r3, #2]
 800c212:	2b01      	cmp	r3, #1
 800c214:	d11c      	bne.n	800c250 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c216:	7afb      	ldrb	r3, [r7, #11]
 800c218:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c21c:	b2da      	uxtb	r2, r3
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2206      	movs	r2, #6
 800c226:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	893a      	ldrh	r2, [r7, #8]
 800c22c:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c22e:	893b      	ldrh	r3, [r7, #8]
 800c230:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800c234:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c238:	d104      	bne.n	800c244 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	f240 4209 	movw	r2, #1033	@ 0x409
 800c240:	829a      	strh	r2, [r3, #20]
 800c242:	e002      	b.n	800c24a <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	2200      	movs	r2, #0
 800c248:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	8b3a      	ldrh	r2, [r7, #24]
 800c24e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c250:	8b3b      	ldrh	r3, [r7, #24]
 800c252:	461a      	mov	r2, r3
 800c254:	6879      	ldr	r1, [r7, #4]
 800c256:	68f8      	ldr	r0, [r7, #12]
 800c258:	f000 fba4 	bl	800c9a4 <USBH_CtlReq>
 800c25c:	4603      	mov	r3, r0
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3710      	adds	r7, #16
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}

0800c266 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c266:	b580      	push	{r7, lr}
 800c268:	b082      	sub	sp, #8
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	6078      	str	r0, [r7, #4]
 800c26e:	460b      	mov	r3, r1
 800c270:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	789b      	ldrb	r3, [r3, #2]
 800c276:	2b01      	cmp	r3, #1
 800c278:	d10f      	bne.n	800c29a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	2200      	movs	r2, #0
 800c27e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2205      	movs	r2, #5
 800c284:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c286:	78fb      	ldrb	r3, [r7, #3]
 800c288:	b29a      	uxth	r2, r3
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	2200      	movs	r2, #0
 800c292:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2200      	movs	r2, #0
 800c298:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c29a:	2200      	movs	r2, #0
 800c29c:	2100      	movs	r1, #0
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f000 fb80 	bl	800c9a4 <USBH_CtlReq>
 800c2a4:	4603      	mov	r3, r0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3708      	adds	r7, #8
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}

0800c2ae <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c2ae:	b580      	push	{r7, lr}
 800c2b0:	b082      	sub	sp, #8
 800c2b2:	af00      	add	r7, sp, #0
 800c2b4:	6078      	str	r0, [r7, #4]
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	789b      	ldrb	r3, [r3, #2]
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d10e      	bne.n	800c2e0 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2209      	movs	r2, #9
 800c2cc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	887a      	ldrh	r2, [r7, #2]
 800c2d2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	2200      	movs	r2, #0
 800c2d8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2200      	movs	r2, #0
 800c2de:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2100      	movs	r1, #0
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 fb5d 	bl	800c9a4 <USBH_CtlReq>
 800c2ea:	4603      	mov	r3, r0
}
 800c2ec:	4618      	mov	r0, r3
 800c2ee:	3708      	adds	r7, #8
 800c2f0:	46bd      	mov	sp, r7
 800c2f2:	bd80      	pop	{r7, pc}

0800c2f4 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c2f4:	b580      	push	{r7, lr}
 800c2f6:	b082      	sub	sp, #8
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
 800c2fc:	460b      	mov	r3, r1
 800c2fe:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	789b      	ldrb	r3, [r3, #2]
 800c304:	2b01      	cmp	r3, #1
 800c306:	d10f      	bne.n	800c328 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	2200      	movs	r2, #0
 800c30c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	2203      	movs	r2, #3
 800c312:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c314:	78fb      	ldrb	r3, [r7, #3]
 800c316:	b29a      	uxth	r2, r3
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	2200      	movs	r2, #0
 800c320:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	2200      	movs	r2, #0
 800c326:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c328:	2200      	movs	r2, #0
 800c32a:	2100      	movs	r1, #0
 800c32c:	6878      	ldr	r0, [r7, #4]
 800c32e:	f000 fb39 	bl	800c9a4 <USBH_CtlReq>
 800c332:	4603      	mov	r3, r0
}
 800c334:	4618      	mov	r0, r3
 800c336:	3708      	adds	r7, #8
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}

0800c33c <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b082      	sub	sp, #8
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
 800c344:	460b      	mov	r3, r1
 800c346:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	789b      	ldrb	r3, [r3, #2]
 800c34c:	2b01      	cmp	r3, #1
 800c34e:	d10f      	bne.n	800c370 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	2202      	movs	r2, #2
 800c354:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2201      	movs	r2, #1
 800c35a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2200      	movs	r2, #0
 800c360:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c362:	78fb      	ldrb	r3, [r7, #3]
 800c364:	b29a      	uxth	r2, r3
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	2200      	movs	r2, #0
 800c36e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800c370:	2200      	movs	r2, #0
 800c372:	2100      	movs	r1, #0
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f000 fb15 	bl	800c9a4 <USBH_CtlReq>
 800c37a:	4603      	mov	r3, r0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	3708      	adds	r7, #8
 800c380:	46bd      	mov	sp, r7
 800c382:	bd80      	pop	{r7, pc}

0800c384 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c384:	b480      	push	{r7}
 800c386:	b087      	sub	sp, #28
 800c388:	af00      	add	r7, sp, #0
 800c38a:	60f8      	str	r0, [r7, #12]
 800c38c:	60b9      	str	r1, [r7, #8]
 800c38e:	4613      	mov	r3, r2
 800c390:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800c398:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800c39a:	2300      	movs	r3, #0
 800c39c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d101      	bne.n	800c3a8 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800c3a4:	2302      	movs	r3, #2
 800c3a6:	e094      	b.n	800c4d2 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800c3a8:	68bb      	ldr	r3, [r7, #8]
 800c3aa:	781a      	ldrb	r2, [r3, #0]
 800c3ac:	693b      	ldr	r3, [r7, #16]
 800c3ae:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	785a      	ldrb	r2, [r3, #1]
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800c3b8:	68bb      	ldr	r3, [r7, #8]
 800c3ba:	3302      	adds	r3, #2
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	3303      	adds	r3, #3
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	021b      	lsls	r3, r3, #8
 800c3c8:	b29b      	uxth	r3, r3
 800c3ca:	4313      	orrs	r3, r2
 800c3cc:	b29a      	uxth	r2, r3
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	791a      	ldrb	r2, [r3, #4]
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	795a      	ldrb	r2, [r3, #5]
 800c3de:	693b      	ldr	r3, [r7, #16]
 800c3e0:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	799a      	ldrb	r2, [r3, #6]
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	79da      	ldrb	r2, [r3, #7]
 800c3ee:	693b      	ldr	r3, [r7, #16]
 800c3f0:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	d004      	beq.n	800c406 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800c402:	2b01      	cmp	r3, #1
 800c404:	d11b      	bne.n	800c43e <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800c406:	693b      	ldr	r3, [r7, #16]
 800c408:	79db      	ldrb	r3, [r3, #7]
 800c40a:	2b20      	cmp	r3, #32
 800c40c:	dc0f      	bgt.n	800c42e <USBH_ParseDevDesc+0xaa>
 800c40e:	2b08      	cmp	r3, #8
 800c410:	db0f      	blt.n	800c432 <USBH_ParseDevDesc+0xae>
 800c412:	3b08      	subs	r3, #8
 800c414:	4a32      	ldr	r2, [pc, #200]	@ (800c4e0 <USBH_ParseDevDesc+0x15c>)
 800c416:	fa22 f303 	lsr.w	r3, r2, r3
 800c41a:	f003 0301 	and.w	r3, r3, #1
 800c41e:	2b00      	cmp	r3, #0
 800c420:	bf14      	ite	ne
 800c422:	2301      	movne	r3, #1
 800c424:	2300      	moveq	r3, #0
 800c426:	b2db      	uxtb	r3, r3
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d106      	bne.n	800c43a <USBH_ParseDevDesc+0xb6>
 800c42c:	e001      	b.n	800c432 <USBH_ParseDevDesc+0xae>
 800c42e:	2b40      	cmp	r3, #64	@ 0x40
 800c430:	d003      	beq.n	800c43a <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800c432:	693b      	ldr	r3, [r7, #16]
 800c434:	2208      	movs	r2, #8
 800c436:	71da      	strb	r2, [r3, #7]
        break;
 800c438:	e000      	b.n	800c43c <USBH_ParseDevDesc+0xb8>
        break;
 800c43a:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800c43c:	e00e      	b.n	800c45c <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c444:	2b02      	cmp	r3, #2
 800c446:	d107      	bne.n	800c458 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800c448:	693b      	ldr	r3, [r7, #16]
 800c44a:	79db      	ldrb	r3, [r3, #7]
 800c44c:	2b08      	cmp	r3, #8
 800c44e:	d005      	beq.n	800c45c <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800c450:	693b      	ldr	r3, [r7, #16]
 800c452:	2208      	movs	r2, #8
 800c454:	71da      	strb	r2, [r3, #7]
 800c456:	e001      	b.n	800c45c <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c458:	2303      	movs	r3, #3
 800c45a:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800c45c:	88fb      	ldrh	r3, [r7, #6]
 800c45e:	2b08      	cmp	r3, #8
 800c460:	d936      	bls.n	800c4d0 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800c462:	68bb      	ldr	r3, [r7, #8]
 800c464:	3308      	adds	r3, #8
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	461a      	mov	r2, r3
 800c46a:	68bb      	ldr	r3, [r7, #8]
 800c46c:	3309      	adds	r3, #9
 800c46e:	781b      	ldrb	r3, [r3, #0]
 800c470:	021b      	lsls	r3, r3, #8
 800c472:	b29b      	uxth	r3, r3
 800c474:	4313      	orrs	r3, r2
 800c476:	b29a      	uxth	r2, r3
 800c478:	693b      	ldr	r3, [r7, #16]
 800c47a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	330a      	adds	r3, #10
 800c480:	781b      	ldrb	r3, [r3, #0]
 800c482:	461a      	mov	r2, r3
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	330b      	adds	r3, #11
 800c488:	781b      	ldrb	r3, [r3, #0]
 800c48a:	021b      	lsls	r3, r3, #8
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	4313      	orrs	r3, r2
 800c490:	b29a      	uxth	r2, r3
 800c492:	693b      	ldr	r3, [r7, #16]
 800c494:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	330c      	adds	r3, #12
 800c49a:	781b      	ldrb	r3, [r3, #0]
 800c49c:	461a      	mov	r2, r3
 800c49e:	68bb      	ldr	r3, [r7, #8]
 800c4a0:	330d      	adds	r3, #13
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	021b      	lsls	r3, r3, #8
 800c4a6:	b29b      	uxth	r3, r3
 800c4a8:	4313      	orrs	r3, r2
 800c4aa:	b29a      	uxth	r2, r3
 800c4ac:	693b      	ldr	r3, [r7, #16]
 800c4ae:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800c4b0:	68bb      	ldr	r3, [r7, #8]
 800c4b2:	7b9a      	ldrb	r2, [r3, #14]
 800c4b4:	693b      	ldr	r3, [r7, #16]
 800c4b6:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	7bda      	ldrb	r2, [r3, #15]
 800c4bc:	693b      	ldr	r3, [r7, #16]
 800c4be:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	7c1a      	ldrb	r2, [r3, #16]
 800c4c4:	693b      	ldr	r3, [r7, #16]
 800c4c6:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	7c5a      	ldrb	r2, [r3, #17]
 800c4cc:	693b      	ldr	r3, [r7, #16]
 800c4ce:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800c4d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	371c      	adds	r7, #28
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr
 800c4de:	bf00      	nop
 800c4e0:	01000101 	.word	0x01000101

0800c4e4 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b08c      	sub	sp, #48	@ 0x30
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	60f8      	str	r0, [r7, #12]
 800c4ec:	60b9      	str	r1, [r7, #8]
 800c4ee:	4613      	mov	r3, r2
 800c4f0:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800c4f8:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c500:	2300      	movs	r3, #0
 800c502:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800c506:	2300      	movs	r3, #0
 800c508:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d101      	bne.n	800c516 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800c512:	2302      	movs	r3, #2
 800c514:	e0de      	b.n	800c6d4 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c516:	68bb      	ldr	r3, [r7, #8]
 800c518:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800c51a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	2b09      	cmp	r3, #9
 800c520:	d002      	beq.n	800c528 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800c522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c524:	2209      	movs	r2, #9
 800c526:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	781a      	ldrb	r2, [r3, #0]
 800c52c:	6a3b      	ldr	r3, [r7, #32]
 800c52e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800c530:	68bb      	ldr	r3, [r7, #8]
 800c532:	785a      	ldrb	r2, [r3, #1]
 800c534:	6a3b      	ldr	r3, [r7, #32]
 800c536:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800c538:	68bb      	ldr	r3, [r7, #8]
 800c53a:	3302      	adds	r3, #2
 800c53c:	781b      	ldrb	r3, [r3, #0]
 800c53e:	461a      	mov	r2, r3
 800c540:	68bb      	ldr	r3, [r7, #8]
 800c542:	3303      	adds	r3, #3
 800c544:	781b      	ldrb	r3, [r3, #0]
 800c546:	021b      	lsls	r3, r3, #8
 800c548:	b29b      	uxth	r3, r3
 800c54a:	4313      	orrs	r3, r2
 800c54c:	b29b      	uxth	r3, r3
 800c54e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c552:	bf28      	it	cs
 800c554:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800c558:	b29a      	uxth	r2, r3
 800c55a:	6a3b      	ldr	r3, [r7, #32]
 800c55c:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	791a      	ldrb	r2, [r3, #4]
 800c562:	6a3b      	ldr	r3, [r7, #32]
 800c564:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	795a      	ldrb	r2, [r3, #5]
 800c56a:	6a3b      	ldr	r3, [r7, #32]
 800c56c:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800c56e:	68bb      	ldr	r3, [r7, #8]
 800c570:	799a      	ldrb	r2, [r3, #6]
 800c572:	6a3b      	ldr	r3, [r7, #32]
 800c574:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800c576:	68bb      	ldr	r3, [r7, #8]
 800c578:	79da      	ldrb	r2, [r3, #7]
 800c57a:	6a3b      	ldr	r3, [r7, #32]
 800c57c:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	7a1a      	ldrb	r2, [r3, #8]
 800c582:	6a3b      	ldr	r3, [r7, #32]
 800c584:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c586:	88fb      	ldrh	r3, [r7, #6]
 800c588:	2b09      	cmp	r3, #9
 800c58a:	f240 80a1 	bls.w	800c6d0 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800c58e:	2309      	movs	r3, #9
 800c590:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800c592:	2300      	movs	r3, #0
 800c594:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c596:	e085      	b.n	800c6a4 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c598:	f107 0316 	add.w	r3, r7, #22
 800c59c:	4619      	mov	r1, r3
 800c59e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c5a0:	f000 f9e6 	bl	800c970 <USBH_GetNextDesc>
 800c5a4:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800c5a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5a8:	785b      	ldrb	r3, [r3, #1]
 800c5aa:	2b04      	cmp	r3, #4
 800c5ac:	d17a      	bne.n	800c6a4 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800c5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b0:	781b      	ldrb	r3, [r3, #0]
 800c5b2:	2b09      	cmp	r3, #9
 800c5b4:	d002      	beq.n	800c5bc <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800c5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b8:	2209      	movs	r2, #9
 800c5ba:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800c5bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c5c0:	221a      	movs	r2, #26
 800c5c2:	fb02 f303 	mul.w	r3, r2, r3
 800c5c6:	3308      	adds	r3, #8
 800c5c8:	6a3a      	ldr	r2, [r7, #32]
 800c5ca:	4413      	add	r3, r2
 800c5cc:	3302      	adds	r3, #2
 800c5ce:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c5d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c5d2:	69f8      	ldr	r0, [r7, #28]
 800c5d4:	f000 f882 	bl	800c6dc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c5d8:	2300      	movs	r3, #0
 800c5da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800c5de:	2300      	movs	r3, #0
 800c5e0:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c5e2:	e043      	b.n	800c66c <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c5e4:	f107 0316 	add.w	r3, r7, #22
 800c5e8:	4619      	mov	r1, r3
 800c5ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c5ec:	f000 f9c0 	bl	800c970 <USBH_GetNextDesc>
 800c5f0:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5f4:	785b      	ldrb	r3, [r3, #1]
 800c5f6:	2b05      	cmp	r3, #5
 800c5f8:	d138      	bne.n	800c66c <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800c5fa:	69fb      	ldr	r3, [r7, #28]
 800c5fc:	795b      	ldrb	r3, [r3, #5]
 800c5fe:	2b01      	cmp	r3, #1
 800c600:	d113      	bne.n	800c62a <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c602:	69fb      	ldr	r3, [r7, #28]
 800c604:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800c606:	2b02      	cmp	r3, #2
 800c608:	d003      	beq.n	800c612 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800c60a:	69fb      	ldr	r3, [r7, #28]
 800c60c:	799b      	ldrb	r3, [r3, #6]
 800c60e:	2b03      	cmp	r3, #3
 800c610:	d10b      	bne.n	800c62a <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c612:	69fb      	ldr	r3, [r7, #28]
 800c614:	79db      	ldrb	r3, [r3, #7]
 800c616:	2b00      	cmp	r3, #0
 800c618:	d10b      	bne.n	800c632 <USBH_ParseCfgDesc+0x14e>
 800c61a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	2b09      	cmp	r3, #9
 800c620:	d007      	beq.n	800c632 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800c622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c624:	2209      	movs	r2, #9
 800c626:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c628:	e003      	b.n	800c632 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800c62a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c62c:	2207      	movs	r2, #7
 800c62e:	701a      	strb	r2, [r3, #0]
 800c630:	e000      	b.n	800c634 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800c632:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c638:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c63c:	3201      	adds	r2, #1
 800c63e:	00d2      	lsls	r2, r2, #3
 800c640:	211a      	movs	r1, #26
 800c642:	fb01 f303 	mul.w	r3, r1, r3
 800c646:	4413      	add	r3, r2
 800c648:	3308      	adds	r3, #8
 800c64a:	6a3a      	ldr	r2, [r7, #32]
 800c64c:	4413      	add	r3, r2
 800c64e:	3304      	adds	r3, #4
 800c650:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800c652:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c654:	69b9      	ldr	r1, [r7, #24]
 800c656:	68f8      	ldr	r0, [r7, #12]
 800c658:	f000 f86f 	bl	800c73a <USBH_ParseEPDesc>
 800c65c:	4603      	mov	r3, r0
 800c65e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800c662:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c666:	3301      	adds	r3, #1
 800c668:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c66c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c670:	2b01      	cmp	r3, #1
 800c672:	d80a      	bhi.n	800c68a <USBH_ParseCfgDesc+0x1a6>
 800c674:	69fb      	ldr	r3, [r7, #28]
 800c676:	791b      	ldrb	r3, [r3, #4]
 800c678:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c67c:	429a      	cmp	r2, r3
 800c67e:	d204      	bcs.n	800c68a <USBH_ParseCfgDesc+0x1a6>
 800c680:	6a3b      	ldr	r3, [r7, #32]
 800c682:	885a      	ldrh	r2, [r3, #2]
 800c684:	8afb      	ldrh	r3, [r7, #22]
 800c686:	429a      	cmp	r2, r3
 800c688:	d8ac      	bhi.n	800c5e4 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	791b      	ldrb	r3, [r3, #4]
 800c68e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800c692:	429a      	cmp	r2, r3
 800c694:	d201      	bcs.n	800c69a <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800c696:	2303      	movs	r3, #3
 800c698:	e01c      	b.n	800c6d4 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800c69a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c69e:	3301      	adds	r3, #1
 800c6a0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c6a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c6a8:	2b01      	cmp	r3, #1
 800c6aa:	d805      	bhi.n	800c6b8 <USBH_ParseCfgDesc+0x1d4>
 800c6ac:	6a3b      	ldr	r3, [r7, #32]
 800c6ae:	885a      	ldrh	r2, [r3, #2]
 800c6b0:	8afb      	ldrh	r3, [r7, #22]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	f63f af70 	bhi.w	800c598 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800c6b8:	6a3b      	ldr	r3, [r7, #32]
 800c6ba:	791b      	ldrb	r3, [r3, #4]
 800c6bc:	2b02      	cmp	r3, #2
 800c6be:	bf28      	it	cs
 800c6c0:	2302      	movcs	r3, #2
 800c6c2:	b2db      	uxtb	r3, r3
 800c6c4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c6c8:	429a      	cmp	r2, r3
 800c6ca:	d201      	bcs.n	800c6d0 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800c6cc:	2303      	movs	r3, #3
 800c6ce:	e001      	b.n	800c6d4 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800c6d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3730      	adds	r7, #48	@ 0x30
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b083      	sub	sp, #12
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
 800c6e4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	781a      	ldrb	r2, [r3, #0]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	785a      	ldrb	r2, [r3, #1]
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	789a      	ldrb	r2, [r3, #2]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800c6fe:	683b      	ldr	r3, [r7, #0]
 800c700:	78da      	ldrb	r2, [r3, #3]
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	791a      	ldrb	r2, [r3, #4]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	795a      	ldrb	r2, [r3, #5]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	799a      	ldrb	r2, [r3, #6]
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	79da      	ldrb	r2, [r3, #7]
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800c726:	683b      	ldr	r3, [r7, #0]
 800c728:	7a1a      	ldrb	r2, [r3, #8]
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	721a      	strb	r2, [r3, #8]
}
 800c72e:	bf00      	nop
 800c730:	370c      	adds	r7, #12
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr

0800c73a <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800c73a:	b480      	push	{r7}
 800c73c:	b087      	sub	sp, #28
 800c73e:	af00      	add	r7, sp, #0
 800c740:	60f8      	str	r0, [r7, #12]
 800c742:	60b9      	str	r1, [r7, #8]
 800c744:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800c746:	2300      	movs	r3, #0
 800c748:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800c74a:	687b      	ldr	r3, [r7, #4]
 800c74c:	781a      	ldrb	r2, [r3, #0]
 800c74e:	68bb      	ldr	r3, [r7, #8]
 800c750:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	785a      	ldrb	r2, [r3, #1]
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	789a      	ldrb	r2, [r3, #2]
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	78da      	ldrb	r2, [r3, #3]
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	3304      	adds	r3, #4
 800c76e:	781b      	ldrb	r3, [r3, #0]
 800c770:	461a      	mov	r2, r3
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	3305      	adds	r3, #5
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	021b      	lsls	r3, r3, #8
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	4313      	orrs	r3, r2
 800c77e:	b29a      	uxth	r2, r3
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	799a      	ldrb	r2, [r3, #6]
 800c788:	68bb      	ldr	r3, [r7, #8]
 800c78a:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	889b      	ldrh	r3, [r3, #4]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d009      	beq.n	800c7a8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c794:	68bb      	ldr	r3, [r7, #8]
 800c796:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800c798:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c79c:	d804      	bhi.n	800c7a8 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800c7a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7a6:	d901      	bls.n	800c7ac <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800c7a8:	2303      	movs	r3, #3
 800c7aa:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d136      	bne.n	800c824 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800c7b6:	68bb      	ldr	r3, [r7, #8]
 800c7b8:	78db      	ldrb	r3, [r3, #3]
 800c7ba:	f003 0303 	and.w	r3, r3, #3
 800c7be:	2b02      	cmp	r3, #2
 800c7c0:	d108      	bne.n	800c7d4 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	889b      	ldrh	r3, [r3, #4]
 800c7c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7ca:	f240 8097 	bls.w	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c7ce:	2303      	movs	r3, #3
 800c7d0:	75fb      	strb	r3, [r7, #23]
 800c7d2:	e093      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	78db      	ldrb	r3, [r3, #3]
 800c7d8:	f003 0303 	and.w	r3, r3, #3
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d107      	bne.n	800c7f0 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	889b      	ldrh	r3, [r3, #4]
 800c7e4:	2b40      	cmp	r3, #64	@ 0x40
 800c7e6:	f240 8089 	bls.w	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c7ea:	2303      	movs	r3, #3
 800c7ec:	75fb      	strb	r3, [r7, #23]
 800c7ee:	e085      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	78db      	ldrb	r3, [r3, #3]
 800c7f4:	f003 0303 	and.w	r3, r3, #3
 800c7f8:	2b01      	cmp	r3, #1
 800c7fa:	d005      	beq.n	800c808 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800c7fc:	68bb      	ldr	r3, [r7, #8]
 800c7fe:	78db      	ldrb	r3, [r3, #3]
 800c800:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800c804:	2b03      	cmp	r3, #3
 800c806:	d10a      	bne.n	800c81e <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	799b      	ldrb	r3, [r3, #6]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d003      	beq.n	800c818 <USBH_ParseEPDesc+0xde>
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	799b      	ldrb	r3, [r3, #6]
 800c814:	2b10      	cmp	r3, #16
 800c816:	d970      	bls.n	800c8fa <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800c818:	2303      	movs	r3, #3
 800c81a:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c81c:	e06d      	b.n	800c8fa <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c81e:	2303      	movs	r3, #3
 800c820:	75fb      	strb	r3, [r7, #23]
 800c822:	e06b      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c82a:	2b01      	cmp	r3, #1
 800c82c:	d13c      	bne.n	800c8a8 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c82e:	68bb      	ldr	r3, [r7, #8]
 800c830:	78db      	ldrb	r3, [r3, #3]
 800c832:	f003 0303 	and.w	r3, r3, #3
 800c836:	2b02      	cmp	r3, #2
 800c838:	d005      	beq.n	800c846 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	78db      	ldrb	r3, [r3, #3]
 800c83e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800c842:	2b00      	cmp	r3, #0
 800c844:	d106      	bne.n	800c854 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	889b      	ldrh	r3, [r3, #4]
 800c84a:	2b40      	cmp	r3, #64	@ 0x40
 800c84c:	d956      	bls.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c84e:	2303      	movs	r3, #3
 800c850:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800c852:	e053      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800c854:	68bb      	ldr	r3, [r7, #8]
 800c856:	78db      	ldrb	r3, [r3, #3]
 800c858:	f003 0303 	and.w	r3, r3, #3
 800c85c:	2b01      	cmp	r3, #1
 800c85e:	d10e      	bne.n	800c87e <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800c860:	68bb      	ldr	r3, [r7, #8]
 800c862:	799b      	ldrb	r3, [r3, #6]
 800c864:	2b00      	cmp	r3, #0
 800c866:	d007      	beq.n	800c878 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800c868:	68bb      	ldr	r3, [r7, #8]
 800c86a:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800c86c:	2b10      	cmp	r3, #16
 800c86e:	d803      	bhi.n	800c878 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800c874:	2b40      	cmp	r3, #64	@ 0x40
 800c876:	d941      	bls.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c878:	2303      	movs	r3, #3
 800c87a:	75fb      	strb	r3, [r7, #23]
 800c87c:	e03e      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	78db      	ldrb	r3, [r3, #3]
 800c882:	f003 0303 	and.w	r3, r3, #3
 800c886:	2b03      	cmp	r3, #3
 800c888:	d10b      	bne.n	800c8a2 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800c88a:	68bb      	ldr	r3, [r7, #8]
 800c88c:	799b      	ldrb	r3, [r3, #6]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d004      	beq.n	800c89c <USBH_ParseEPDesc+0x162>
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	889b      	ldrh	r3, [r3, #4]
 800c896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c89a:	d32f      	bcc.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c89c:	2303      	movs	r3, #3
 800c89e:	75fb      	strb	r3, [r7, #23]
 800c8a0:	e02c      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c8a2:	2303      	movs	r3, #3
 800c8a4:	75fb      	strb	r3, [r7, #23]
 800c8a6:	e029      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800c8ae:	2b02      	cmp	r3, #2
 800c8b0:	d120      	bne.n	800c8f4 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800c8b2:	68bb      	ldr	r3, [r7, #8]
 800c8b4:	78db      	ldrb	r3, [r3, #3]
 800c8b6:	f003 0303 	and.w	r3, r3, #3
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d106      	bne.n	800c8cc <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	889b      	ldrh	r3, [r3, #4]
 800c8c2:	2b08      	cmp	r3, #8
 800c8c4:	d01a      	beq.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c8c6:	2303      	movs	r3, #3
 800c8c8:	75fb      	strb	r3, [r7, #23]
 800c8ca:	e017      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	78db      	ldrb	r3, [r3, #3]
 800c8d0:	f003 0303 	and.w	r3, r3, #3
 800c8d4:	2b03      	cmp	r3, #3
 800c8d6:	d10a      	bne.n	800c8ee <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	799b      	ldrb	r3, [r3, #6]
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d003      	beq.n	800c8e8 <USBH_ParseEPDesc+0x1ae>
 800c8e0:	68bb      	ldr	r3, [r7, #8]
 800c8e2:	889b      	ldrh	r3, [r3, #4]
 800c8e4:	2b08      	cmp	r3, #8
 800c8e6:	d909      	bls.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800c8e8:	2303      	movs	r3, #3
 800c8ea:	75fb      	strb	r3, [r7, #23]
 800c8ec:	e006      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800c8ee:	2303      	movs	r3, #3
 800c8f0:	75fb      	strb	r3, [r7, #23]
 800c8f2:	e003      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800c8f4:	2303      	movs	r3, #3
 800c8f6:	75fb      	strb	r3, [r7, #23]
 800c8f8:	e000      	b.n	800c8fc <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800c8fa:	bf00      	nop
  }

  return status;
 800c8fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	371c      	adds	r7, #28
 800c902:	46bd      	mov	sp, r7
 800c904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c908:	4770      	bx	lr

0800c90a <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c90a:	b480      	push	{r7}
 800c90c:	b087      	sub	sp, #28
 800c90e:	af00      	add	r7, sp, #0
 800c910:	60f8      	str	r0, [r7, #12]
 800c912:	60b9      	str	r1, [r7, #8]
 800c914:	4613      	mov	r3, r2
 800c916:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	3301      	adds	r3, #1
 800c91c:	781b      	ldrb	r3, [r3, #0]
 800c91e:	2b03      	cmp	r3, #3
 800c920:	d120      	bne.n	800c964 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	781b      	ldrb	r3, [r3, #0]
 800c926:	1e9a      	subs	r2, r3, #2
 800c928:	88fb      	ldrh	r3, [r7, #6]
 800c92a:	4293      	cmp	r3, r2
 800c92c:	bf28      	it	cs
 800c92e:	4613      	movcs	r3, r2
 800c930:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	3302      	adds	r3, #2
 800c936:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c938:	2300      	movs	r3, #0
 800c93a:	82fb      	strh	r3, [r7, #22]
 800c93c:	e00b      	b.n	800c956 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c93e:	8afb      	ldrh	r3, [r7, #22]
 800c940:	68fa      	ldr	r2, [r7, #12]
 800c942:	4413      	add	r3, r2
 800c944:	781a      	ldrb	r2, [r3, #0]
 800c946:	68bb      	ldr	r3, [r7, #8]
 800c948:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	3301      	adds	r3, #1
 800c94e:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c950:	8afb      	ldrh	r3, [r7, #22]
 800c952:	3302      	adds	r3, #2
 800c954:	82fb      	strh	r3, [r7, #22]
 800c956:	8afa      	ldrh	r2, [r7, #22]
 800c958:	8abb      	ldrh	r3, [r7, #20]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d3ef      	bcc.n	800c93e <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	2200      	movs	r2, #0
 800c962:	701a      	strb	r2, [r3, #0]
  }
}
 800c964:	bf00      	nop
 800c966:	371c      	adds	r7, #28
 800c968:	46bd      	mov	sp, r7
 800c96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96e:	4770      	bx	lr

0800c970 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c970:	b480      	push	{r7}
 800c972:	b085      	sub	sp, #20
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c97a:	683b      	ldr	r3, [r7, #0]
 800c97c:	881b      	ldrh	r3, [r3, #0]
 800c97e:	687a      	ldr	r2, [r7, #4]
 800c980:	7812      	ldrb	r2, [r2, #0]
 800c982:	4413      	add	r3, r2
 800c984:	b29a      	uxth	r2, r3
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	781b      	ldrb	r3, [r3, #0]
 800c98e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	4413      	add	r3, r2
 800c994:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c996:	68fb      	ldr	r3, [r7, #12]
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3714      	adds	r7, #20
 800c99c:	46bd      	mov	sp, r7
 800c99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a2:	4770      	bx	lr

0800c9a4 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b086      	sub	sp, #24
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	60f8      	str	r0, [r7, #12]
 800c9ac:	60b9      	str	r1, [r7, #8]
 800c9ae:	4613      	mov	r3, r2
 800c9b0:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c9b2:	2301      	movs	r3, #1
 800c9b4:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	789b      	ldrb	r3, [r3, #2]
 800c9ba:	2b01      	cmp	r3, #1
 800c9bc:	d002      	beq.n	800c9c4 <USBH_CtlReq+0x20>
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	d00f      	beq.n	800c9e2 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800c9c2:	e027      	b.n	800ca14 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	68ba      	ldr	r2, [r7, #8]
 800c9c8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	88fa      	ldrh	r2, [r7, #6]
 800c9ce:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2202      	movs	r2, #2
 800c9da:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c9dc:	2301      	movs	r3, #1
 800c9de:	75fb      	strb	r3, [r7, #23]
      break;
 800c9e0:	e018      	b.n	800ca14 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800c9e2:	68f8      	ldr	r0, [r7, #12]
 800c9e4:	f000 f81c 	bl	800ca20 <USBH_HandleControl>
 800c9e8:	4603      	mov	r3, r0
 800c9ea:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c9ec:	7dfb      	ldrb	r3, [r7, #23]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d002      	beq.n	800c9f8 <USBH_CtlReq+0x54>
 800c9f2:	7dfb      	ldrb	r3, [r7, #23]
 800c9f4:	2b03      	cmp	r3, #3
 800c9f6:	d106      	bne.n	800ca06 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2200      	movs	r2, #0
 800ca02:	761a      	strb	r2, [r3, #24]
      break;
 800ca04:	e005      	b.n	800ca12 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800ca06:	7dfb      	ldrb	r3, [r7, #23]
 800ca08:	2b02      	cmp	r3, #2
 800ca0a:	d102      	bne.n	800ca12 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	2201      	movs	r2, #1
 800ca10:	709a      	strb	r2, [r3, #2]
      break;
 800ca12:	bf00      	nop
  }
  return status;
 800ca14:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3718      	adds	r7, #24
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
	...

0800ca20 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b086      	sub	sp, #24
 800ca24:	af02      	add	r7, sp, #8
 800ca26:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ca28:	2301      	movs	r3, #1
 800ca2a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ca2c:	2300      	movs	r3, #0
 800ca2e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	7e1b      	ldrb	r3, [r3, #24]
 800ca34:	3b01      	subs	r3, #1
 800ca36:	2b0a      	cmp	r3, #10
 800ca38:	f200 8157 	bhi.w	800ccea <USBH_HandleControl+0x2ca>
 800ca3c:	a201      	add	r2, pc, #4	@ (adr r2, 800ca44 <USBH_HandleControl+0x24>)
 800ca3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca42:	bf00      	nop
 800ca44:	0800ca71 	.word	0x0800ca71
 800ca48:	0800ca8b 	.word	0x0800ca8b
 800ca4c:	0800caf5 	.word	0x0800caf5
 800ca50:	0800cb1b 	.word	0x0800cb1b
 800ca54:	0800cb55 	.word	0x0800cb55
 800ca58:	0800cb7f 	.word	0x0800cb7f
 800ca5c:	0800cbd1 	.word	0x0800cbd1
 800ca60:	0800cbf3 	.word	0x0800cbf3
 800ca64:	0800cc2f 	.word	0x0800cc2f
 800ca68:	0800cc55 	.word	0x0800cc55
 800ca6c:	0800cc93 	.word	0x0800cc93
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f103 0110 	add.w	r1, r3, #16
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	795b      	ldrb	r3, [r3, #5]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	6878      	ldr	r0, [r7, #4]
 800ca7e:	f000 f945 	bl	800cd0c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	2202      	movs	r2, #2
 800ca86:	761a      	strb	r2, [r3, #24]
      break;
 800ca88:	e13a      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	795b      	ldrb	r3, [r3, #5]
 800ca8e:	4619      	mov	r1, r3
 800ca90:	6878      	ldr	r0, [r7, #4]
 800ca92:	f000 fcb5 	bl	800d400 <USBH_LL_GetURBState>
 800ca96:	4603      	mov	r3, r0
 800ca98:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ca9a:	7bbb      	ldrb	r3, [r7, #14]
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	d11e      	bne.n	800cade <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	7c1b      	ldrb	r3, [r3, #16]
 800caa4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800caa8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	8adb      	ldrh	r3, [r3, #22]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d00a      	beq.n	800cac8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800cab2:	7b7b      	ldrb	r3, [r7, #13]
 800cab4:	2b80      	cmp	r3, #128	@ 0x80
 800cab6:	d103      	bne.n	800cac0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2203      	movs	r2, #3
 800cabc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cabe:	e116      	b.n	800ccee <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2205      	movs	r2, #5
 800cac4:	761a      	strb	r2, [r3, #24]
      break;
 800cac6:	e112      	b.n	800ccee <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800cac8:	7b7b      	ldrb	r3, [r7, #13]
 800caca:	2b80      	cmp	r3, #128	@ 0x80
 800cacc:	d103      	bne.n	800cad6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	2209      	movs	r2, #9
 800cad2:	761a      	strb	r2, [r3, #24]
      break;
 800cad4:	e10b      	b.n	800ccee <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2207      	movs	r2, #7
 800cada:	761a      	strb	r2, [r3, #24]
      break;
 800cadc:	e107      	b.n	800ccee <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800cade:	7bbb      	ldrb	r3, [r7, #14]
 800cae0:	2b04      	cmp	r3, #4
 800cae2:	d003      	beq.n	800caec <USBH_HandleControl+0xcc>
 800cae4:	7bbb      	ldrb	r3, [r7, #14]
 800cae6:	2b02      	cmp	r3, #2
 800cae8:	f040 8101 	bne.w	800ccee <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	220b      	movs	r2, #11
 800caf0:	761a      	strb	r2, [r3, #24]
      break;
 800caf2:	e0fc      	b.n	800ccee <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cafa:	b29a      	uxth	r2, r3
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	6899      	ldr	r1, [r3, #8]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	899a      	ldrh	r2, [r3, #12]
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	791b      	ldrb	r3, [r3, #4]
 800cb0c:	6878      	ldr	r0, [r7, #4]
 800cb0e:	f000 f93c 	bl	800cd8a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	2204      	movs	r2, #4
 800cb16:	761a      	strb	r2, [r3, #24]
      break;
 800cb18:	e0f2      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	791b      	ldrb	r3, [r3, #4]
 800cb1e:	4619      	mov	r1, r3
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 fc6d 	bl	800d400 <USBH_LL_GetURBState>
 800cb26:	4603      	mov	r3, r0
 800cb28:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800cb2a:	7bbb      	ldrb	r3, [r7, #14]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d103      	bne.n	800cb38 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2209      	movs	r2, #9
 800cb34:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cb36:	e0dc      	b.n	800ccf2 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800cb38:	7bbb      	ldrb	r3, [r7, #14]
 800cb3a:	2b05      	cmp	r3, #5
 800cb3c:	d102      	bne.n	800cb44 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800cb3e:	2303      	movs	r3, #3
 800cb40:	73fb      	strb	r3, [r7, #15]
      break;
 800cb42:	e0d6      	b.n	800ccf2 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800cb44:	7bbb      	ldrb	r3, [r7, #14]
 800cb46:	2b04      	cmp	r3, #4
 800cb48:	f040 80d3 	bne.w	800ccf2 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	220b      	movs	r2, #11
 800cb50:	761a      	strb	r2, [r3, #24]
      break;
 800cb52:	e0ce      	b.n	800ccf2 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	6899      	ldr	r1, [r3, #8]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	899a      	ldrh	r2, [r3, #12]
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	795b      	ldrb	r3, [r3, #5]
 800cb60:	2001      	movs	r0, #1
 800cb62:	9000      	str	r0, [sp, #0]
 800cb64:	6878      	ldr	r0, [r7, #4]
 800cb66:	f000 f8eb 	bl	800cd40 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cb70:	b29a      	uxth	r2, r3
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2206      	movs	r2, #6
 800cb7a:	761a      	strb	r2, [r3, #24]
      break;
 800cb7c:	e0c0      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	795b      	ldrb	r3, [r3, #5]
 800cb82:	4619      	mov	r1, r3
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 fc3b 	bl	800d400 <USBH_LL_GetURBState>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cb8e:	7bbb      	ldrb	r3, [r7, #14]
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d103      	bne.n	800cb9c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2207      	movs	r2, #7
 800cb98:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cb9a:	e0ac      	b.n	800ccf6 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800cb9c:	7bbb      	ldrb	r3, [r7, #14]
 800cb9e:	2b05      	cmp	r3, #5
 800cba0:	d105      	bne.n	800cbae <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	220c      	movs	r2, #12
 800cba6:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800cba8:	2303      	movs	r3, #3
 800cbaa:	73fb      	strb	r3, [r7, #15]
      break;
 800cbac:	e0a3      	b.n	800ccf6 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cbae:	7bbb      	ldrb	r3, [r7, #14]
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d103      	bne.n	800cbbc <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	2205      	movs	r2, #5
 800cbb8:	761a      	strb	r2, [r3, #24]
      break;
 800cbba:	e09c      	b.n	800ccf6 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800cbbc:	7bbb      	ldrb	r3, [r7, #14]
 800cbbe:	2b04      	cmp	r3, #4
 800cbc0:	f040 8099 	bne.w	800ccf6 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	220b      	movs	r2, #11
 800cbc8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800cbca:	2302      	movs	r3, #2
 800cbcc:	73fb      	strb	r3, [r7, #15]
      break;
 800cbce:	e092      	b.n	800ccf6 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	791b      	ldrb	r3, [r3, #4]
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	2100      	movs	r1, #0
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f000 f8d6 	bl	800cd8a <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cbe4:	b29a      	uxth	r2, r3
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	2208      	movs	r2, #8
 800cbee:	761a      	strb	r2, [r3, #24]

      break;
 800cbf0:	e086      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	791b      	ldrb	r3, [r3, #4]
 800cbf6:	4619      	mov	r1, r3
 800cbf8:	6878      	ldr	r0, [r7, #4]
 800cbfa:	f000 fc01 	bl	800d400 <USBH_LL_GetURBState>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800cc02:	7bbb      	ldrb	r3, [r7, #14]
 800cc04:	2b01      	cmp	r3, #1
 800cc06:	d105      	bne.n	800cc14 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	220d      	movs	r2, #13
 800cc0c:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800cc0e:	2300      	movs	r3, #0
 800cc10:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cc12:	e072      	b.n	800ccfa <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800cc14:	7bbb      	ldrb	r3, [r7, #14]
 800cc16:	2b04      	cmp	r3, #4
 800cc18:	d103      	bne.n	800cc22 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	220b      	movs	r2, #11
 800cc1e:	761a      	strb	r2, [r3, #24]
      break;
 800cc20:	e06b      	b.n	800ccfa <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800cc22:	7bbb      	ldrb	r3, [r7, #14]
 800cc24:	2b05      	cmp	r3, #5
 800cc26:	d168      	bne.n	800ccfa <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800cc28:	2303      	movs	r3, #3
 800cc2a:	73fb      	strb	r3, [r7, #15]
      break;
 800cc2c:	e065      	b.n	800ccfa <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	795b      	ldrb	r3, [r3, #5]
 800cc32:	2201      	movs	r2, #1
 800cc34:	9200      	str	r2, [sp, #0]
 800cc36:	2200      	movs	r2, #0
 800cc38:	2100      	movs	r1, #0
 800cc3a:	6878      	ldr	r0, [r7, #4]
 800cc3c:	f000 f880 	bl	800cd40 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800cc46:	b29a      	uxth	r2, r3
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	220a      	movs	r2, #10
 800cc50:	761a      	strb	r2, [r3, #24]
      break;
 800cc52:	e055      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	795b      	ldrb	r3, [r3, #5]
 800cc58:	4619      	mov	r1, r3
 800cc5a:	6878      	ldr	r0, [r7, #4]
 800cc5c:	f000 fbd0 	bl	800d400 <USBH_LL_GetURBState>
 800cc60:	4603      	mov	r3, r0
 800cc62:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800cc64:	7bbb      	ldrb	r3, [r7, #14]
 800cc66:	2b01      	cmp	r3, #1
 800cc68:	d105      	bne.n	800cc76 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	220d      	movs	r2, #13
 800cc72:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800cc74:	e043      	b.n	800ccfe <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cc76:	7bbb      	ldrb	r3, [r7, #14]
 800cc78:	2b02      	cmp	r3, #2
 800cc7a:	d103      	bne.n	800cc84 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2209      	movs	r2, #9
 800cc80:	761a      	strb	r2, [r3, #24]
      break;
 800cc82:	e03c      	b.n	800ccfe <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800cc84:	7bbb      	ldrb	r3, [r7, #14]
 800cc86:	2b04      	cmp	r3, #4
 800cc88:	d139      	bne.n	800ccfe <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	220b      	movs	r2, #11
 800cc8e:	761a      	strb	r2, [r3, #24]
      break;
 800cc90:	e035      	b.n	800ccfe <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	7e5b      	ldrb	r3, [r3, #25]
 800cc96:	3301      	adds	r3, #1
 800cc98:	b2da      	uxtb	r2, r3
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	765a      	strb	r2, [r3, #25]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	7e5b      	ldrb	r3, [r3, #25]
 800cca2:	2b02      	cmp	r3, #2
 800cca4:	d806      	bhi.n	800ccb4 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2201      	movs	r2, #1
 800ccaa:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	2201      	movs	r2, #1
 800ccb0:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ccb2:	e025      	b.n	800cd00 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800ccba:	2106      	movs	r1, #6
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	795b      	ldrb	r3, [r3, #5]
 800ccca:	4619      	mov	r1, r3
 800cccc:	6878      	ldr	r0, [r7, #4]
 800ccce:	f000 f90d 	bl	800ceec <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	791b      	ldrb	r3, [r3, #4]
 800ccd6:	4619      	mov	r1, r3
 800ccd8:	6878      	ldr	r0, [r7, #4]
 800ccda:	f000 f907 	bl	800ceec <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2200      	movs	r2, #0
 800cce2:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800cce4:	2302      	movs	r3, #2
 800cce6:	73fb      	strb	r3, [r7, #15]
      break;
 800cce8:	e00a      	b.n	800cd00 <USBH_HandleControl+0x2e0>

    default:
      break;
 800ccea:	bf00      	nop
 800ccec:	e008      	b.n	800cd00 <USBH_HandleControl+0x2e0>
      break;
 800ccee:	bf00      	nop
 800ccf0:	e006      	b.n	800cd00 <USBH_HandleControl+0x2e0>
      break;
 800ccf2:	bf00      	nop
 800ccf4:	e004      	b.n	800cd00 <USBH_HandleControl+0x2e0>
      break;
 800ccf6:	bf00      	nop
 800ccf8:	e002      	b.n	800cd00 <USBH_HandleControl+0x2e0>
      break;
 800ccfa:	bf00      	nop
 800ccfc:	e000      	b.n	800cd00 <USBH_HandleControl+0x2e0>
      break;
 800ccfe:	bf00      	nop
  }

  return status;
 800cd00:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd02:	4618      	mov	r0, r3
 800cd04:	3710      	adds	r7, #16
 800cd06:	46bd      	mov	sp, r7
 800cd08:	bd80      	pop	{r7, pc}
 800cd0a:	bf00      	nop

0800cd0c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b088      	sub	sp, #32
 800cd10:	af04      	add	r7, sp, #16
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	4613      	mov	r3, r2
 800cd18:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cd1a:	79f9      	ldrb	r1, [r7, #7]
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	9303      	str	r3, [sp, #12]
 800cd20:	2308      	movs	r3, #8
 800cd22:	9302      	str	r3, [sp, #8]
 800cd24:	68bb      	ldr	r3, [r7, #8]
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	2300      	movs	r3, #0
 800cd2a:	9300      	str	r3, [sp, #0]
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	2200      	movs	r2, #0
 800cd30:	68f8      	ldr	r0, [r7, #12]
 800cd32:	f000 fb34 	bl	800d39e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800cd36:	2300      	movs	r3, #0
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3710      	adds	r7, #16
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}

0800cd40 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b088      	sub	sp, #32
 800cd44:	af04      	add	r7, sp, #16
 800cd46:	60f8      	str	r0, [r7, #12]
 800cd48:	60b9      	str	r1, [r7, #8]
 800cd4a:	4611      	mov	r1, r2
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	460b      	mov	r3, r1
 800cd50:	80fb      	strh	r3, [r7, #6]
 800cd52:	4613      	mov	r3, r2
 800cd54:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d001      	beq.n	800cd64 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cd60:	2300      	movs	r3, #0
 800cd62:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cd64:	7979      	ldrb	r1, [r7, #5]
 800cd66:	7e3b      	ldrb	r3, [r7, #24]
 800cd68:	9303      	str	r3, [sp, #12]
 800cd6a:	88fb      	ldrh	r3, [r7, #6]
 800cd6c:	9302      	str	r3, [sp, #8]
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	9301      	str	r3, [sp, #4]
 800cd72:	2301      	movs	r3, #1
 800cd74:	9300      	str	r3, [sp, #0]
 800cd76:	2300      	movs	r3, #0
 800cd78:	2200      	movs	r2, #0
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f000 fb0f 	bl	800d39e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cd80:	2300      	movs	r3, #0
}
 800cd82:	4618      	mov	r0, r3
 800cd84:	3710      	adds	r7, #16
 800cd86:	46bd      	mov	sp, r7
 800cd88:	bd80      	pop	{r7, pc}

0800cd8a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cd8a:	b580      	push	{r7, lr}
 800cd8c:	b088      	sub	sp, #32
 800cd8e:	af04      	add	r7, sp, #16
 800cd90:	60f8      	str	r0, [r7, #12]
 800cd92:	60b9      	str	r1, [r7, #8]
 800cd94:	4611      	mov	r1, r2
 800cd96:	461a      	mov	r2, r3
 800cd98:	460b      	mov	r3, r1
 800cd9a:	80fb      	strh	r3, [r7, #6]
 800cd9c:	4613      	mov	r3, r2
 800cd9e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cda0:	7979      	ldrb	r1, [r7, #5]
 800cda2:	2300      	movs	r3, #0
 800cda4:	9303      	str	r3, [sp, #12]
 800cda6:	88fb      	ldrh	r3, [r7, #6]
 800cda8:	9302      	str	r3, [sp, #8]
 800cdaa:	68bb      	ldr	r3, [r7, #8]
 800cdac:	9301      	str	r3, [sp, #4]
 800cdae:	2301      	movs	r3, #1
 800cdb0:	9300      	str	r3, [sp, #0]
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	2201      	movs	r2, #1
 800cdb6:	68f8      	ldr	r0, [r7, #12]
 800cdb8:	f000 faf1 	bl	800d39e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800cdbc:	2300      	movs	r3, #0

}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	3710      	adds	r7, #16
 800cdc2:	46bd      	mov	sp, r7
 800cdc4:	bd80      	pop	{r7, pc}

0800cdc6 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b088      	sub	sp, #32
 800cdca:	af04      	add	r7, sp, #16
 800cdcc:	60f8      	str	r0, [r7, #12]
 800cdce:	60b9      	str	r1, [r7, #8]
 800cdd0:	4611      	mov	r1, r2
 800cdd2:	461a      	mov	r2, r3
 800cdd4:	460b      	mov	r3, r1
 800cdd6:	80fb      	strh	r3, [r7, #6]
 800cdd8:	4613      	mov	r3, r2
 800cdda:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d001      	beq.n	800cdea <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800cde6:	2300      	movs	r3, #0
 800cde8:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800cdea:	7979      	ldrb	r1, [r7, #5]
 800cdec:	7e3b      	ldrb	r3, [r7, #24]
 800cdee:	9303      	str	r3, [sp, #12]
 800cdf0:	88fb      	ldrh	r3, [r7, #6]
 800cdf2:	9302      	str	r3, [sp, #8]
 800cdf4:	68bb      	ldr	r3, [r7, #8]
 800cdf6:	9301      	str	r3, [sp, #4]
 800cdf8:	2301      	movs	r3, #1
 800cdfa:	9300      	str	r3, [sp, #0]
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	2200      	movs	r2, #0
 800ce00:	68f8      	ldr	r0, [r7, #12]
 800ce02:	f000 facc 	bl	800d39e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ce06:	2300      	movs	r3, #0
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3710      	adds	r7, #16
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}

0800ce10 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ce10:	b580      	push	{r7, lr}
 800ce12:	b088      	sub	sp, #32
 800ce14:	af04      	add	r7, sp, #16
 800ce16:	60f8      	str	r0, [r7, #12]
 800ce18:	60b9      	str	r1, [r7, #8]
 800ce1a:	4611      	mov	r1, r2
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	460b      	mov	r3, r1
 800ce20:	80fb      	strh	r3, [r7, #6]
 800ce22:	4613      	mov	r3, r2
 800ce24:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ce26:	7979      	ldrb	r1, [r7, #5]
 800ce28:	2300      	movs	r3, #0
 800ce2a:	9303      	str	r3, [sp, #12]
 800ce2c:	88fb      	ldrh	r3, [r7, #6]
 800ce2e:	9302      	str	r3, [sp, #8]
 800ce30:	68bb      	ldr	r3, [r7, #8]
 800ce32:	9301      	str	r3, [sp, #4]
 800ce34:	2301      	movs	r3, #1
 800ce36:	9300      	str	r3, [sp, #0]
 800ce38:	2302      	movs	r3, #2
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	68f8      	ldr	r0, [r7, #12]
 800ce3e:	f000 faae 	bl	800d39e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3710      	adds	r7, #16
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	bd80      	pop	{r7, pc}

0800ce4c <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	b086      	sub	sp, #24
 800ce50:	af04      	add	r7, sp, #16
 800ce52:	6078      	str	r0, [r7, #4]
 800ce54:	4608      	mov	r0, r1
 800ce56:	4611      	mov	r1, r2
 800ce58:	461a      	mov	r2, r3
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	70fb      	strb	r3, [r7, #3]
 800ce5e:	460b      	mov	r3, r1
 800ce60:	70bb      	strb	r3, [r7, #2]
 800ce62:	4613      	mov	r3, r2
 800ce64:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ce66:	7878      	ldrb	r0, [r7, #1]
 800ce68:	78ba      	ldrb	r2, [r7, #2]
 800ce6a:	78f9      	ldrb	r1, [r7, #3]
 800ce6c:	8b3b      	ldrh	r3, [r7, #24]
 800ce6e:	9302      	str	r3, [sp, #8]
 800ce70:	7d3b      	ldrb	r3, [r7, #20]
 800ce72:	9301      	str	r3, [sp, #4]
 800ce74:	7c3b      	ldrb	r3, [r7, #16]
 800ce76:	9300      	str	r3, [sp, #0]
 800ce78:	4603      	mov	r3, r0
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f000 fa53 	bl	800d326 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ce80:	2300      	movs	r3, #0
}
 800ce82:	4618      	mov	r0, r3
 800ce84:	3708      	adds	r7, #8
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bd80      	pop	{r7, pc}

0800ce8a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ce8a:	b580      	push	{r7, lr}
 800ce8c:	b082      	sub	sp, #8
 800ce8e:	af00      	add	r7, sp, #0
 800ce90:	6078      	str	r0, [r7, #4]
 800ce92:	460b      	mov	r3, r1
 800ce94:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ce96:	78fb      	ldrb	r3, [r7, #3]
 800ce98:	4619      	mov	r1, r3
 800ce9a:	6878      	ldr	r0, [r7, #4]
 800ce9c:	f000 fa72 	bl	800d384 <USBH_LL_ClosePipe>

  return USBH_OK;
 800cea0:	2300      	movs	r3, #0
}
 800cea2:	4618      	mov	r0, r3
 800cea4:	3708      	adds	r7, #8
 800cea6:	46bd      	mov	sp, r7
 800cea8:	bd80      	pop	{r7, pc}

0800ceaa <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ceaa:	b580      	push	{r7, lr}
 800ceac:	b084      	sub	sp, #16
 800ceae:	af00      	add	r7, sp, #0
 800ceb0:	6078      	str	r0, [r7, #4]
 800ceb2:	460b      	mov	r3, r1
 800ceb4:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ceb6:	6878      	ldr	r0, [r7, #4]
 800ceb8:	f000 f836 	bl	800cf28 <USBH_GetFreePipe>
 800cebc:	4603      	mov	r3, r0
 800cebe:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cec0:	89fb      	ldrh	r3, [r7, #14]
 800cec2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d00a      	beq.n	800cee0 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ceca:	78fa      	ldrb	r2, [r7, #3]
 800cecc:	89fb      	ldrh	r3, [r7, #14]
 800cece:	f003 030f 	and.w	r3, r3, #15
 800ced2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ced6:	6879      	ldr	r1, [r7, #4]
 800ced8:	33e0      	adds	r3, #224	@ 0xe0
 800ceda:	009b      	lsls	r3, r3, #2
 800cedc:	440b      	add	r3, r1
 800cede:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cee0:	89fb      	ldrh	r3, [r7, #14]
 800cee2:	b2db      	uxtb	r3, r3
}
 800cee4:	4618      	mov	r0, r3
 800cee6:	3710      	adds	r7, #16
 800cee8:	46bd      	mov	sp, r7
 800ceea:	bd80      	pop	{r7, pc}

0800ceec <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ceec:	b480      	push	{r7}
 800ceee:	b083      	sub	sp, #12
 800cef0:	af00      	add	r7, sp, #0
 800cef2:	6078      	str	r0, [r7, #4]
 800cef4:	460b      	mov	r3, r1
 800cef6:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800cef8:	78fb      	ldrb	r3, [r7, #3]
 800cefa:	2b0f      	cmp	r3, #15
 800cefc:	d80d      	bhi.n	800cf1a <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cefe:	78fb      	ldrb	r3, [r7, #3]
 800cf00:	687a      	ldr	r2, [r7, #4]
 800cf02:	33e0      	adds	r3, #224	@ 0xe0
 800cf04:	009b      	lsls	r3, r3, #2
 800cf06:	4413      	add	r3, r2
 800cf08:	685a      	ldr	r2, [r3, #4]
 800cf0a:	78fb      	ldrb	r3, [r7, #3]
 800cf0c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800cf10:	6879      	ldr	r1, [r7, #4]
 800cf12:	33e0      	adds	r3, #224	@ 0xe0
 800cf14:	009b      	lsls	r3, r3, #2
 800cf16:	440b      	add	r3, r1
 800cf18:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800cf1a:	2300      	movs	r3, #0
}
 800cf1c:	4618      	mov	r0, r3
 800cf1e:	370c      	adds	r7, #12
 800cf20:	46bd      	mov	sp, r7
 800cf22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf26:	4770      	bx	lr

0800cf28 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800cf28:	b480      	push	{r7}
 800cf2a:	b085      	sub	sp, #20
 800cf2c:	af00      	add	r7, sp, #0
 800cf2e:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800cf30:	2300      	movs	r3, #0
 800cf32:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cf34:	2300      	movs	r3, #0
 800cf36:	73fb      	strb	r3, [r7, #15]
 800cf38:	e00f      	b.n	800cf5a <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800cf3a:	7bfb      	ldrb	r3, [r7, #15]
 800cf3c:	687a      	ldr	r2, [r7, #4]
 800cf3e:	33e0      	adds	r3, #224	@ 0xe0
 800cf40:	009b      	lsls	r3, r3, #2
 800cf42:	4413      	add	r3, r2
 800cf44:	685b      	ldr	r3, [r3, #4]
 800cf46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d102      	bne.n	800cf54 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800cf4e:	7bfb      	ldrb	r3, [r7, #15]
 800cf50:	b29b      	uxth	r3, r3
 800cf52:	e007      	b.n	800cf64 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800cf54:	7bfb      	ldrb	r3, [r7, #15]
 800cf56:	3301      	adds	r3, #1
 800cf58:	73fb      	strb	r3, [r7, #15]
 800cf5a:	7bfb      	ldrb	r3, [r7, #15]
 800cf5c:	2b0f      	cmp	r3, #15
 800cf5e:	d9ec      	bls.n	800cf3a <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800cf60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	3714      	adds	r7, #20
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800cf74:	2201      	movs	r2, #1
 800cf76:	490e      	ldr	r1, [pc, #56]	@ (800cfb0 <MX_USB_HOST_Init+0x40>)
 800cf78:	480e      	ldr	r0, [pc, #56]	@ (800cfb4 <MX_USB_HOST_Init+0x44>)
 800cf7a:	f7fe fb0f 	bl	800b59c <USBH_Init>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d001      	beq.n	800cf88 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800cf84:	f7f4 fa70 	bl	8001468 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800cf88:	490b      	ldr	r1, [pc, #44]	@ (800cfb8 <MX_USB_HOST_Init+0x48>)
 800cf8a:	480a      	ldr	r0, [pc, #40]	@ (800cfb4 <MX_USB_HOST_Init+0x44>)
 800cf8c:	f7fe fbb1 	bl	800b6f2 <USBH_RegisterClass>
 800cf90:	4603      	mov	r3, r0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d001      	beq.n	800cf9a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800cf96:	f7f4 fa67 	bl	8001468 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800cf9a:	4806      	ldr	r0, [pc, #24]	@ (800cfb4 <MX_USB_HOST_Init+0x44>)
 800cf9c:	f7fe fc35 	bl	800b80a <USBH_Start>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d001      	beq.n	800cfaa <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800cfa6:	f7f4 fa5f 	bl	8001468 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800cfaa:	bf00      	nop
 800cfac:	bd80      	pop	{r7, pc}
 800cfae:	bf00      	nop
 800cfb0:	0800cfd1 	.word	0x0800cfd1
 800cfb4:	20000894 	.word	0x20000894
 800cfb8:	20000618 	.word	0x20000618

0800cfbc <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800cfc0:	4802      	ldr	r0, [pc, #8]	@ (800cfcc <MX_USB_HOST_Process+0x10>)
 800cfc2:	f7fe fc33 	bl	800b82c <USBH_Process>
}
 800cfc6:	bf00      	nop
 800cfc8:	bd80      	pop	{r7, pc}
 800cfca:	bf00      	nop
 800cfcc:	20000894 	.word	0x20000894

0800cfd0 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b083      	sub	sp, #12
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
 800cfd8:	460b      	mov	r3, r1
 800cfda:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800cfdc:	78fb      	ldrb	r3, [r7, #3]
 800cfde:	3b01      	subs	r3, #1
 800cfe0:	2b04      	cmp	r3, #4
 800cfe2:	d819      	bhi.n	800d018 <USBH_UserProcess+0x48>
 800cfe4:	a201      	add	r2, pc, #4	@ (adr r2, 800cfec <USBH_UserProcess+0x1c>)
 800cfe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfea:	bf00      	nop
 800cfec:	0800d019 	.word	0x0800d019
 800cff0:	0800d009 	.word	0x0800d009
 800cff4:	0800d019 	.word	0x0800d019
 800cff8:	0800d011 	.word	0x0800d011
 800cffc:	0800d001 	.word	0x0800d001
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800d000:	4b09      	ldr	r3, [pc, #36]	@ (800d028 <USBH_UserProcess+0x58>)
 800d002:	2203      	movs	r2, #3
 800d004:	701a      	strb	r2, [r3, #0]
  break;
 800d006:	e008      	b.n	800d01a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800d008:	4b07      	ldr	r3, [pc, #28]	@ (800d028 <USBH_UserProcess+0x58>)
 800d00a:	2202      	movs	r2, #2
 800d00c:	701a      	strb	r2, [r3, #0]
  break;
 800d00e:	e004      	b.n	800d01a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800d010:	4b05      	ldr	r3, [pc, #20]	@ (800d028 <USBH_UserProcess+0x58>)
 800d012:	2201      	movs	r2, #1
 800d014:	701a      	strb	r2, [r3, #0]
  break;
 800d016:	e000      	b.n	800d01a <USBH_UserProcess+0x4a>

  default:
  break;
 800d018:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800d01a:	bf00      	nop
 800d01c:	370c      	adds	r7, #12
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr
 800d026:	bf00      	nop
 800d028:	20000c6c 	.word	0x20000c6c

0800d02c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b08a      	sub	sp, #40	@ 0x28
 800d030:	af00      	add	r7, sp, #0
 800d032:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d034:	f107 0314 	add.w	r3, r7, #20
 800d038:	2200      	movs	r2, #0
 800d03a:	601a      	str	r2, [r3, #0]
 800d03c:	605a      	str	r2, [r3, #4]
 800d03e:	609a      	str	r2, [r3, #8]
 800d040:	60da      	str	r2, [r3, #12]
 800d042:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d04c:	d147      	bne.n	800d0de <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d04e:	2300      	movs	r3, #0
 800d050:	613b      	str	r3, [r7, #16]
 800d052:	4b25      	ldr	r3, [pc, #148]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d056:	4a24      	ldr	r2, [pc, #144]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d058:	f043 0301 	orr.w	r3, r3, #1
 800d05c:	6313      	str	r3, [r2, #48]	@ 0x30
 800d05e:	4b22      	ldr	r3, [pc, #136]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d062:	f003 0301 	and.w	r3, r3, #1
 800d066:	613b      	str	r3, [r7, #16]
 800d068:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800d06a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d06e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d070:	2300      	movs	r3, #0
 800d072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d074:	2300      	movs	r3, #0
 800d076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800d078:	f107 0314 	add.w	r3, r7, #20
 800d07c:	4619      	mov	r1, r3
 800d07e:	481b      	ldr	r0, [pc, #108]	@ (800d0ec <HAL_HCD_MspInit+0xc0>)
 800d080:	f7f8 f97c 	bl	800537c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800d084:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800d088:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d08a:	2302      	movs	r3, #2
 800d08c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d08e:	2300      	movs	r3, #0
 800d090:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d092:	2300      	movs	r3, #0
 800d094:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d096:	230a      	movs	r3, #10
 800d098:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d09a:	f107 0314 	add.w	r3, r7, #20
 800d09e:	4619      	mov	r1, r3
 800d0a0:	4812      	ldr	r0, [pc, #72]	@ (800d0ec <HAL_HCD_MspInit+0xc0>)
 800d0a2:	f7f8 f96b 	bl	800537c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d0a6:	4b10      	ldr	r3, [pc, #64]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d0a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d0aa:	4a0f      	ldr	r2, [pc, #60]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d0ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0b0:	6353      	str	r3, [r2, #52]	@ 0x34
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60fb      	str	r3, [r7, #12]
 800d0b6:	4b0c      	ldr	r3, [pc, #48]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d0b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0ba:	4a0b      	ldr	r2, [pc, #44]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d0bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d0c0:	6453      	str	r3, [r2, #68]	@ 0x44
 800d0c2:	4b09      	ldr	r3, [pc, #36]	@ (800d0e8 <HAL_HCD_MspInit+0xbc>)
 800d0c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d0c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0ca:	60fb      	str	r3, [r7, #12]
 800d0cc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	2100      	movs	r1, #0
 800d0d2:	2043      	movs	r0, #67	@ 0x43
 800d0d4:	f7f8 f91b 	bl	800530e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d0d8:	2043      	movs	r0, #67	@ 0x43
 800d0da:	f7f8 f934 	bl	8005346 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d0de:	bf00      	nop
 800d0e0:	3728      	adds	r7, #40	@ 0x28
 800d0e2:	46bd      	mov	sp, r7
 800d0e4:	bd80      	pop	{r7, pc}
 800d0e6:	bf00      	nop
 800d0e8:	40023800 	.word	0x40023800
 800d0ec:	40020000 	.word	0x40020000

0800d0f0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800d0f0:	b580      	push	{r7, lr}
 800d0f2:	b082      	sub	sp, #8
 800d0f4:	af00      	add	r7, sp, #0
 800d0f6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d0fe:	4618      	mov	r0, r3
 800d100:	f7fe ff6d 	bl	800bfde <USBH_LL_IncTimer>
}
 800d104:	bf00      	nop
 800d106:	3708      	adds	r7, #8
 800d108:	46bd      	mov	sp, r7
 800d10a:	bd80      	pop	{r7, pc}

0800d10c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d11a:	4618      	mov	r0, r3
 800d11c:	f7fe ffa9 	bl	800c072 <USBH_LL_Connect>
}
 800d120:	bf00      	nop
 800d122:	3708      	adds	r7, #8
 800d124:	46bd      	mov	sp, r7
 800d126:	bd80      	pop	{r7, pc}

0800d128 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b082      	sub	sp, #8
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d136:	4618      	mov	r0, r3
 800d138:	f7fe ffb2 	bl	800c0a0 <USBH_LL_Disconnect>
}
 800d13c:	bf00      	nop
 800d13e:	3708      	adds	r7, #8
 800d140:	46bd      	mov	sp, r7
 800d142:	bd80      	pop	{r7, pc}

0800d144 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800d144:	b480      	push	{r7}
 800d146:	b083      	sub	sp, #12
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	460b      	mov	r3, r1
 800d14e:	70fb      	strb	r3, [r7, #3]
 800d150:	4613      	mov	r3, r2
 800d152:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800d154:	bf00      	nop
 800d156:	370c      	adds	r7, #12
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b082      	sub	sp, #8
 800d164:	af00      	add	r7, sp, #0
 800d166:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d16e:	4618      	mov	r0, r3
 800d170:	f7fe ff5f 	bl	800c032 <USBH_LL_PortEnabled>
}
 800d174:	bf00      	nop
 800d176:	3708      	adds	r7, #8
 800d178:	46bd      	mov	sp, r7
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800d17c:	b580      	push	{r7, lr}
 800d17e:	b082      	sub	sp, #8
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800d18a:	4618      	mov	r0, r3
 800d18c:	f7fe ff5f 	bl	800c04e <USBH_LL_PortDisabled>
}
 800d190:	bf00      	nop
 800d192:	3708      	adds	r7, #8
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b082      	sub	sp, #8
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d1a6:	2b01      	cmp	r3, #1
 800d1a8:	d12a      	bne.n	800d200 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800d1aa:	4a18      	ldr	r2, [pc, #96]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	4a15      	ldr	r2, [pc, #84]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1b6:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d1ba:	4b14      	ldr	r3, [pc, #80]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1bc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d1c0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800d1c2:	4b12      	ldr	r3, [pc, #72]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1c4:	2208      	movs	r2, #8
 800d1c6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800d1c8:	4b10      	ldr	r3, [pc, #64]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1ca:	2201      	movs	r2, #1
 800d1cc:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d1ce:	4b0f      	ldr	r3, [pc, #60]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800d1d4:	4b0d      	ldr	r3, [pc, #52]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1d6:	2202      	movs	r2, #2
 800d1d8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d1da:	4b0c      	ldr	r3, [pc, #48]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1dc:	2200      	movs	r2, #0
 800d1de:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800d1e0:	480a      	ldr	r0, [pc, #40]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1e2:	f7f8 facb 	bl	800577c <HAL_HCD_Init>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d001      	beq.n	800d1f0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800d1ec:	f7f4 f93c 	bl	8001468 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800d1f0:	4806      	ldr	r0, [pc, #24]	@ (800d20c <USBH_LL_Init+0x74>)
 800d1f2:	f7f8 ff09 	bl	8006008 <HAL_HCD_GetCurrentFrame>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	4619      	mov	r1, r3
 800d1fa:	6878      	ldr	r0, [r7, #4]
 800d1fc:	f7fe fee0 	bl	800bfc0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800d200:	2300      	movs	r3, #0
}
 800d202:	4618      	mov	r0, r3
 800d204:	3708      	adds	r7, #8
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	20000c70 	.word	0x20000c70

0800d210 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d218:	2300      	movs	r3, #0
 800d21a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d21c:	2300      	movs	r3, #0
 800d21e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d226:	4618      	mov	r0, r3
 800d228:	f7f8 fe76 	bl	8005f18 <HAL_HCD_Start>
 800d22c:	4603      	mov	r3, r0
 800d22e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d230:	7bfb      	ldrb	r3, [r7, #15]
 800d232:	4618      	mov	r0, r3
 800d234:	f000 f94c 	bl	800d4d0 <USBH_Get_USB_Status>
 800d238:	4603      	mov	r3, r0
 800d23a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d23c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d23e:	4618      	mov	r0, r3
 800d240:	3710      	adds	r7, #16
 800d242:	46bd      	mov	sp, r7
 800d244:	bd80      	pop	{r7, pc}

0800d246 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800d246:	b580      	push	{r7, lr}
 800d248:	b084      	sub	sp, #16
 800d24a:	af00      	add	r7, sp, #0
 800d24c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d24e:	2300      	movs	r3, #0
 800d250:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d252:	2300      	movs	r3, #0
 800d254:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d25c:	4618      	mov	r0, r3
 800d25e:	f7f8 fe7e 	bl	8005f5e <HAL_HCD_Stop>
 800d262:	4603      	mov	r3, r0
 800d264:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d266:	7bfb      	ldrb	r3, [r7, #15]
 800d268:	4618      	mov	r0, r3
 800d26a:	f000 f931 	bl	800d4d0 <USBH_Get_USB_Status>
 800d26e:	4603      	mov	r3, r0
 800d270:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d272:	7bbb      	ldrb	r3, [r7, #14]
}
 800d274:	4618      	mov	r0, r3
 800d276:	3710      	adds	r7, #16
 800d278:	46bd      	mov	sp, r7
 800d27a:	bd80      	pop	{r7, pc}

0800d27c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800d27c:	b580      	push	{r7, lr}
 800d27e:	b084      	sub	sp, #16
 800d280:	af00      	add	r7, sp, #0
 800d282:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800d284:	2301      	movs	r3, #1
 800d286:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d28e:	4618      	mov	r0, r3
 800d290:	f7f8 fec8 	bl	8006024 <HAL_HCD_GetCurrentSpeed>
 800d294:	4603      	mov	r3, r0
 800d296:	2b02      	cmp	r3, #2
 800d298:	d00c      	beq.n	800d2b4 <USBH_LL_GetSpeed+0x38>
 800d29a:	2b02      	cmp	r3, #2
 800d29c:	d80d      	bhi.n	800d2ba <USBH_LL_GetSpeed+0x3e>
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	d002      	beq.n	800d2a8 <USBH_LL_GetSpeed+0x2c>
 800d2a2:	2b01      	cmp	r3, #1
 800d2a4:	d003      	beq.n	800d2ae <USBH_LL_GetSpeed+0x32>
 800d2a6:	e008      	b.n	800d2ba <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	73fb      	strb	r3, [r7, #15]
    break;
 800d2ac:	e008      	b.n	800d2c0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800d2ae:	2301      	movs	r3, #1
 800d2b0:	73fb      	strb	r3, [r7, #15]
    break;
 800d2b2:	e005      	b.n	800d2c0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800d2b4:	2302      	movs	r3, #2
 800d2b6:	73fb      	strb	r3, [r7, #15]
    break;
 800d2b8:	e002      	b.n	800d2c0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	73fb      	strb	r3, [r7, #15]
    break;
 800d2be:	bf00      	nop
  }
  return  speed;
 800d2c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}

0800d2ca <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800d2ca:	b580      	push	{r7, lr}
 800d2cc:	b084      	sub	sp, #16
 800d2ce:	af00      	add	r7, sp, #0
 800d2d0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2d2:	2300      	movs	r3, #0
 800d2d4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f7f8 fe59 	bl	8005f98 <HAL_HCD_ResetPort>
 800d2e6:	4603      	mov	r3, r0
 800d2e8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800d2ea:	7bfb      	ldrb	r3, [r7, #15]
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	f000 f8ef 	bl	800d4d0 <USBH_Get_USB_Status>
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	3710      	adds	r7, #16
 800d2fc:	46bd      	mov	sp, r7
 800d2fe:	bd80      	pop	{r7, pc}

0800d300 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b082      	sub	sp, #8
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
 800d308:	460b      	mov	r3, r1
 800d30a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d312:	78fa      	ldrb	r2, [r7, #3]
 800d314:	4611      	mov	r1, r2
 800d316:	4618      	mov	r0, r3
 800d318:	f7f8 fe61 	bl	8005fde <HAL_HCD_HC_GetXferCount>
 800d31c:	4603      	mov	r3, r0
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3708      	adds	r7, #8
 800d322:	46bd      	mov	sp, r7
 800d324:	bd80      	pop	{r7, pc}

0800d326 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800d326:	b590      	push	{r4, r7, lr}
 800d328:	b089      	sub	sp, #36	@ 0x24
 800d32a:	af04      	add	r7, sp, #16
 800d32c:	6078      	str	r0, [r7, #4]
 800d32e:	4608      	mov	r0, r1
 800d330:	4611      	mov	r1, r2
 800d332:	461a      	mov	r2, r3
 800d334:	4603      	mov	r3, r0
 800d336:	70fb      	strb	r3, [r7, #3]
 800d338:	460b      	mov	r3, r1
 800d33a:	70bb      	strb	r3, [r7, #2]
 800d33c:	4613      	mov	r3, r2
 800d33e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d344:	2300      	movs	r3, #0
 800d346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d34e:	787c      	ldrb	r4, [r7, #1]
 800d350:	78ba      	ldrb	r2, [r7, #2]
 800d352:	78f9      	ldrb	r1, [r7, #3]
 800d354:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d356:	9302      	str	r3, [sp, #8]
 800d358:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800d35c:	9301      	str	r3, [sp, #4]
 800d35e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d362:	9300      	str	r3, [sp, #0]
 800d364:	4623      	mov	r3, r4
 800d366:	f7f8 fa70 	bl	800584a <HAL_HCD_HC_Init>
 800d36a:	4603      	mov	r3, r0
 800d36c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800d36e:	7bfb      	ldrb	r3, [r7, #15]
 800d370:	4618      	mov	r0, r3
 800d372:	f000 f8ad 	bl	800d4d0 <USBH_Get_USB_Status>
 800d376:	4603      	mov	r3, r0
 800d378:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d37a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3714      	adds	r7, #20
 800d380:	46bd      	mov	sp, r7
 800d382:	bd90      	pop	{r4, r7, pc}

0800d384 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d384:	b480      	push	{r7}
 800d386:	b083      	sub	sp, #12
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]
 800d38c:	460b      	mov	r3, r1
 800d38e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800d390:	2300      	movs	r3, #0
}
 800d392:	4618      	mov	r0, r3
 800d394:	370c      	adds	r7, #12
 800d396:	46bd      	mov	sp, r7
 800d398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d39c:	4770      	bx	lr

0800d39e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800d39e:	b590      	push	{r4, r7, lr}
 800d3a0:	b089      	sub	sp, #36	@ 0x24
 800d3a2:	af04      	add	r7, sp, #16
 800d3a4:	6078      	str	r0, [r7, #4]
 800d3a6:	4608      	mov	r0, r1
 800d3a8:	4611      	mov	r1, r2
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	4603      	mov	r3, r0
 800d3ae:	70fb      	strb	r3, [r7, #3]
 800d3b0:	460b      	mov	r3, r1
 800d3b2:	70bb      	strb	r3, [r7, #2]
 800d3b4:	4613      	mov	r3, r2
 800d3b6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d3bc:	2300      	movs	r3, #0
 800d3be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800d3c6:	787c      	ldrb	r4, [r7, #1]
 800d3c8:	78ba      	ldrb	r2, [r7, #2]
 800d3ca:	78f9      	ldrb	r1, [r7, #3]
 800d3cc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800d3d0:	9303      	str	r3, [sp, #12]
 800d3d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d3d4:	9302      	str	r3, [sp, #8]
 800d3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d8:	9301      	str	r3, [sp, #4]
 800d3da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800d3de:	9300      	str	r3, [sp, #0]
 800d3e0:	4623      	mov	r3, r4
 800d3e2:	f7f8 faeb 	bl	80059bc <HAL_HCD_HC_SubmitRequest>
 800d3e6:	4603      	mov	r3, r0
 800d3e8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800d3ea:	7bfb      	ldrb	r3, [r7, #15]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f000 f86f 	bl	800d4d0 <USBH_Get_USB_Status>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3f8:	4618      	mov	r0, r3
 800d3fa:	3714      	adds	r7, #20
 800d3fc:	46bd      	mov	sp, r7
 800d3fe:	bd90      	pop	{r4, r7, pc}

0800d400 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800d400:	b580      	push	{r7, lr}
 800d402:	b082      	sub	sp, #8
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	460b      	mov	r3, r1
 800d40a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d412:	78fa      	ldrb	r2, [r7, #3]
 800d414:	4611      	mov	r1, r2
 800d416:	4618      	mov	r0, r3
 800d418:	f7f8 fdcc 	bl	8005fb4 <HAL_HCD_HC_GetURBState>
 800d41c:	4603      	mov	r3, r0
}
 800d41e:	4618      	mov	r0, r3
 800d420:	3708      	adds	r7, #8
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}

0800d426 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b082      	sub	sp, #8
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
 800d42e:	460b      	mov	r3, r1
 800d430:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800d438:	2b01      	cmp	r3, #1
 800d43a:	d103      	bne.n	800d444 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800d43c:	78fb      	ldrb	r3, [r7, #3]
 800d43e:	4618      	mov	r0, r3
 800d440:	f000 f872 	bl	800d528 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800d444:	20c8      	movs	r0, #200	@ 0xc8
 800d446:	f7f7 f9f5 	bl	8004834 <HAL_Delay>
  return USBH_OK;
 800d44a:	2300      	movs	r3, #0
}
 800d44c:	4618      	mov	r0, r3
 800d44e:	3708      	adds	r7, #8
 800d450:	46bd      	mov	sp, r7
 800d452:	bd80      	pop	{r7, pc}

0800d454 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800d454:	b480      	push	{r7}
 800d456:	b085      	sub	sp, #20
 800d458:	af00      	add	r7, sp, #0
 800d45a:	6078      	str	r0, [r7, #4]
 800d45c:	460b      	mov	r3, r1
 800d45e:	70fb      	strb	r3, [r7, #3]
 800d460:	4613      	mov	r3, r2
 800d462:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800d46a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800d46c:	78fa      	ldrb	r2, [r7, #3]
 800d46e:	68f9      	ldr	r1, [r7, #12]
 800d470:	4613      	mov	r3, r2
 800d472:	011b      	lsls	r3, r3, #4
 800d474:	1a9b      	subs	r3, r3, r2
 800d476:	009b      	lsls	r3, r3, #2
 800d478:	440b      	add	r3, r1
 800d47a:	3317      	adds	r3, #23
 800d47c:	781b      	ldrb	r3, [r3, #0]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d00a      	beq.n	800d498 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800d482:	78fa      	ldrb	r2, [r7, #3]
 800d484:	68f9      	ldr	r1, [r7, #12]
 800d486:	4613      	mov	r3, r2
 800d488:	011b      	lsls	r3, r3, #4
 800d48a:	1a9b      	subs	r3, r3, r2
 800d48c:	009b      	lsls	r3, r3, #2
 800d48e:	440b      	add	r3, r1
 800d490:	333c      	adds	r3, #60	@ 0x3c
 800d492:	78ba      	ldrb	r2, [r7, #2]
 800d494:	701a      	strb	r2, [r3, #0]
 800d496:	e009      	b.n	800d4ac <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800d498:	78fa      	ldrb	r2, [r7, #3]
 800d49a:	68f9      	ldr	r1, [r7, #12]
 800d49c:	4613      	mov	r3, r2
 800d49e:	011b      	lsls	r3, r3, #4
 800d4a0:	1a9b      	subs	r3, r3, r2
 800d4a2:	009b      	lsls	r3, r3, #2
 800d4a4:	440b      	add	r3, r1
 800d4a6:	333d      	adds	r3, #61	@ 0x3d
 800d4a8:	78ba      	ldrb	r2, [r7, #2]
 800d4aa:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800d4ac:	2300      	movs	r3, #0
}
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	3714      	adds	r7, #20
 800d4b2:	46bd      	mov	sp, r7
 800d4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b8:	4770      	bx	lr

0800d4ba <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800d4ba:	b580      	push	{r7, lr}
 800d4bc:	b082      	sub	sp, #8
 800d4be:	af00      	add	r7, sp, #0
 800d4c0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f7f7 f9b6 	bl	8004834 <HAL_Delay>
}
 800d4c8:	bf00      	nop
 800d4ca:	3708      	adds	r7, #8
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	bd80      	pop	{r7, pc}

0800d4d0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d4d0:	b480      	push	{r7}
 800d4d2:	b085      	sub	sp, #20
 800d4d4:	af00      	add	r7, sp, #0
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800d4da:	2300      	movs	r3, #0
 800d4dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d4de:	79fb      	ldrb	r3, [r7, #7]
 800d4e0:	2b03      	cmp	r3, #3
 800d4e2:	d817      	bhi.n	800d514 <USBH_Get_USB_Status+0x44>
 800d4e4:	a201      	add	r2, pc, #4	@ (adr r2, 800d4ec <USBH_Get_USB_Status+0x1c>)
 800d4e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4ea:	bf00      	nop
 800d4ec:	0800d4fd 	.word	0x0800d4fd
 800d4f0:	0800d503 	.word	0x0800d503
 800d4f4:	0800d509 	.word	0x0800d509
 800d4f8:	0800d50f 	.word	0x0800d50f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d500:	e00b      	b.n	800d51a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800d502:	2302      	movs	r3, #2
 800d504:	73fb      	strb	r3, [r7, #15]
    break;
 800d506:	e008      	b.n	800d51a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800d508:	2301      	movs	r3, #1
 800d50a:	73fb      	strb	r3, [r7, #15]
    break;
 800d50c:	e005      	b.n	800d51a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800d50e:	2302      	movs	r3, #2
 800d510:	73fb      	strb	r3, [r7, #15]
    break;
 800d512:	e002      	b.n	800d51a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800d514:	2302      	movs	r3, #2
 800d516:	73fb      	strb	r3, [r7, #15]
    break;
 800d518:	bf00      	nop
  }
  return usb_status;
 800d51a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	3714      	adds	r7, #20
 800d520:	46bd      	mov	sp, r7
 800d522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d526:	4770      	bx	lr

0800d528 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b084      	sub	sp, #16
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	4603      	mov	r3, r0
 800d530:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800d532:	79fb      	ldrb	r3, [r7, #7]
 800d534:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800d536:	79fb      	ldrb	r3, [r7, #7]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d102      	bne.n	800d542 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800d53c:	2300      	movs	r3, #0
 800d53e:	73fb      	strb	r3, [r7, #15]
 800d540:	e001      	b.n	800d546 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800d542:	2301      	movs	r3, #1
 800d544:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800d546:	7bfb      	ldrb	r3, [r7, #15]
 800d548:	461a      	mov	r2, r3
 800d54a:	2101      	movs	r1, #1
 800d54c:	4803      	ldr	r0, [pc, #12]	@ (800d55c <MX_DriverVbusFS+0x34>)
 800d54e:	f7f8 f8c9 	bl	80056e4 <HAL_GPIO_WritePin>
}
 800d552:	bf00      	nop
 800d554:	3710      	adds	r7, #16
 800d556:	46bd      	mov	sp, r7
 800d558:	bd80      	pop	{r7, pc}
 800d55a:	bf00      	nop
 800d55c:	40020800 	.word	0x40020800

0800d560 <malloc>:
 800d560:	4b02      	ldr	r3, [pc, #8]	@ (800d56c <malloc+0xc>)
 800d562:	4601      	mov	r1, r0
 800d564:	6818      	ldr	r0, [r3, #0]
 800d566:	f000 b82d 	b.w	800d5c4 <_malloc_r>
 800d56a:	bf00      	nop
 800d56c:	20000638 	.word	0x20000638

0800d570 <free>:
 800d570:	4b02      	ldr	r3, [pc, #8]	@ (800d57c <free+0xc>)
 800d572:	4601      	mov	r1, r0
 800d574:	6818      	ldr	r0, [r3, #0]
 800d576:	f000 b8f5 	b.w	800d764 <_free_r>
 800d57a:	bf00      	nop
 800d57c:	20000638 	.word	0x20000638

0800d580 <sbrk_aligned>:
 800d580:	b570      	push	{r4, r5, r6, lr}
 800d582:	4e0f      	ldr	r6, [pc, #60]	@ (800d5c0 <sbrk_aligned+0x40>)
 800d584:	460c      	mov	r4, r1
 800d586:	6831      	ldr	r1, [r6, #0]
 800d588:	4605      	mov	r5, r0
 800d58a:	b911      	cbnz	r1, 800d592 <sbrk_aligned+0x12>
 800d58c:	f000 f8ae 	bl	800d6ec <_sbrk_r>
 800d590:	6030      	str	r0, [r6, #0]
 800d592:	4621      	mov	r1, r4
 800d594:	4628      	mov	r0, r5
 800d596:	f000 f8a9 	bl	800d6ec <_sbrk_r>
 800d59a:	1c43      	adds	r3, r0, #1
 800d59c:	d103      	bne.n	800d5a6 <sbrk_aligned+0x26>
 800d59e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	bd70      	pop	{r4, r5, r6, pc}
 800d5a6:	1cc4      	adds	r4, r0, #3
 800d5a8:	f024 0403 	bic.w	r4, r4, #3
 800d5ac:	42a0      	cmp	r0, r4
 800d5ae:	d0f8      	beq.n	800d5a2 <sbrk_aligned+0x22>
 800d5b0:	1a21      	subs	r1, r4, r0
 800d5b2:	4628      	mov	r0, r5
 800d5b4:	f000 f89a 	bl	800d6ec <_sbrk_r>
 800d5b8:	3001      	adds	r0, #1
 800d5ba:	d1f2      	bne.n	800d5a2 <sbrk_aligned+0x22>
 800d5bc:	e7ef      	b.n	800d59e <sbrk_aligned+0x1e>
 800d5be:	bf00      	nop
 800d5c0:	20001050 	.word	0x20001050

0800d5c4 <_malloc_r>:
 800d5c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5c8:	1ccd      	adds	r5, r1, #3
 800d5ca:	f025 0503 	bic.w	r5, r5, #3
 800d5ce:	3508      	adds	r5, #8
 800d5d0:	2d0c      	cmp	r5, #12
 800d5d2:	bf38      	it	cc
 800d5d4:	250c      	movcc	r5, #12
 800d5d6:	2d00      	cmp	r5, #0
 800d5d8:	4606      	mov	r6, r0
 800d5da:	db01      	blt.n	800d5e0 <_malloc_r+0x1c>
 800d5dc:	42a9      	cmp	r1, r5
 800d5de:	d904      	bls.n	800d5ea <_malloc_r+0x26>
 800d5e0:	230c      	movs	r3, #12
 800d5e2:	6033      	str	r3, [r6, #0]
 800d5e4:	2000      	movs	r0, #0
 800d5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d6c0 <_malloc_r+0xfc>
 800d5ee:	f000 f869 	bl	800d6c4 <__malloc_lock>
 800d5f2:	f8d8 3000 	ldr.w	r3, [r8]
 800d5f6:	461c      	mov	r4, r3
 800d5f8:	bb44      	cbnz	r4, 800d64c <_malloc_r+0x88>
 800d5fa:	4629      	mov	r1, r5
 800d5fc:	4630      	mov	r0, r6
 800d5fe:	f7ff ffbf 	bl	800d580 <sbrk_aligned>
 800d602:	1c43      	adds	r3, r0, #1
 800d604:	4604      	mov	r4, r0
 800d606:	d158      	bne.n	800d6ba <_malloc_r+0xf6>
 800d608:	f8d8 4000 	ldr.w	r4, [r8]
 800d60c:	4627      	mov	r7, r4
 800d60e:	2f00      	cmp	r7, #0
 800d610:	d143      	bne.n	800d69a <_malloc_r+0xd6>
 800d612:	2c00      	cmp	r4, #0
 800d614:	d04b      	beq.n	800d6ae <_malloc_r+0xea>
 800d616:	6823      	ldr	r3, [r4, #0]
 800d618:	4639      	mov	r1, r7
 800d61a:	4630      	mov	r0, r6
 800d61c:	eb04 0903 	add.w	r9, r4, r3
 800d620:	f000 f864 	bl	800d6ec <_sbrk_r>
 800d624:	4581      	cmp	r9, r0
 800d626:	d142      	bne.n	800d6ae <_malloc_r+0xea>
 800d628:	6821      	ldr	r1, [r4, #0]
 800d62a:	1a6d      	subs	r5, r5, r1
 800d62c:	4629      	mov	r1, r5
 800d62e:	4630      	mov	r0, r6
 800d630:	f7ff ffa6 	bl	800d580 <sbrk_aligned>
 800d634:	3001      	adds	r0, #1
 800d636:	d03a      	beq.n	800d6ae <_malloc_r+0xea>
 800d638:	6823      	ldr	r3, [r4, #0]
 800d63a:	442b      	add	r3, r5
 800d63c:	6023      	str	r3, [r4, #0]
 800d63e:	f8d8 3000 	ldr.w	r3, [r8]
 800d642:	685a      	ldr	r2, [r3, #4]
 800d644:	bb62      	cbnz	r2, 800d6a0 <_malloc_r+0xdc>
 800d646:	f8c8 7000 	str.w	r7, [r8]
 800d64a:	e00f      	b.n	800d66c <_malloc_r+0xa8>
 800d64c:	6822      	ldr	r2, [r4, #0]
 800d64e:	1b52      	subs	r2, r2, r5
 800d650:	d420      	bmi.n	800d694 <_malloc_r+0xd0>
 800d652:	2a0b      	cmp	r2, #11
 800d654:	d917      	bls.n	800d686 <_malloc_r+0xc2>
 800d656:	1961      	adds	r1, r4, r5
 800d658:	42a3      	cmp	r3, r4
 800d65a:	6025      	str	r5, [r4, #0]
 800d65c:	bf18      	it	ne
 800d65e:	6059      	strne	r1, [r3, #4]
 800d660:	6863      	ldr	r3, [r4, #4]
 800d662:	bf08      	it	eq
 800d664:	f8c8 1000 	streq.w	r1, [r8]
 800d668:	5162      	str	r2, [r4, r5]
 800d66a:	604b      	str	r3, [r1, #4]
 800d66c:	4630      	mov	r0, r6
 800d66e:	f000 f82f 	bl	800d6d0 <__malloc_unlock>
 800d672:	f104 000b 	add.w	r0, r4, #11
 800d676:	1d23      	adds	r3, r4, #4
 800d678:	f020 0007 	bic.w	r0, r0, #7
 800d67c:	1ac2      	subs	r2, r0, r3
 800d67e:	bf1c      	itt	ne
 800d680:	1a1b      	subne	r3, r3, r0
 800d682:	50a3      	strne	r3, [r4, r2]
 800d684:	e7af      	b.n	800d5e6 <_malloc_r+0x22>
 800d686:	6862      	ldr	r2, [r4, #4]
 800d688:	42a3      	cmp	r3, r4
 800d68a:	bf0c      	ite	eq
 800d68c:	f8c8 2000 	streq.w	r2, [r8]
 800d690:	605a      	strne	r2, [r3, #4]
 800d692:	e7eb      	b.n	800d66c <_malloc_r+0xa8>
 800d694:	4623      	mov	r3, r4
 800d696:	6864      	ldr	r4, [r4, #4]
 800d698:	e7ae      	b.n	800d5f8 <_malloc_r+0x34>
 800d69a:	463c      	mov	r4, r7
 800d69c:	687f      	ldr	r7, [r7, #4]
 800d69e:	e7b6      	b.n	800d60e <_malloc_r+0x4a>
 800d6a0:	461a      	mov	r2, r3
 800d6a2:	685b      	ldr	r3, [r3, #4]
 800d6a4:	42a3      	cmp	r3, r4
 800d6a6:	d1fb      	bne.n	800d6a0 <_malloc_r+0xdc>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	6053      	str	r3, [r2, #4]
 800d6ac:	e7de      	b.n	800d66c <_malloc_r+0xa8>
 800d6ae:	230c      	movs	r3, #12
 800d6b0:	6033      	str	r3, [r6, #0]
 800d6b2:	4630      	mov	r0, r6
 800d6b4:	f000 f80c 	bl	800d6d0 <__malloc_unlock>
 800d6b8:	e794      	b.n	800d5e4 <_malloc_r+0x20>
 800d6ba:	6005      	str	r5, [r0, #0]
 800d6bc:	e7d6      	b.n	800d66c <_malloc_r+0xa8>
 800d6be:	bf00      	nop
 800d6c0:	20001054 	.word	0x20001054

0800d6c4 <__malloc_lock>:
 800d6c4:	4801      	ldr	r0, [pc, #4]	@ (800d6cc <__malloc_lock+0x8>)
 800d6c6:	f000 b84b 	b.w	800d760 <__retarget_lock_acquire_recursive>
 800d6ca:	bf00      	nop
 800d6cc:	20001190 	.word	0x20001190

0800d6d0 <__malloc_unlock>:
 800d6d0:	4801      	ldr	r0, [pc, #4]	@ (800d6d8 <__malloc_unlock+0x8>)
 800d6d2:	f000 b846 	b.w	800d762 <__retarget_lock_release_recursive>
 800d6d6:	bf00      	nop
 800d6d8:	20001190 	.word	0x20001190

0800d6dc <memset>:
 800d6dc:	4402      	add	r2, r0
 800d6de:	4603      	mov	r3, r0
 800d6e0:	4293      	cmp	r3, r2
 800d6e2:	d100      	bne.n	800d6e6 <memset+0xa>
 800d6e4:	4770      	bx	lr
 800d6e6:	f803 1b01 	strb.w	r1, [r3], #1
 800d6ea:	e7f9      	b.n	800d6e0 <memset+0x4>

0800d6ec <_sbrk_r>:
 800d6ec:	b538      	push	{r3, r4, r5, lr}
 800d6ee:	4d06      	ldr	r5, [pc, #24]	@ (800d708 <_sbrk_r+0x1c>)
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	4604      	mov	r4, r0
 800d6f4:	4608      	mov	r0, r1
 800d6f6:	602b      	str	r3, [r5, #0]
 800d6f8:	f7f4 f80e 	bl	8001718 <_sbrk>
 800d6fc:	1c43      	adds	r3, r0, #1
 800d6fe:	d102      	bne.n	800d706 <_sbrk_r+0x1a>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	b103      	cbz	r3, 800d706 <_sbrk_r+0x1a>
 800d704:	6023      	str	r3, [r4, #0]
 800d706:	bd38      	pop	{r3, r4, r5, pc}
 800d708:	20001194 	.word	0x20001194

0800d70c <__errno>:
 800d70c:	4b01      	ldr	r3, [pc, #4]	@ (800d714 <__errno+0x8>)
 800d70e:	6818      	ldr	r0, [r3, #0]
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	20000638 	.word	0x20000638

0800d718 <__libc_init_array>:
 800d718:	b570      	push	{r4, r5, r6, lr}
 800d71a:	4d0d      	ldr	r5, [pc, #52]	@ (800d750 <__libc_init_array+0x38>)
 800d71c:	4c0d      	ldr	r4, [pc, #52]	@ (800d754 <__libc_init_array+0x3c>)
 800d71e:	1b64      	subs	r4, r4, r5
 800d720:	10a4      	asrs	r4, r4, #2
 800d722:	2600      	movs	r6, #0
 800d724:	42a6      	cmp	r6, r4
 800d726:	d109      	bne.n	800d73c <__libc_init_array+0x24>
 800d728:	4d0b      	ldr	r5, [pc, #44]	@ (800d758 <__libc_init_array+0x40>)
 800d72a:	4c0c      	ldr	r4, [pc, #48]	@ (800d75c <__libc_init_array+0x44>)
 800d72c:	f000 f864 	bl	800d7f8 <_init>
 800d730:	1b64      	subs	r4, r4, r5
 800d732:	10a4      	asrs	r4, r4, #2
 800d734:	2600      	movs	r6, #0
 800d736:	42a6      	cmp	r6, r4
 800d738:	d105      	bne.n	800d746 <__libc_init_array+0x2e>
 800d73a:	bd70      	pop	{r4, r5, r6, pc}
 800d73c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d740:	4798      	blx	r3
 800d742:	3601      	adds	r6, #1
 800d744:	e7ee      	b.n	800d724 <__libc_init_array+0xc>
 800d746:	f855 3b04 	ldr.w	r3, [r5], #4
 800d74a:	4798      	blx	r3
 800d74c:	3601      	adds	r6, #1
 800d74e:	e7f2      	b.n	800d736 <__libc_init_array+0x1e>
 800d750:	0800d848 	.word	0x0800d848
 800d754:	0800d848 	.word	0x0800d848
 800d758:	0800d848 	.word	0x0800d848
 800d75c:	0800d84c 	.word	0x0800d84c

0800d760 <__retarget_lock_acquire_recursive>:
 800d760:	4770      	bx	lr

0800d762 <__retarget_lock_release_recursive>:
 800d762:	4770      	bx	lr

0800d764 <_free_r>:
 800d764:	b538      	push	{r3, r4, r5, lr}
 800d766:	4605      	mov	r5, r0
 800d768:	2900      	cmp	r1, #0
 800d76a:	d041      	beq.n	800d7f0 <_free_r+0x8c>
 800d76c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d770:	1f0c      	subs	r4, r1, #4
 800d772:	2b00      	cmp	r3, #0
 800d774:	bfb8      	it	lt
 800d776:	18e4      	addlt	r4, r4, r3
 800d778:	f7ff ffa4 	bl	800d6c4 <__malloc_lock>
 800d77c:	4a1d      	ldr	r2, [pc, #116]	@ (800d7f4 <_free_r+0x90>)
 800d77e:	6813      	ldr	r3, [r2, #0]
 800d780:	b933      	cbnz	r3, 800d790 <_free_r+0x2c>
 800d782:	6063      	str	r3, [r4, #4]
 800d784:	6014      	str	r4, [r2, #0]
 800d786:	4628      	mov	r0, r5
 800d788:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d78c:	f7ff bfa0 	b.w	800d6d0 <__malloc_unlock>
 800d790:	42a3      	cmp	r3, r4
 800d792:	d908      	bls.n	800d7a6 <_free_r+0x42>
 800d794:	6820      	ldr	r0, [r4, #0]
 800d796:	1821      	adds	r1, r4, r0
 800d798:	428b      	cmp	r3, r1
 800d79a:	bf01      	itttt	eq
 800d79c:	6819      	ldreq	r1, [r3, #0]
 800d79e:	685b      	ldreq	r3, [r3, #4]
 800d7a0:	1809      	addeq	r1, r1, r0
 800d7a2:	6021      	streq	r1, [r4, #0]
 800d7a4:	e7ed      	b.n	800d782 <_free_r+0x1e>
 800d7a6:	461a      	mov	r2, r3
 800d7a8:	685b      	ldr	r3, [r3, #4]
 800d7aa:	b10b      	cbz	r3, 800d7b0 <_free_r+0x4c>
 800d7ac:	42a3      	cmp	r3, r4
 800d7ae:	d9fa      	bls.n	800d7a6 <_free_r+0x42>
 800d7b0:	6811      	ldr	r1, [r2, #0]
 800d7b2:	1850      	adds	r0, r2, r1
 800d7b4:	42a0      	cmp	r0, r4
 800d7b6:	d10b      	bne.n	800d7d0 <_free_r+0x6c>
 800d7b8:	6820      	ldr	r0, [r4, #0]
 800d7ba:	4401      	add	r1, r0
 800d7bc:	1850      	adds	r0, r2, r1
 800d7be:	4283      	cmp	r3, r0
 800d7c0:	6011      	str	r1, [r2, #0]
 800d7c2:	d1e0      	bne.n	800d786 <_free_r+0x22>
 800d7c4:	6818      	ldr	r0, [r3, #0]
 800d7c6:	685b      	ldr	r3, [r3, #4]
 800d7c8:	6053      	str	r3, [r2, #4]
 800d7ca:	4408      	add	r0, r1
 800d7cc:	6010      	str	r0, [r2, #0]
 800d7ce:	e7da      	b.n	800d786 <_free_r+0x22>
 800d7d0:	d902      	bls.n	800d7d8 <_free_r+0x74>
 800d7d2:	230c      	movs	r3, #12
 800d7d4:	602b      	str	r3, [r5, #0]
 800d7d6:	e7d6      	b.n	800d786 <_free_r+0x22>
 800d7d8:	6820      	ldr	r0, [r4, #0]
 800d7da:	1821      	adds	r1, r4, r0
 800d7dc:	428b      	cmp	r3, r1
 800d7de:	bf04      	itt	eq
 800d7e0:	6819      	ldreq	r1, [r3, #0]
 800d7e2:	685b      	ldreq	r3, [r3, #4]
 800d7e4:	6063      	str	r3, [r4, #4]
 800d7e6:	bf04      	itt	eq
 800d7e8:	1809      	addeq	r1, r1, r0
 800d7ea:	6021      	streq	r1, [r4, #0]
 800d7ec:	6054      	str	r4, [r2, #4]
 800d7ee:	e7ca      	b.n	800d786 <_free_r+0x22>
 800d7f0:	bd38      	pop	{r3, r4, r5, pc}
 800d7f2:	bf00      	nop
 800d7f4:	20001054 	.word	0x20001054

0800d7f8 <_init>:
 800d7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7fa:	bf00      	nop
 800d7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7fe:	bc08      	pop	{r3}
 800d800:	469e      	mov	lr, r3
 800d802:	4770      	bx	lr

0800d804 <_fini>:
 800d804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d806:	bf00      	nop
 800d808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d80a:	bc08      	pop	{r3}
 800d80c:	469e      	mov	lr, r3
 800d80e:	4770      	bx	lr
