// Seed: 3304417791
module module_0 (
    output supply1 id_0,
    output wire id_1,
    input wire id_2,
    output wor id_3,
    input wand id_4,
    output tri0 id_5,
    input wand id_6,
    output supply1 id_7
);
  assign id_3 = ~1'd0 == id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_11,
    input supply1 id_3,
    output tri id_4,
    input wand id_5[-1 : -1 'b0],
    input wor id_6,
    input tri1 id_7,
    input wor id_8,
    output supply0 id_9
);
  integer id_12;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_0,
      id_6,
      id_4,
      id_5,
      id_9
  );
  assign id_11 = -1'b0;
endmodule
