Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 14:14:14 2024
| Host         : Jakes_ZenBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          25          
TIMING-18  Warning   Missing input or output delay  59          
TIMING-23  Warning   Combinational loop found       16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (16)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (16)
----------------------
 There are 16 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.127      -54.275                     39                  919        0.165        0.000                      0                  919        4.500        0.000                       0                   339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.127      -54.275                     39                  919        0.165        0.000                      0                  919        4.500        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           39  Failing Endpoints,  Worst Slack       -3.127ns,  Total Violation      -54.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.127ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.191ns  (logic 6.690ns (50.716%)  route 6.501ns (49.284%))
  Logic Levels:           21  (CARRY4=9 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 f  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 f  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.208    16.447    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124    16.571 r  slc3/cpu/cpu_control/nzp0_carry__0_i_1/O
                         net (fo=1, routed)           0.465    17.036    slc3/cpu/ben_calc/nzp_reg[0]_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    17.402 f  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.610    18.012    slc3/cpu/cpu_control/CO[0]
    SLICE_X7Y102         LUT6 (Prop_lut6_I5_O)        0.310    18.322 r  slc3/cpu/cpu_control/nzp[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.322    slc3/cpu/ben_calc/nzp_reg[1]_0
    SLICE_X7Y102         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.683    15.012    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[1]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.032    15.195    slc3/cpu/ben_calc/nzp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -18.322    
  -------------------------------------------------------------------
                         slack                                 -3.127    

Slack (VIOLATED) :        -3.060ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.029ns  (logic 6.690ns (51.345%)  route 6.339ns (48.655%))
  Logic Levels:           21  (CARRY4=9 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 f  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 f  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.208    16.447    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124    16.571 r  slc3/cpu/cpu_control/nzp0_carry__0_i_1/O
                         net (fo=1, routed)           0.465    17.036    slc3/cpu/ben_calc/nzp_reg[0]_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    17.402 r  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.448    17.850    slc3/cpu/ben_calc/CO[0]
    SLICE_X5Y99          LUT3 (Prop_lut3_I0_O)        0.310    18.160 r  slc3/cpu/ben_calc/nzp[0]_i_1/O
                         net (fo=1, routed)           0.000    18.160    slc3/cpu/ben_calc/nzp[0]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.508    14.837    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X5Y99          FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[0]/C
                         clock pessimism              0.270    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y99          FDRE (Setup_fdre_C_D)        0.029    15.100    slc3/cpu/ben_calc/nzp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -18.160    
  -------------------------------------------------------------------
                         slack                                 -3.060    

Slack (VIOLATED) :        -3.000ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_calc/nzp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.108ns  (logic 6.690ns (51.036%)  route 6.418ns (48.964%))
  Logic Levels:           21  (CARRY4=9 LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 f  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 f  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.208    16.447    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.124    16.571 r  slc3/cpu/cpu_control/nzp0_carry__0_i_1/O
                         net (fo=1, routed)           0.465    17.036    slc3/cpu/ben_calc/nzp_reg[0]_0[2]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.366    17.402 f  slc3/cpu/ben_calc/nzp0_carry__0/CO[2]
                         net (fo=3, routed)           0.527    17.929    slc3/cpu/cpu_control/CO[0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I5_O)        0.310    18.239 r  slc3/cpu/cpu_control/nzp[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.239    slc3/cpu/ben_calc/nzp_reg[2]_2
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.683    15.012    slc3/cpu/ben_calc/clk_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  slc3/cpu/ben_calc/nzp_reg[2]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)        0.077    15.240    slc3/cpu/ben_calc/nzp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.240    
                         arrival time                         -18.239    
  -------------------------------------------------------------------
                         slack                                 -3.000    

Slack (VIOLATED) :        -2.472ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.406ns  (logic 6.014ns (48.478%)  route 6.392ns (51.522%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.784    17.536    slc3/cpu/mar_reg/D[15]
    SLICE_X10Y100        FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616    14.945    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/C
                         clock pessimism              0.186    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.031    15.065    slc3/cpu/mar_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -17.536    
  -------------------------------------------------------------------
                         slack                                 -2.472    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.332ns  (logic 6.014ns (48.766%)  route 6.318ns (51.234%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.711    17.463    slc3/cpu/regs_module/D[15]
    SLICE_X4Y99          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.508    14.837    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][15]/C
                         clock pessimism              0.270    15.107    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)       -0.067    15.004    slc3/cpu/regs_module/registers_reg[3][15]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -17.463    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.437ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.321ns  (logic 6.014ns (48.812%)  route 6.307ns (51.188%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.699    17.452    slc3/cpu/regs_module/D[15]
    SLICE_X9Y100         FDRE                                         r  slc3/cpu/regs_module/registers_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616    14.945    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  slc3/cpu/regs_module/registers_reg[5][15]/C
                         clock pessimism              0.186    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X9Y100         FDRE (Setup_fdre_C_D)       -0.081    15.015    slc3/cpu/regs_module/registers_reg[5][15]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -2.437    

Slack (VIOLATED) :        -2.401ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.321ns  (logic 6.014ns (48.812%)  route 6.307ns (51.188%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.699    17.452    slc3/cpu/regs_module/D[15]
    SLICE_X8Y100         FDRE                                         r  slc3/cpu/regs_module/registers_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616    14.945    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  slc3/cpu/regs_module/registers_reg[1][15]/C
                         clock pessimism              0.186    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X8Y100         FDRE (Setup_fdre_C_D)       -0.045    15.051    slc3/cpu/regs_module/registers_reg[1][15]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -2.401    

Slack (VIOLATED) :        -2.387ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.321ns  (logic 6.014ns (48.812%)  route 6.307ns (51.188%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.699    17.452    slc3/cpu/regs_module/D[15]
    SLICE_X8Y101         FDRE                                         r  slc3/cpu/regs_module/registers_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616    14.945    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  slc3/cpu/regs_module/registers_reg[6][15]/C
                         clock pessimism              0.186    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.031    15.065    slc3/cpu/regs_module/registers_reg[6][15]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -17.452    
  -------------------------------------------------------------------
                         slack                                 -2.387    

Slack (VIOLATED) :        -2.377ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.261ns  (logic 6.014ns (49.051%)  route 6.247ns (50.949%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.639    17.391    slc3/cpu/regs_module/D[15]
    SLICE_X9Y101         FDRE                                         r  slc3/cpu/regs_module/registers_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616    14.945    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  slc3/cpu/regs_module/registers_reg[4][15]/C
                         clock pessimism              0.186    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X9Y101         FDRE (Setup_fdre_C_D)       -0.081    15.015    slc3/cpu/regs_module/registers_reg[4][15]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -17.391    
  -------------------------------------------------------------------
                         slack                                 -2.377    

Slack (VIOLATED) :        -2.374ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        12.347ns  (logic 6.014ns (48.706%)  route 6.333ns (51.294%))
  Logic Levels:           19  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.623     5.131    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X5Y95          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.973     6.560    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_1[0]
    SLICE_X5Y95          LUT5 (Prop_lut5_I2_O)        0.124     6.684 r  slc3/cpu/cpu_control/i__carry_i_31/O
                         net (fo=66, routed)          0.698     7.382    slc3/cpu/ir_reg/aru_out_carry__2_i_5
    SLICE_X3Y96          LUT3 (Prop_lut3_I1_O)        0.124     7.506 r  slc3/cpu/ir_reg/i__carry_i_11/O
                         net (fo=16, routed)          0.907     8.413    slc3/cpu/regs_module/data_q[15]_i_5
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.537 r  slc3/cpu/regs_module/i__carry__0_i_3/O
                         net (fo=4, routed)           0.511     9.048    slc3/cpu/cpu_control/sr1_out[5]
    SLICE_X7Y97          LUT6 (Prop_lut6_I0_O)        0.124     9.172 r  slc3/cpu/cpu_control/aru_out_carry__0_i_7/O
                         net (fo=1, routed)           0.000     9.172    slc3/cpu/aru_module/data_q_reg[7][1]
    SLICE_X7Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.722 r  slc3/cpu/aru_module/aru_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.722    slc3/cpu/aru_module/aru_out_carry__0_n_0
    SLICE_X7Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.961 r  slc3/cpu/aru_module/aru_out_carry__1/O[2]
                         net (fo=3, routed)           0.417    10.378    slc3/cpu/cpu_control/data0[10]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.302    10.680 r  slc3/cpu/cpu_control/aru_out_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.680    slc3/cpu/aru_module/data_q_reg[11][2]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    11.032 r  slc3/cpu/aru_module/aru_out_carry__1/O[3]
                         net (fo=3, routed)           0.173    11.205    slc3/cpu/cpu_control/data0[11]
    SLICE_X7Y98          LUT6 (Prop_lut6_I2_O)        0.306    11.511 r  slc3/cpu/cpu_control/aru_out_carry__1_i_4/O
                         net (fo=1, routed)           0.000    11.511    slc3/cpu/aru_module/data_q_reg[11][3]
    SLICE_X7Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.912 r  slc3/cpu/aru_module/aru_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.912    slc3/cpu/aru_module/aru_out_carry__1_n_0
    SLICE_X7Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.134 r  slc3/cpu/aru_module/aru_out_carry__2/O[0]
                         net (fo=3, routed)           0.173    12.307    slc3/cpu/cpu_control/data0[12]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.299    12.606 r  slc3/cpu/cpu_control/aru_out_carry__2_i_4/O
                         net (fo=1, routed)           0.000    12.606    slc3/cpu/aru_module/data_q_reg[15][0]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.030 r  slc3/cpu/aru_module/aru_out_carry__2/O[1]
                         net (fo=3, routed)           0.437    13.467    slc3/cpu/cpu_control/data0[13]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.303    13.770 r  slc3/cpu/cpu_control/aru_out_carry__2_i_3/O
                         net (fo=1, routed)           0.000    13.770    slc3/cpu/aru_module/data_q_reg[15][1]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.350 r  slc3/cpu/aru_module/aru_out_carry__2/O[2]
                         net (fo=3, routed)           0.439    14.789    slc3/cpu/cpu_control/data0[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I2_O)        0.302    15.091 r  slc3/cpu/cpu_control/aru_out_carry__2_i_2/O
                         net (fo=1, routed)           0.000    15.091    slc3/cpu/aru_module/data_q_reg[15][2]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    15.443 r  slc3/cpu/aru_module/aru_out_carry__2/O[3]
                         net (fo=4, routed)           0.490    15.933    slc3/cpu/cpu_control/data0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I1_O)        0.306    16.239 r  slc3/cpu/cpu_control/data_q[15]_i_3__1/O
                         net (fo=5, routed)           0.390    16.628    slc3/cpu/cpu_control/data_q[15]_i_3__1_n_0
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124    16.752 r  slc3/cpu/cpu_control/data_q[15]_i_2__0/O
                         net (fo=11, routed)          0.726    17.478    slc3/cpu/ir_reg/D[15]
    SLICE_X5Y101         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.683    15.012    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.058    15.105    slc3/cpu/ir_reg/data_q_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                 -2.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.763%)  route 0.330ns (61.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y95         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  slc3/cpu/mdr_reg/data_q_reg[3]/Q
                         net (fo=2, routed)           0.224     1.820    mem_subsystem/init_ram/Q[3]
    SLICE_X9Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.107     1.972    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.511    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.807    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.578%)  route 0.333ns (61.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  slc3/cpu/mdr_reg/data_q_reg[1]/Q
                         net (fo=2, routed)           0.145     1.742    mem_subsystem/init_ram/Q[1]
    SLICE_X8Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.787 r  mem_subsystem/init_ram/sram0_i_26/O
                         net (fo=1, routed)           0.187     1.974    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.491    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.787    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.077%)  route 0.340ns (61.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.596 r  slc3/cpu/mdr_reg/data_q_reg[2]/Q
                         net (fo=2, routed)           0.233     1.830    mem_subsystem/init_ram/Q[2]
    SLICE_X8Y93          LUT4 (Prop_lut4_I3_O)        0.045     1.875 r  mem_subsystem/init_ram/sram0_i_25/O
                         net (fo=1, routed)           0.107     1.981    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.491    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.787    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.897%)  route 0.172ns (48.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.590     1.458    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  button_sync[1]/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.599 r  button_sync[1]/counter_reg[15]/Q
                         net (fo=3, routed)           0.172     1.772    button_sync[1]/p_1_in
    SLICE_X2Y92          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.817    button_sync[1]/q_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.862     1.976    button_sync[1]/clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.479     1.497    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.617    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 button_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  button_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           0.083     1.671    button_sync[2]/ff1
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.099     1.770 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.770    button_sync[2]/q_i_1__1_n_0
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.862     1.976    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.516     1.460    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.091     1.551    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.731%)  route 0.400ns (68.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.564     1.432    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  slc3/cpu/mdr_reg/data_q_reg[8]/Q
                         net (fo=2, routed)           0.293     1.866    mem_subsystem/init_ram/Q[8]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  mem_subsystem/init_ram/sram0_i_19/O
                         net (fo=1, routed)           0.108     2.019    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.491    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     1.787    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.186ns (25.702%)  route 0.538ns (74.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.675     1.544    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141     1.685 r  slc3/cpu/mdr_reg/data_q_reg[13]/Q
                         net (fo=2, routed)           0.371     2.056    mem_subsystem/init_ram/Q[13]
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.045     2.101 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.167     2.267    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.876     1.990    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y37         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.250     1.740    
    RAMB18_X0Y37         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     2.036    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.372%)  route 0.244ns (65.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.675     1.544    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     1.672 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.244     1.916    slc3/cpu/regs_module/hex_seg_left_OBUF[0]
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.861     1.975    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][10]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X6Y94          FDRE (Hold_fdre_C_R)        -0.045     1.680    slc3/cpu/regs_module/registers_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.372%)  route 0.244ns (65.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.675     1.544    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     1.672 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.244     1.916    slc3/cpu/regs_module/hex_seg_left_OBUF[0]
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.861     1.975    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][2]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X6Y94          FDRE (Hold_fdre_C_R)        -0.045     1.680    slc3/cpu/regs_module/registers_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regs_module/registers_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.372%)  route 0.244ns (65.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.675     1.544    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.128     1.672 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         0.244     1.916    slc3/cpu/regs_module/hex_seg_left_OBUF[0]
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.861     1.975    slc3/cpu/regs_module/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  slc3/cpu/regs_module/registers_reg[3][3]/C
                         clock pessimism             -0.250     1.725    
    SLICE_X6Y94          FDRE (Hold_fdre_C_R)        -0.045     1.680    slc3/cpu/regs_module/registers_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y36   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y37   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y83    button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y85    button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y85    button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y86    button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y86    button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y86    button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83    button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83    button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y83    button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y85    button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86    button_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.004ns  (logic 4.426ns (29.502%)  route 10.577ns (70.498%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.846     8.582    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.325     8.907 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.786    10.693    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.352    11.045 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.452    11.497    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_6_n_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I5_O)        0.328    11.825 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.820    12.645    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124    12.769 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.673    17.442    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    20.321 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.321    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.701ns  (logic 4.201ns (28.574%)  route 10.500ns (71.426%))
  Logic Levels:           5  (LUT2=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         3.785     9.522    button_sync[0]/hex_seg_left_OBUF[0]
    SLICE_X4Y87          LUT2 (Prop_lut2_I0_O)        0.293     9.815 r  button_sync[0]/hex_seg_right_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           1.294    11.108    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.326    11.434 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.798    12.232    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X0Y99          LUT6 (Prop_lut6_I5_O)        0.124    12.356 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.403    12.760    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_2_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I0_O)        0.124    12.884 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.220    17.103    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    20.018 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.018    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.945ns  (logic 4.539ns (32.551%)  route 9.405ns (67.449%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.370     8.106    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.325     8.431 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           0.639     9.070    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1_0
    SLICE_X1Y100         LUT5 (Prop_lut5_I0_O)        0.320     9.390 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           1.240    10.630    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_7_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.326    10.956 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.433    11.389    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124    11.513 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.623    12.136    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124    12.260 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.101    16.361    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    19.262 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.262    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.782ns  (logic 4.574ns (33.185%)  route 9.208ns (66.815%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         1.713     7.450    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.325     7.775 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           1.134     8.908    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I0_O)        0.358     9.266 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.452     9.718    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.326    10.044 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    10.477    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124    10.601 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.015    11.616    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I5_O)        0.124    11.740 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.462    16.202    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    19.099 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.099    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.621ns  (logic 4.094ns (30.053%)  route 9.528ns (69.947%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.846     8.582    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.325     8.907 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.786    10.693    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I4_O)        0.326    11.019 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.594    11.614    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.124    11.738 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.301    16.039    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    18.938 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.938    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.581ns  (logic 4.112ns (30.280%)  route 9.469ns (69.720%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.846     8.582    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.325     8.907 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.785    10.692    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X2Y102         LUT6 (Prop_lut6_I4_O)        0.326    11.018 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.595    11.613    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_2_n_0
    SLICE_X4Y101         LUT6 (Prop_lut6_I5_O)        0.124    11.737 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.243    15.980    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    18.899 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.899    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.454ns  (logic 4.224ns (31.393%)  route 9.230ns (68.607%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         2.846     8.582    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.325     8.907 f  slc3/io_bridge/hex_o/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=6, routed)           1.586    10.493    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.326    10.819 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.520    11.339    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_7_n_0
    SLICE_X2Y101         LUT6 (Prop_lut6_I5_O)        0.124    11.463 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.810    12.272    slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_5_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124    12.396 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.469    15.865    hex_seg_right_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    18.771 r  hex_seg_right_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.771    hex_seg_right[6]
    E5                                                                r  hex_seg_right[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.129ns  (logic 3.618ns (29.832%)  route 8.511ns (70.168%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         3.910     9.647    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.299     9.946 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.601    14.546    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    17.447 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.447    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.485ns  (logic 3.851ns (33.534%)  route 7.634ns (66.466%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         3.910     9.647    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]
    SLICE_X4Y87          LUT3 (Prop_lut3_I0_O)        0.325     9.972 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.724    13.695    hex_grid_right_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         3.107    16.803 r  hex_grid_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.803    hex_grid_right[3]
    H5                                                                r  hex_grid_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 3.511ns (30.698%)  route 7.927ns (69.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.809     5.317    button_sync[0]/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.419     5.736 r  button_sync[0]/q_reg/Q
                         net (fo=276, routed)         7.927    13.663    hex_seg_left_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.092    16.755 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.755    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.388ns (79.233%)  route 0.364ns (20.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.364     1.965    lopt_1
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.213 r  led_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.213    led_o[11]
    B17                                                               r  led_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.389ns (76.689%)  route 0.422ns (23.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.422     2.023    lopt
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.271 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.271    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.429ns (76.382%)  route 0.442ns (23.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.442     2.030    lopt_8
    C17                  OBUF (Prop_obuf_I_O)         1.301     3.331 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.331    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.373ns (73.364%)  route 0.499ns (26.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.499     2.100    lopt_6
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.332 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.332    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.388ns (73.455%)  route 0.501ns (26.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.601 r  slc3/cpu/ir_reg/data_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.501     2.103    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         1.247     3.349 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.349    led_o[7]
    D17                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.426ns (74.144%)  route 0.497ns (25.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.592     1.460    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.128     1.588 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.497     2.086    lopt_9
    B18                  OBUF (Prop_obuf_I_O)         1.298     3.383 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.383    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.361ns (68.507%)  route 0.626ns (31.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  slc3/cpu/ir_reg/data_q_reg[0]/Q
                         net (fo=42, routed)          0.626     2.226    led_o_OBUF[0]
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.447 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.447    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.394ns (69.752%)  route 0.605ns (30.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.594     1.462    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  slc3/cpu/ir_reg/data_q_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.605     2.231    lopt_2
    C18                  OBUF (Prop_obuf_I_O)         1.230     3.462 r  led_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.462    led_o[12]
    C18                                                               r  led_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.389ns (69.220%)  route 0.618ns (30.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.594     1.462    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  slc3/cpu/ir_reg/data_q_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.618     2.244    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.225     3.469 r  led_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.469    led_o[13]
    D18                                                               r  led_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.356ns (66.241%)  route 0.691ns (33.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.591     1.459    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.600 r  slc3/cpu/ir_reg/data_q_reg[1]/Q
                         net (fo=42, routed)          0.691     2.291    led_o_OBUF[1]
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.506 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.506    led_o[1]
    C14                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.138ns  (logic 1.322ns (25.723%)  route 3.816ns (74.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           3.816     5.138    button_sync[2]/run_i_IBUF
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.507     4.836    button_sync[2]/clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.998ns  (logic 1.316ns (26.341%)  route 3.681ns (73.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           3.681     4.998    button_sync[0]/reset_IBUF
    SLICE_X4Y87          FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.503     4.832    button_sync[0]/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.798ns  (logic 1.325ns (27.620%)  route 3.473ns (72.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           3.473     4.798    button_sync[1]/continue_i_IBUF
    SLICE_X4Y87          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.503     4.832    button_sync[1]/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.665ns  (logic 1.327ns (28.446%)  route 3.338ns (71.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.338     4.665    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X13Y91         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.439     4.768    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.578ns  (logic 1.328ns (29.004%)  route 3.250ns (70.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.250     4.578    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X13Y91         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.439     4.768    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X13Y91         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.566ns  (logic 1.325ns (29.024%)  route 3.241ns (70.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.241     4.566    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X9Y89          FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.438     4.767    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X9Y89          FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.349ns (29.565%)  route 3.215ns (70.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           3.215     4.564    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X10Y94         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.441     4.770    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 1.350ns (30.835%)  route 3.029ns (69.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.029     4.379    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y91         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.439     4.768    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.352ns  (logic 1.325ns (30.435%)  route 3.028ns (69.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           3.028     4.352    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X11Y94         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.441     4.770    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.336ns  (logic 1.326ns (30.568%)  route 3.011ns (69.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.011     4.336    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X10Y94         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.441     4.770    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  sw_sync[6]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.410ns (28.005%)  route 1.053ns (71.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.053     1.462    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X13Y94         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     1.947    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.416ns (27.448%)  route 1.101ns (72.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.101     1.517    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X12Y98         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.834     1.948    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.417ns (26.841%)  route 1.136ns (73.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.136     1.553    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X12Y98         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.834     1.948    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.424ns (27.271%)  route 1.132ns (72.729%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           1.132     1.556    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X12Y94         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     1.947    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.422ns (27.080%)  route 1.136ns (72.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.136     1.558    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X13Y94         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     1.947    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X13Y94         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.420ns (26.207%)  route 1.183ns (73.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.183     1.604    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X12Y97         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.834     1.948    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 0.425ns (25.613%)  route 1.234ns (74.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.234     1.659    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X12Y97         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.834     1.948    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X12Y97         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.415ns (24.367%)  route 1.289ns (75.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.289     1.704    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X12Y91         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.832     1.946    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X12Y91         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.706ns  (logic 0.413ns (24.211%)  route 1.293ns (75.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.293     1.706    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X12Y94         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     1.947    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.403ns (23.116%)  route 1.339ns (76.884%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         0.403     0.403 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.339     1.741    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X10Y94         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.833     1.947    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  sw_sync[6]/ff_reg/C





