MIG: 19:55:58 : xml_input_file: board.prj
MIG: 19:55:58 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:55:58 : xml_input_file: board.prj
MIG: 19:55:58 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:55:58 : In updateAllModelParams
MIG: 19:55:58 : ################# RUNNING MIG BATCH ###################
MIG: 19:55:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:55:58 : synp_flow:  -- synthesis_mode: Other
MIG: 19:55:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:55:58 : vivado_mode: xpg_bd
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 1
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 : isPortInterface: 0
MIG: 19:55:58 :  locked false  
MIG: 19:55:58 : HDL Language: Verilog
MIG: 19:55:58 : compInfo: true
MIG: 19:55:58 : Vivado Options xc7a100t csg324 -1
MIG: 19:55:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:55:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:55:58 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:55:58 : I am in catch area
MIG: 19:55:58 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:56:09 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:56:09 : Component_Name: design_1_mig_7series_0_0
MIG: 19:56:09 : Moving design_1_mig_7series_0_0 ...
MIG: 19:56:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:56:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:56:09 : XGUI hdlLanguage: Verilog
MIG: 19:56:09 : xgui vivado_mode: xpg_bd
MIG: 19:56:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:56:09 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 19:56:10 : 1
MIG: 19:56:10 : Inside fn mem: DDR2
MIG: 19:56:10 : QDRII+ Inside fn ui: 81000000
MIG: 19:56:10 : cntrl:  memtype: DDR2
MIG: 19:56:10 : 1200
MIG: 19:56:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 19:56:10 : DDR2
MIG: 19:56:10 : 1
MIG: 19:56:10 : 81000000
MIG: 19:56:10 : 
MIG: 19:56:10 :  polarity_value: 1
MIG: 19:56:10 : 
MIG: 19:56:10 : 
MIG: 19:56:10 : cntrl:  memtype: DDR2
MIG: 19:56:10 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:56:10 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:56:10 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:56:10 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:56:10 : 2
MIG: 19:56:10 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:56:10 : 16
MIG: 19:56:10 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:56:10 : 2
MIG: 19:56:10 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:56:10 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: ECC ==> OFF
MIG: 19:56:10 : 16
MIG: 19:56:10 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 19:56:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:56:10 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:56:10 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:56:10 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:56:10 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:56:10 : 13
MIG: 19:56:10 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:56:10 : 27
MIG: 19:56:10 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:56:10 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:56:10 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:56:10 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:56:10 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:56:10 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:56:10 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:56:10 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:56:10 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:56:10 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:56:10 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:56:10 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:56:10 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:56:10 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 19:56:10 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 19:56:10 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 19:56:10 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:56:10 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:56:10 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:56:10 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:56:10 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 19:56:10 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 19:56:10 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 19:56:10 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:56:10 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:56:10 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:56:10 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:56:10 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:56:10 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:56:10 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:56:10 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:56:10 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:56:10 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:56:10 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:56:10 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:56:10 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:56:10 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:56:10 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:56:10 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 19:56:10 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 19:56:10 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 19:56:10 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 19:56:10 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 19:56:10 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 19:56:10 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:56:10 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 19:56:10 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 19:56:10 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 19:56:10 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 19:56:10 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 19:56:10 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 19:56:10 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 19:56:10 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 19:56:10 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 19:56:10 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 19:56:10 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:56:10 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:56:10 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:56:10 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:56:10 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:56:10 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:56:10 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:56:10 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:56:10 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:56:10 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 19:56:10 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:56:10 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 19:56:10 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 19:56:10 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:56:10 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:56:10 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:56:10 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:56:10 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:56:10 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:56:10 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:56:10 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:56:10 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:56:10 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:56:10 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:56:10 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 19:56:10 : 4
MIG: 19:56:10 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 19:56:10 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:56:10 : 1
MIG: 19:56:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:56:10 : 134217728
MIG: 19:56:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:56:10 : 64
MIG: 19:56:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:56:10 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 19:56:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:56:10 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:56:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:56:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:56:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:56:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:56:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:56:10 : 
MIG: 19:56:10 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:56:10 : 
MIG: 19:56:10 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:56:10 : NOBUF
MIG: 19:56:10 : NONE
MIG: 19:56:10 : 
MIG: 19:56:10 : Same Interface
MIG: 19:56:10 : xml_input_file: board.prj
MIG: 19:56:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:56:10 : In updateAllModelParams
MIG: 19:56:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:56:10 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:56:10 : ################# RUNNING MIG BATCH ###################
MIG: 19:56:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:56:10 : synp_flow:  -- synthesis_mode: Other
MIG: 19:56:10 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:56:10 : vivado_mode: xpg_bd
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:10 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 1
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 : isPortInterface: 0
MIG: 19:56:11 :  locked false  
MIG: 19:56:11 : HDL Language: Verilog
MIG: 19:56:11 : compInfo: true
MIG: 19:56:11 : Vivado Options xc7a100t csg324 -1
MIG: 19:56:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:56:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:56:11 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:56:11 : I am in catch area
MIG: 19:56:11 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:56:18 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:56:18 : Component_Name: design_1_mig_7series_0_0
MIG: 19:56:18 : Moving design_1_mig_7series_0_0 ...
MIG: 19:56:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:56:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:56:18 : XGUI hdlLanguage: Verilog
MIG: 19:56:18 : xgui vivado_mode: xpg_bd
MIG: 19:56:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:56:18 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 19:56:19 : 
MIG: 19:56:19 : Inside fn mem: DDR2
MIG: 19:56:19 : QDRII+ Inside fn ui: 81000000
MIG: 19:56:19 : cntrl:  memtype: DDR2
MIG: 19:56:19 : 
MIG: 19:56:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 :  polarity_value: 1
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 : cntrl:  memtype: DDR2
MIG: 19:56:19 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:56:19 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:56:19 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:56:19 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:56:19 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: ECC ==> OFF
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 19:56:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:56:19 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:56:19 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:56:19 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:56:19 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:56:19 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:56:19 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:56:19 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:56:19 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:56:19 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:56:19 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:56:19 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:56:19 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:56:19 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:56:19 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:56:19 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:56:19 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:56:19 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 19:56:19 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 19:56:19 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 19:56:19 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:56:19 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:56:19 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:56:19 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:56:19 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 19:56:19 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 19:56:19 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 19:56:19 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:56:19 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:56:19 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:56:19 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:56:19 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:56:19 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:56:19 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:56:19 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:56:19 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:56:19 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:56:19 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:56:19 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:56:19 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:56:19 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:56:19 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:56:19 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 19:56:19 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 19:56:19 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 19:56:19 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 19:56:19 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 19:56:19 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 19:56:19 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:56:19 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 19:56:19 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 19:56:19 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 19:56:19 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 19:56:19 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 19:56:19 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 19:56:19 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 19:56:19 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 19:56:19 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 19:56:19 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 19:56:19 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:56:19 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:56:19 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:56:19 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:56:19 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:56:19 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:56:19 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:56:19 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:56:19 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:56:19 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 19:56:19 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:56:19 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 19:56:19 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 19:56:19 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:56:19 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:56:19 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:56:19 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:56:19 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:56:19 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:56:19 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:56:19 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:56:19 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:56:19 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:56:19 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:56:19 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 19:56:19 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:56:19 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 19:56:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:56:19 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:56:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:56:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:56:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:56:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:56:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:56:19 : 
MIG: 19:56:19 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:56:19 : 
MIG: 19:56:19 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 : 
MIG: 19:56:19 : Same Interface
MIG: 19:57:24 : xml_input_file: board.prj
MIG: 19:57:24 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:24 : In updateAllModelParams
MIG: 19:57:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 19:57:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 19:57:24 : ################# RUNNING MIG BATCH ###################
MIG: 19:57:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 19:57:24 : synp_flow:  -- synthesis_mode: Other
MIG: 19:57:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 19:57:24 : vivado_mode: xpg_bd
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 1
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 : isPortInterface: 0
MIG: 19:57:24 :  locked false  
MIG: 19:57:24 : HDL Language: Verilog
MIG: 19:57:24 : compInfo: true
MIG: 19:57:24 : Vivado Options xc7a100t csg324 -1
MIG: 19:57:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 19:57:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 19:57:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 19:57:24 : I am in catch area
MIG: 19:57:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 19:57:32 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 19:57:32 : Component_Name: design_1_mig_7series_0_0
MIG: 19:57:32 : Moving design_1_mig_7series_0_0 ...
MIG: 19:57:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 19:57:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 19:57:32 : XGUI hdlLanguage: Verilog
MIG: 19:57:32 : xgui vivado_mode: xpg_bd
MIG: 19:57:32 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 19:57:32 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 19:57:33 : 
MIG: 19:57:33 : Inside fn mem: DDR2
MIG: 19:57:33 : QDRII+ Inside fn ui: 81000000
MIG: 19:57:33 : cntrl:  memtype: DDR2
MIG: 19:57:33 : 
MIG: 19:57:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 :  polarity_value: 1
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 : cntrl:  memtype: DDR2
MIG: 19:57:33 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 19:57:33 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 19:57:33 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 19:57:33 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 19:57:33 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: ECC ==> OFF
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 19:57:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 19:57:33 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 19:57:33 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 19:57:33 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 19:57:33 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 19:57:33 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 19:57:33 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 19:57:33 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 19:57:33 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 19:57:33 :  Invalid Param: DDR2_AL ==> "0"
MIG: 19:57:33 :  Invalid Param: DDR2_nAL ==> 0
MIG: 19:57:33 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 19:57:33 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 19:57:33 :  Invalid Param: DDR2_CL ==> 5
MIG: 19:57:33 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 19:57:33 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 19:57:33 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 19:57:33 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 19:57:33 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 19:57:33 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 19:57:33 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 19:57:33 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 19:57:33 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 19:57:33 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 19:57:33 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 19:57:33 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 19:57:33 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 19:57:33 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 19:57:33 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 19:57:33 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 19:57:33 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 19:57:33 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 19:57:33 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 19:57:33 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 19:57:33 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 19:57:33 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 19:57:33 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 19:57:33 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 19:57:33 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 19:57:33 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 19:57:33 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 19:57:33 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 19:57:33 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 19:57:33 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 19:57:33 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 19:57:33 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 19:57:33 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 19:57:33 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 19:57:33 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 19:57:33 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 19:57:33 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 19:57:33 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 19:57:33 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 19:57:33 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 19:57:33 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 19:57:33 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 19:57:33 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 19:57:33 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 19:57:33 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 19:57:33 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 19:57:33 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 19:57:33 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 19:57:33 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 19:57:33 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 19:57:33 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 19:57:33 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 19:57:33 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 19:57:33 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 19:57:33 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 19:57:33 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 19:57:33 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 19:57:33 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 19:57:33 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 19:57:33 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 19:57:33 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 19:57:33 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 19:57:33 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 19:57:33 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 19:57:33 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 19:57:33 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 19:57:33 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 19:57:33 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 19:57:33 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 19:57:33 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 19:57:33 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 19:57:33 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 19:57:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 19:57:33 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 19:57:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 19:57:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 19:57:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 19:57:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 19:57:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 19:57:33 : 
MIG: 19:57:33 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 19:57:33 : 
MIG: 19:57:33 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 : 
MIG: 19:57:33 : Same Interface
MIG: 20:07:48 : xml_input_file: board.prj
MIG: 20:07:48 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:07:48 : In updateAllModelParams
MIG: 20:07:48 : XGUI hdlLanguage: Verilog
MIG: 20:07:48 : xgui vivado_mode: xpg_bd
MIG: 20:07:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:07:48 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:07:48 : 
MIG: 20:07:48 : Inside fn mem: DDR2
MIG: 20:07:48 : QDRII+ Inside fn ui: 81000000
MIG: 20:07:48 : cntrl:  memtype: DDR2
MIG: 20:07:48 : 
MIG: 20:07:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:07:48 : 
MIG: 20:07:48 : 
MIG: 20:07:48 : 
MIG: 20:07:48 : 
MIG: 20:07:48 :  polarity_value: 1
MIG: 20:07:48 : 
MIG: 20:07:48 : 
MIG: 20:07:48 : cntrl:  memtype: DDR2
MIG: 20:07:48 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:07:48 : 
MIG: 20:07:48 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:07:48 : 
MIG: 20:07:48 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:07:48 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:07:48 : 
MIG: 20:07:48 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:07:48 : 
MIG: 20:07:48 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:07:48 : 
MIG: 20:07:48 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:07:49 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:07:49 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:07:49 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: ECC ==> OFF
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:07:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:07:49 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:07:49 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:07:49 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:07:49 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:07:49 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:07:49 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:07:49 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:07:49 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:07:49 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:07:49 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:07:49 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:07:49 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:07:49 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:07:49 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:07:49 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:07:49 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:07:49 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:07:49 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:07:49 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:07:49 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:07:49 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:07:49 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:07:49 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:07:49 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:07:49 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:07:49 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:07:49 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:07:49 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:07:49 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:07:49 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:07:49 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:07:49 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:07:49 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:07:49 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:07:49 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:07:49 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:07:49 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:07:49 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:07:49 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:07:49 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:07:49 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:07:49 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:07:49 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:07:49 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:07:49 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:07:49 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:07:49 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:07:49 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:07:49 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:07:49 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:07:49 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:07:49 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:07:49 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:07:49 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:07:49 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:07:49 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:07:49 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:07:49 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:07:49 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:07:49 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:07:49 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:07:49 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:07:49 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:07:49 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:07:49 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:07:49 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:07:49 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:07:49 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:07:49 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:07:49 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:07:49 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:07:49 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:07:49 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:07:49 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:07:49 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:07:49 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:07:49 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:07:49 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:07:49 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:07:49 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:07:49 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:07:49 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:07:49 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:07:49 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:07:49 : 2
MIG: 20:07:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:07:49 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:07:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:07:49 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:07:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:07:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:07:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:07:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:07:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:07:49 : 
MIG: 20:07:49 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:07:49 : 
MIG: 20:07:49 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:07:49 : 
MIG: 20:07:49 : 
MIG: 20:07:49 : 
MIG: 20:07:49 : Same Interface
MIG: 20:07:49 : xml_input_file: board.prj
MIG: 20:07:49 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:07:50 : xml_input_file: board.prj
MIG: 20:07:50 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:07:50 : In updateAllModelParams
MIG: 20:07:50 : XGUI hdlLanguage: Verilog
MIG: 20:07:50 : xgui vivado_mode: xpg_bd
MIG: 20:07:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:07:50 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:07:51 : 
MIG: 20:07:51 : Inside fn mem: DDR2
MIG: 20:07:51 : QDRII+ Inside fn ui: 81000000
MIG: 20:07:51 : cntrl:  memtype: DDR2
MIG: 20:07:51 : 
MIG: 20:07:51 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 :  polarity_value: 1
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 : cntrl:  memtype: DDR2
MIG: 20:07:51 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:07:51 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:07:51 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:07:51 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:07:51 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: ECC ==> OFF
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:07:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:07:51 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:07:51 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:07:51 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:07:51 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:07:51 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:07:51 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:07:51 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:07:51 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:07:51 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:07:51 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:07:51 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:07:51 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:07:51 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:07:51 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:07:51 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:07:51 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:07:51 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:07:51 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:07:51 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:07:51 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:07:51 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:07:51 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:07:51 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:07:51 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:07:51 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:07:51 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:07:51 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:07:51 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:07:51 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:07:51 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:07:51 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:07:51 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:07:51 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:07:51 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:07:51 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:07:51 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:07:51 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:07:51 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:07:51 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:07:51 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:07:51 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:07:51 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:07:51 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:07:51 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:07:51 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:07:51 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:07:51 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:07:51 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:07:51 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:07:51 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:07:51 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:07:51 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:07:51 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:07:51 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:07:51 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:07:51 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:07:51 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:07:51 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:07:51 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:07:51 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:07:51 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:07:51 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:07:51 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:07:51 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:07:51 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:07:51 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:07:51 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:07:51 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:07:51 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:07:51 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:07:51 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:07:51 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:07:51 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:07:51 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:07:51 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:07:51 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:07:51 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:07:51 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:07:51 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:07:51 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:07:51 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:07:51 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:07:51 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:07:51 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:07:51 : 3
MIG: 20:07:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:07:51 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:07:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:07:51 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:07:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:07:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:07:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:07:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:07:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:07:51 : 
MIG: 20:07:51 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:07:51 : 
MIG: 20:07:51 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 : 
MIG: 20:07:51 : Same Interface
MIG: 20:07:51 : xml_input_file: board.prj
MIG: 20:07:51 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:07:56 : xml_input_file: board.prj
MIG: 20:07:56 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:07:56 : In updateAllModelParams
MIG: 20:07:56 : XGUI hdlLanguage: Verilog
MIG: 20:07:56 : xgui vivado_mode: xpg_bd
MIG: 20:07:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:07:56 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:07:57 : 
MIG: 20:07:57 : Inside fn mem: DDR2
MIG: 20:07:57 : QDRII+ Inside fn ui: 81000000
MIG: 20:07:57 : cntrl:  memtype: DDR2
MIG: 20:07:57 : 
MIG: 20:07:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 :  polarity_value: 1
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 : cntrl:  memtype: DDR2
MIG: 20:07:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:07:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:07:57 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:07:57 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:07:57 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: ECC ==> OFF
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:07:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:07:57 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:07:57 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:07:57 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:07:57 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:07:57 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:07:57 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:07:57 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:07:57 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:07:57 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:07:57 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:07:57 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:07:57 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:07:57 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:07:57 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:07:57 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:07:57 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:07:57 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:07:57 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:07:57 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:07:57 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:07:57 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:07:57 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:07:57 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:07:57 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:07:57 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:07:57 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:07:57 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:07:57 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:07:57 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:07:57 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:07:57 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:07:57 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:07:57 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:07:57 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:07:57 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:07:57 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:07:57 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:07:57 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:07:57 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:07:57 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:07:57 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:07:57 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:07:57 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:07:57 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:07:57 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:07:57 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:07:57 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:07:57 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:07:57 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:07:57 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:07:57 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:07:57 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:07:57 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:07:57 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:07:57 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:07:57 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:07:57 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:07:57 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:07:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:07:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:07:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:07:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:07:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:07:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:07:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:07:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:07:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:07:57 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:07:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:07:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:07:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:07:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:07:57 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:07:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:07:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:07:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:07:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:07:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:07:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:07:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:07:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:07:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:07:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:07:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:07:57 : 2
MIG: 20:07:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:07:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:07:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:07:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:07:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:07:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:07:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:07:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:07:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:07:57 : 
MIG: 20:07:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:07:57 : 
MIG: 20:07:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 : 
MIG: 20:07:57 : Same Interface
MIG: 20:07:57 : xml_input_file: board.prj
MIG: 20:07:57 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:27:23 : xml_input_file: board.prj
MIG: 20:27:23 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:27:23 : In updateAllModelParams
MIG: 20:27:23 : XGUI hdlLanguage: Verilog
MIG: 20:27:23 : xgui vivado_mode: xpg_bd
MIG: 20:27:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:27:23 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:27:24 : 
MIG: 20:27:24 : Inside fn mem: DDR2
MIG: 20:27:24 : QDRII+ Inside fn ui: 81000000
MIG: 20:27:24 : cntrl:  memtype: DDR2
MIG: 20:27:24 : 
MIG: 20:27:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 :  polarity_value: 1
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 : cntrl:  memtype: DDR2
MIG: 20:27:24 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:27:24 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:27:24 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:27:24 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:27:24 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: ECC ==> OFF
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:27:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:27:24 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:27:24 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:27:24 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:27:24 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:27:24 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:27:24 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:27:24 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:27:24 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:27:24 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:27:24 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:27:24 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:27:24 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:27:24 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:27:24 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:27:24 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:27:24 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:27:24 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:27:24 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:27:24 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:27:24 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:27:24 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:27:24 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:27:24 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:27:24 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:27:24 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:27:24 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:27:24 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:27:24 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:27:24 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:27:24 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:27:24 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:27:24 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:27:24 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:27:24 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:27:24 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:27:24 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:27:24 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:27:24 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:27:24 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:27:24 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:27:24 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:27:24 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:27:24 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:27:24 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:27:24 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:27:24 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:27:24 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:27:24 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:27:24 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:27:24 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:27:24 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:27:24 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:27:24 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:27:24 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:27:24 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:27:24 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:27:24 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:27:24 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:27:24 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:27:24 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:27:24 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:27:24 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:27:24 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:27:24 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:27:24 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:27:24 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:27:24 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:27:24 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:27:24 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:27:24 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:27:24 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:27:24 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:27:24 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:27:24 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:27:24 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:27:24 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:27:24 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:27:24 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:27:24 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:27:24 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:27:24 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:27:24 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:27:24 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:27:24 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:27:24 : 3
MIG: 20:27:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:27:24 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:27:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:27:24 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:27:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:27:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:27:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:27:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:27:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:27:24 : 
MIG: 20:27:24 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:27:24 : 
MIG: 20:27:24 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 : 
MIG: 20:27:24 : Same Interface
MIG: 20:27:24 : xml_input_file: board.prj
MIG: 20:27:24 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:27:30 : xml_input_file: board.prj
MIG: 20:27:30 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:27:30 : In updateAllModelParams
MIG: 20:27:30 : XGUI hdlLanguage: Verilog
MIG: 20:27:30 : xgui vivado_mode: xpg_bd
MIG: 20:27:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:27:30 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:27:31 : 
MIG: 20:27:31 : Inside fn mem: DDR2
MIG: 20:27:31 : QDRII+ Inside fn ui: 81000000
MIG: 20:27:31 : cntrl:  memtype: DDR2
MIG: 20:27:31 : 
MIG: 20:27:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 :  polarity_value: 1
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 : cntrl:  memtype: DDR2
MIG: 20:27:31 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:27:31 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:27:31 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:27:31 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:27:31 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: ECC ==> OFF
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:27:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:27:31 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:27:31 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:27:31 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:27:31 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:27:31 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:27:31 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:27:31 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:27:31 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:27:31 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:27:31 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:27:31 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:27:31 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:27:31 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:27:31 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:27:31 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:27:31 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:27:31 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:27:31 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:27:31 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:27:31 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:27:31 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:27:31 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:27:31 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:27:31 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:27:31 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:27:31 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:27:31 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:27:31 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:27:31 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:27:31 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:27:31 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:27:31 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:27:31 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:27:31 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:27:31 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:27:31 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:27:31 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:27:31 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:27:31 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:27:31 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:27:31 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:27:31 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:27:31 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:27:31 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:27:31 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:27:31 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:27:31 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:27:31 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:27:31 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:27:31 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:27:31 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:27:31 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:27:31 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:27:31 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:27:31 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:27:31 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:27:31 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:27:31 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:27:31 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:27:31 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:27:31 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:27:31 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:27:31 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:27:31 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:27:31 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:27:31 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:27:31 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:27:31 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:27:31 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:27:31 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:27:31 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:27:31 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:27:31 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:27:31 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:27:31 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:27:31 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:27:31 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:27:31 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:27:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:27:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:27:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:27:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:27:31 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:27:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:27:31 : 2
MIG: 20:27:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:27:31 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:27:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:27:31 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:27:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:27:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:27:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:27:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:27:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:27:31 : 
MIG: 20:27:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:27:31 : 
MIG: 20:27:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 : 
MIG: 20:27:31 : Same Interface
MIG: 20:27:31 : xml_input_file: board.prj
MIG: 20:27:31 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:23 : xml_input_file: board.prj
MIG: 20:28:23 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:23 : In updateAllModelParams
MIG: 20:28:23 : XGUI hdlLanguage: Verilog
MIG: 20:28:23 : xgui vivado_mode: xpg_bd
MIG: 20:28:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:28:23 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:28:24 : 
MIG: 20:28:24 : Inside fn mem: DDR2
MIG: 20:28:24 : QDRII+ Inside fn ui: 81000000
MIG: 20:28:24 : cntrl:  memtype: DDR2
MIG: 20:28:24 : 
MIG: 20:28:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 :  polarity_value: 1
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 : cntrl:  memtype: DDR2
MIG: 20:28:24 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:28:24 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:28:24 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:28:24 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:28:24 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: ECC ==> OFF
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:28:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:28:24 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:28:24 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:28:24 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:28:24 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:28:24 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:28:24 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:28:24 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:28:24 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:28:24 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:28:24 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:28:24 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:28:24 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:28:24 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:28:24 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:28:24 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:28:24 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:28:24 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:28:24 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:28:24 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:28:24 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:28:24 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:28:24 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:28:24 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:28:24 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:28:24 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:28:24 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:28:24 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:28:24 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:28:24 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:28:24 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:28:24 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:28:24 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:28:24 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:28:24 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:28:24 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:28:24 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:28:24 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:28:24 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:28:24 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:28:24 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:28:24 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:28:24 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:28:24 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:28:24 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:28:24 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:28:24 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:28:24 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:28:24 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:28:24 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:28:24 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:28:24 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:28:24 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:28:24 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:28:24 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:28:24 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:28:24 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:28:24 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:28:24 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:28:24 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:28:24 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:28:24 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:28:24 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:28:24 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:28:24 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:28:24 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:28:24 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:28:24 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:28:24 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:28:24 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:28:24 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:28:24 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:28:24 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:28:24 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:28:24 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:28:24 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:28:24 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:28:24 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:28:24 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:28:24 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:28:24 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:28:24 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:28:24 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:28:24 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:28:24 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:28:24 : 3
MIG: 20:28:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:28:24 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:28:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:28:24 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:28:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:28:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:28:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:28:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:28:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:28:24 : 
MIG: 20:28:24 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:28:24 : 
MIG: 20:28:24 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 : 
MIG: 20:28:24 : Same Interface
MIG: 20:28:24 : xml_input_file: board.prj
MIG: 20:28:24 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:30 : xml_input_file: board.prj
MIG: 20:28:30 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:28:30 : In updateAllModelParams
MIG: 20:28:30 : XGUI hdlLanguage: Verilog
MIG: 20:28:30 : xgui vivado_mode: xpg_bd
MIG: 20:28:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:28:30 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:28:31 : 
MIG: 20:28:31 : Inside fn mem: DDR2
MIG: 20:28:31 : QDRII+ Inside fn ui: 81000000
MIG: 20:28:31 : cntrl:  memtype: DDR2
MIG: 20:28:31 : 
MIG: 20:28:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 :  polarity_value: 1
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 : cntrl:  memtype: DDR2
MIG: 20:28:31 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:28:31 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:28:31 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:28:31 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:28:31 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: ECC ==> OFF
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:28:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:28:31 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:28:31 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:28:31 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:28:31 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:28:31 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:28:31 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:28:31 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:28:31 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:28:31 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:28:31 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:28:31 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:28:31 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:28:31 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:28:31 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:28:31 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:28:31 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:28:31 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:28:31 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:28:31 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:28:31 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:28:31 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:28:31 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:28:31 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:28:31 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:28:31 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:28:31 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:28:31 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:28:31 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:28:31 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:28:31 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:28:31 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:28:31 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:28:31 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:28:31 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:28:31 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:28:31 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:28:31 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:28:31 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:28:31 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:28:31 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:28:31 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:28:31 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:28:31 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:28:31 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:28:31 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:28:31 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:28:31 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:28:31 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:28:31 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:28:31 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:28:31 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:28:31 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:28:31 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:28:31 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:28:31 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:28:31 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:28:31 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:28:31 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:28:31 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:28:31 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:28:31 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:28:31 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:28:31 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:28:31 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:28:31 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:28:31 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:28:31 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:28:31 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:28:31 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:28:31 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:28:31 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:28:31 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:28:31 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:28:31 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:28:31 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:28:31 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:28:31 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:28:31 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:28:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:28:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:28:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:28:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:28:31 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:28:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:28:31 : 2
MIG: 20:28:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:28:31 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:28:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:28:31 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:28:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:28:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:28:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:28:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:28:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:28:31 : 
MIG: 20:28:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:28:31 : 
MIG: 20:28:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 : 
MIG: 20:28:31 : Same Interface
MIG: 20:28:31 : xml_input_file: board.prj
MIG: 20:28:31 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:06 : xml_input_file: board.prj
MIG: 20:37:06 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:06 : In updateAllModelParams
MIG: 20:37:06 : XGUI hdlLanguage: Verilog
MIG: 20:37:06 : xgui vivado_mode: xpg_bd
MIG: 20:37:06 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:37:06 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:37:07 : 
MIG: 20:37:07 : Inside fn mem: DDR2
MIG: 20:37:07 : QDRII+ Inside fn ui: 81000000
MIG: 20:37:07 : cntrl:  memtype: DDR2
MIG: 20:37:07 : 
MIG: 20:37:07 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 :  polarity_value: 1
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 : cntrl:  memtype: DDR2
MIG: 20:37:07 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:37:07 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:37:07 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:37:07 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:37:07 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: ECC ==> OFF
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:37:07 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:37:07 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:37:07 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:37:07 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:37:07 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:37:07 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:37:07 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:37:07 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:37:07 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:37:07 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:37:07 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:37:07 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:37:07 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:37:07 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:37:07 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:37:07 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:37:07 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:37:07 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:37:07 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:37:07 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:37:07 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:37:07 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:37:07 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:37:07 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:37:07 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:37:07 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:37:07 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:37:07 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:37:07 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:37:07 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:37:07 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:37:07 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:37:07 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:37:07 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:37:07 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:37:07 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:37:07 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:37:07 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:37:07 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:37:07 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:37:07 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:37:07 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:37:07 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:37:07 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:37:07 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:37:07 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:37:07 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:37:07 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:37:07 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:37:07 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:37:07 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:37:07 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:37:07 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:37:07 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:37:07 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:37:07 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:37:07 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:37:07 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:37:07 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:37:07 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:37:07 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:37:07 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:37:07 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:37:07 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:37:07 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:37:07 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:37:07 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:37:07 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:37:07 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:37:07 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:37:07 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:37:07 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:37:07 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:37:07 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:37:07 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:37:07 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:37:07 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:37:07 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:37:07 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:37:07 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:37:07 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:37:07 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:37:07 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:37:07 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:37:07 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:37:07 : 3
MIG: 20:37:07 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:37:07 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:37:07 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:37:07 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:37:07 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:37:07 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:37:07 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:37:07 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:37:07 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:37:07 : 
MIG: 20:37:07 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:37:07 : 
MIG: 20:37:07 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 : 
MIG: 20:37:07 : Same Interface
MIG: 20:37:08 : xml_input_file: board.prj
MIG: 20:37:08 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:15 : xml_input_file: board.prj
MIG: 20:37:15 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:15 : In updateAllModelParams
MIG: 20:37:15 : XGUI hdlLanguage: Verilog
MIG: 20:37:15 : xgui vivado_mode: xpg_bd
MIG: 20:37:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:37:15 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:37:16 : 
MIG: 20:37:16 : Inside fn mem: DDR2
MIG: 20:37:16 : QDRII+ Inside fn ui: 81000000
MIG: 20:37:16 : cntrl:  memtype: DDR2
MIG: 20:37:16 : 
MIG: 20:37:16 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 :  polarity_value: 1
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 : cntrl:  memtype: DDR2
MIG: 20:37:16 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:37:16 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:37:16 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:37:16 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:37:16 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: ECC ==> OFF
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:37:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:37:16 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:37:16 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:37:16 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:37:16 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:37:16 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:37:16 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:37:16 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:37:16 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:37:16 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:37:16 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:37:16 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:37:16 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:37:16 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:37:16 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:37:16 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:37:16 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:37:16 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:37:16 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:37:16 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:37:16 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:37:16 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:37:16 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:37:16 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:37:16 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:37:16 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:37:16 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:37:16 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:37:16 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:37:16 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:37:16 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:37:16 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:37:16 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:37:16 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:37:16 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:37:16 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:37:16 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:37:16 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:37:16 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:37:16 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:37:16 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:37:16 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:37:16 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:37:16 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:37:16 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:37:16 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:37:16 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:37:16 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:37:16 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:37:16 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:37:16 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:37:16 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:37:16 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:37:16 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:37:16 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:37:16 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:37:16 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:37:16 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:37:16 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:37:16 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:37:16 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:37:16 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:37:16 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:37:16 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:37:16 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:37:16 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:37:16 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:37:16 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:37:16 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:37:16 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:37:16 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:37:16 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:37:16 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:37:16 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:37:16 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:37:16 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:37:16 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:37:16 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:37:16 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:37:16 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:37:16 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:37:16 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:37:16 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:37:16 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:37:16 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:37:16 : 2
MIG: 20:37:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:37:16 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:37:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 20:37:16 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:37:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:37:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:37:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:37:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:37:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:37:16 : 
MIG: 20:37:16 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:37:16 : 
MIG: 20:37:16 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 : 
MIG: 20:37:16 : Same Interface
MIG: 20:37:16 : xml_input_file: board.prj
MIG: 20:37:16 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:50 : Running synthesis.xit
MIG: 20:37:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:37:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:37:50 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:37:50 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:50 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:37:50 : vivado_mode: xpg_bd
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 1
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 : isPortInterface: 0
MIG: 20:37:50 :  locked false  
MIG: 20:37:50 : HDL Language: Verilog
MIG: 20:37:50 : compInfo: false
MIG: 20:37:50 : Vivado Options xc7a100t csg324 -1
MIG: 20:37:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:37:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:50 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:37:50 : I am in catch area
MIG: 20:37:50 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:37:59 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:37:59 : Component_Name: design_1_mig_7series_0_0
MIG: 20:37:59 : Moving design_1_mig_7series_0_0 ...
MIG: 20:37:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:37:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:37:59 : Running vlog_synth_rpr.xit
MIG: 20:37:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:37:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:37:59 : ################# RUNNING MIG BATCH ###################
MIG: 20:37:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:37:59 : synp_flow:  -- synthesis_mode: Other
MIG: 20:37:59 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:37:59 : vivado_mode: xpg_bd
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 1
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 : isPortInterface: 0
MIG: 20:37:59 :  locked false  
MIG: 20:37:59 : HDL Language: Verilog
MIG: 20:37:59 : compInfo: false
MIG: 20:37:59 : Vivado Options xc7a100t csg324 -1
MIG: 20:37:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:37:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:37:59 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:37:59 : I am in catch area
MIG: 20:37:59 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:08 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:08 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:08 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:08 : Running simulation.xit
MIG: 20:38:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:08 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:08 : vivado_mode: xpg_bd
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 1
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 : isPortInterface: 0
MIG: 20:38:08 :  locked false  
MIG: 20:38:08 : HDL Language: Verilog
MIG: 20:38:08 : compInfo: false
MIG: 20:38:08 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:08 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:08 : I am in catch area
MIG: 20:38:08 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:16 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:16 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:16 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:38:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:17 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:17 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:17 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:17 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:17 : vivado_mode: xpg_bd
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 1
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 : isPortInterface: 0
MIG: 20:38:17 :  locked false  
MIG: 20:38:17 : HDL Language: Verilog
MIG: 20:38:17 : compInfo: false
MIG: 20:38:17 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:17 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:17 : I am in catch area
MIG: 20:38:17 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:25 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:25 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:25 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:38:26 : Running implementation.xit
MIG: 20:38:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:38:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:38:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:38:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:38:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:38:26 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:38:26 : vivado_mode: xpg_bd
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 1
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 : isPortInterface: 0
MIG: 20:38:26 :  locked false  
MIG: 20:38:26 : HDL Language: Verilog
MIG: 20:38:26 : compInfo: false
MIG: 20:38:26 : Vivado Options xc7a100t csg324 -1
MIG: 20:38:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:38:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:38:26 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:38:26 : I am in catch area
MIG: 20:38:26 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:38:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:38:34 : Component_Name: design_1_mig_7series_0_0
MIG: 20:38:34 : Moving design_1_mig_7series_0_0 ...
MIG: 20:38:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:38:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:15 : xml_input_file: board.prj
MIG: 20:42:15 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:15 : In updateAllModelParams
MIG: 20:42:15 : XGUI hdlLanguage: Verilog
MIG: 20:42:15 : xgui vivado_mode: xpg_bd
MIG: 20:42:15 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:42:15 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:42:15 : 
MIG: 20:42:15 : Inside fn mem: DDR2
MIG: 20:42:15 : QDRII+ Inside fn ui: 81000000
MIG: 20:42:15 : cntrl:  memtype: DDR2
MIG: 20:42:15 : 
MIG: 20:42:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:42:15 : 
MIG: 20:42:15 : 
MIG: 20:42:15 : 
MIG: 20:42:15 : 
MIG: 20:42:15 :  polarity_value: 1
MIG: 20:42:15 : 
MIG: 20:42:15 : 
MIG: 20:42:15 : cntrl:  memtype: DDR2
MIG: 20:42:15 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:42:15 : 
MIG: 20:42:15 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:42:15 : 
MIG: 20:42:15 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:42:15 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:42:15 : 
MIG: 20:42:15 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:42:16 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:42:16 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:42:16 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: ECC ==> OFF
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:42:16 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:42:16 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:42:16 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:42:16 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:42:16 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:42:16 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:42:16 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:42:16 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:42:16 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:42:16 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:42:16 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:42:16 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:42:16 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:42:16 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:42:16 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:42:16 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:42:16 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:42:16 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:42:16 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:42:16 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:42:16 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:42:16 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:42:16 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:42:16 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:42:16 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:42:16 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:42:16 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:42:16 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:42:16 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:42:16 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:42:16 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:42:16 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:42:16 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:42:16 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:42:16 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:42:16 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:42:16 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:42:16 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:42:16 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:42:16 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:42:16 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:42:16 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:42:16 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:42:16 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:42:16 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:42:16 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:42:16 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:42:16 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:42:16 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:42:16 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:42:16 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:42:16 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:42:16 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:42:16 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:42:16 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:42:16 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:42:16 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:42:16 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:42:16 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:42:16 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:42:16 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:42:16 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:42:16 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:42:16 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:42:16 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:42:16 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:42:16 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:42:16 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:42:16 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:42:16 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:42:16 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:42:16 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:42:16 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:42:16 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:42:16 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:42:16 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:42:16 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:42:16 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:42:16 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:42:16 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:42:16 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:42:16 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:42:16 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:42:16 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:42:16 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:42:16 : 3
MIG: 20:42:16 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:42:16 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:42:16 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:42:16 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:42:16 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:42:16 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:42:16 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:42:16 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:42:16 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:42:16 : 
MIG: 20:42:16 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:42:16 : 
MIG: 20:42:16 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:42:16 : 
MIG: 20:42:16 : 
MIG: 20:42:16 : 
MIG: 20:42:16 : Same Interface
MIG: 20:42:16 : xml_input_file: board.prj
MIG: 20:42:16 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:25 : xml_input_file: board.prj
MIG: 20:42:25 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:25 : In updateAllModelParams
MIG: 20:42:25 : XGUI hdlLanguage: Verilog
MIG: 20:42:25 : xgui vivado_mode: xpg_bd
MIG: 20:42:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:42:25 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:42:26 : 
MIG: 20:42:26 : Inside fn mem: DDR2
MIG: 20:42:26 : QDRII+ Inside fn ui: 81000000
MIG: 20:42:26 : cntrl:  memtype: DDR2
MIG: 20:42:26 : 
MIG: 20:42:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 :  polarity_value: 1
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 : cntrl:  memtype: DDR2
MIG: 20:42:26 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:42:26 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:42:26 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: ECC ==> OFF
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:42:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:42:26 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:42:26 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:42:26 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:42:26 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:42:26 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:42:26 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:42:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:42:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:42:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:42:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:42:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:42:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:42:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:42:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:42:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:42:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:42:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:42:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:42:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:42:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:42:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:42:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:42:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:42:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:42:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:42:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:42:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:42:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:42:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:42:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:42:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:42:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:42:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:42:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:42:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:42:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:42:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:42:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:42:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:42:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:42:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:42:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:42:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:42:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:42:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:42:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:42:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:42:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:42:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:42:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:42:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:42:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:42:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:42:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:42:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:42:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:42:26 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:42:26 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:42:26 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:42:26 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:42:26 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:42:26 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:42:26 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:42:26 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:42:26 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:42:26 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:42:26 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:42:26 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:42:26 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:42:26 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:42:26 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:42:26 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:42:26 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:42:26 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:42:26 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:42:26 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:42:26 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:42:26 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:42:26 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:42:26 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:42:26 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:42:26 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:42:26 : 2
MIG: 20:42:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:42:26 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:42:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:42:26 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:42:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:42:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:42:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:42:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:42:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:42:26 : 
MIG: 20:42:26 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:42:26 : 
MIG: 20:42:26 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 : 
MIG: 20:42:26 : Same Interface
MIG: 20:42:26 : xml_input_file: board.prj
MIG: 20:42:26 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:30 : Running synthesis.xit
MIG: 20:42:30 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:30 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:30 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:30 : vivado_mode: xpg_bd
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 1
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 : isPortInterface: 0
MIG: 20:42:30 :  locked false  
MIG: 20:42:30 : HDL Language: Verilog
MIG: 20:42:30 : compInfo: false
MIG: 20:42:30 : Vivado Options xc7a100t csg324 -1
MIG: 20:42:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:42:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:42:30 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:42:30 : I am in catch area
MIG: 20:42:30 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:39 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:39 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:39 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:39 : Running vlog_synth_rpr.xit
MIG: 20:42:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:42:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:42:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:39 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:39 : vivado_mode: xpg_bd
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 1
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 : isPortInterface: 0
MIG: 20:42:39 :  locked false  
MIG: 20:42:39 : HDL Language: Verilog
MIG: 20:42:39 : compInfo: false
MIG: 20:42:39 : Vivado Options xc7a100t csg324 -1
MIG: 20:42:39 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:42:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:42:39 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:42:39 : I am in catch area
MIG: 20:42:39 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:47 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:47 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:47 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:47 : Running simulation.xit
MIG: 20:42:47 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:47 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:47 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:47 : vivado_mode: xpg_bd
MIG: 20:42:47 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 1
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 : isPortInterface: 0
MIG: 20:42:48 :  locked false  
MIG: 20:42:48 : HDL Language: Verilog
MIG: 20:42:48 : compInfo: false
MIG: 20:42:48 : Vivado Options xc7a100t csg324 -1
MIG: 20:42:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:42:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:42:48 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:42:48 : I am in catch area
MIG: 20:42:48 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:42:56 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:42:56 : Component_Name: design_1_mig_7series_0_0
MIG: 20:42:56 : Moving design_1_mig_7series_0_0 ...
MIG: 20:42:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:42:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:42:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:42:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:42:56 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:42:56 : ################# RUNNING MIG BATCH ###################
MIG: 20:42:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:42:56 : synp_flow:  -- synthesis_mode: Other
MIG: 20:42:56 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:42:56 : vivado_mode: xpg_bd
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 1
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 : isPortInterface: 0
MIG: 20:42:56 :  locked false  
MIG: 20:42:56 : HDL Language: Verilog
MIG: 20:42:56 : compInfo: false
MIG: 20:42:56 : Vivado Options xc7a100t csg324 -1
MIG: 20:42:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:42:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:42:56 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:42:56 : I am in catch area
MIG: 20:42:56 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:04 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:04 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:04 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:43:05 : Running implementation.xit
MIG: 20:43:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:43:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:43:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:43:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:43:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:43:05 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:43:05 : vivado_mode: xpg_bd
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 1
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 : isPortInterface: 0
MIG: 20:43:05 :  locked false  
MIG: 20:43:05 : HDL Language: Verilog
MIG: 20:43:05 : compInfo: false
MIG: 20:43:05 : Vivado Options xc7a100t csg324 -1
MIG: 20:43:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:43:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:43:05 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:43:05 : I am in catch area
MIG: 20:43:05 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:43:13 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:43:13 : Component_Name: design_1_mig_7series_0_0
MIG: 20:43:13 : Moving design_1_mig_7series_0_0 ...
MIG: 20:43:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:43:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:46:16 : xml_input_file: board.prj
MIG: 20:46:16 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:16 : In updateAllModelParams
MIG: 20:46:16 : XGUI hdlLanguage: Verilog
MIG: 20:46:16 : xgui vivado_mode: xpg_bd
MIG: 20:46:16 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:46:16 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:46:17 : 
MIG: 20:46:17 : Inside fn mem: DDR2
MIG: 20:46:17 : QDRII+ Inside fn ui: 81000000
MIG: 20:46:17 : cntrl:  memtype: DDR2
MIG: 20:46:17 : 
MIG: 20:46:17 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 :  polarity_value: 1
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 : cntrl:  memtype: DDR2
MIG: 20:46:17 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:46:17 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:46:17 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: ECC ==> OFF
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:46:17 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:46:17 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:46:17 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:46:17 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:46:17 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:46:17 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:46:17 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:46:17 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:46:17 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:46:17 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:46:17 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:46:17 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:46:17 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:46:17 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:46:17 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:46:17 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:46:17 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:46:17 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:46:17 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:46:17 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:46:17 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:46:17 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:46:17 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:46:17 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:46:17 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:46:17 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:46:17 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:46:17 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:46:17 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:46:17 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:46:17 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:46:17 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:46:17 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:46:17 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:46:17 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:46:17 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:46:17 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:46:17 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:46:17 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:46:17 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:46:17 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:46:17 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:46:17 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:46:17 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:46:17 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:46:17 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:46:17 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:46:17 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:46:17 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:46:17 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:46:17 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:46:17 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:46:17 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:46:17 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:46:17 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:46:17 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:46:17 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:46:17 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:46:17 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:46:17 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:46:17 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:46:17 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:46:17 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:46:17 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:46:17 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:46:17 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:46:17 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:46:17 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:46:17 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:46:17 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:46:17 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:46:17 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:46:17 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:46:17 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:46:17 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:46:17 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:46:17 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:46:17 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:46:17 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:46:17 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:46:17 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:46:17 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:46:17 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:46:17 : 3
MIG: 20:46:17 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:46:17 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:46:17 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:46:17 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:46:17 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:46:17 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:46:17 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:46:17 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:46:17 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:46:17 : 
MIG: 20:46:17 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:46:17 : 
MIG: 20:46:17 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 : 
MIG: 20:46:17 : Same Interface
MIG: 20:46:17 : xml_input_file: board.prj
MIG: 20:46:17 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:26 : xml_input_file: board.prj
MIG: 20:46:26 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:26 : In updateAllModelParams
MIG: 20:46:26 : XGUI hdlLanguage: Verilog
MIG: 20:46:26 : xgui vivado_mode: xpg_bd
MIG: 20:46:26 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:46:26 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:46:27 : 
MIG: 20:46:27 : Inside fn mem: DDR2
MIG: 20:46:27 : QDRII+ Inside fn ui: 81000000
MIG: 20:46:27 : cntrl:  memtype: DDR2
MIG: 20:46:27 : 
MIG: 20:46:27 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 :  polarity_value: 1
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 : cntrl:  memtype: DDR2
MIG: 20:46:27 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:46:27 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:46:27 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: ECC ==> OFF
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:46:27 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:46:27 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:46:27 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:46:27 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:46:27 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:46:27 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:46:27 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:46:27 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:46:27 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:46:27 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:46:27 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:46:27 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:46:27 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:46:27 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:46:27 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:46:27 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:46:27 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:46:27 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:46:27 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:46:27 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:46:27 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:46:27 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:46:27 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:46:27 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:46:27 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:46:27 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:46:27 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:46:27 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:46:27 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:46:27 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:46:27 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:46:27 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:46:27 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:46:27 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:46:27 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:46:27 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:46:27 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:46:27 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:46:27 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:46:27 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:46:27 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:46:27 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:46:27 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:46:27 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:46:27 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:46:27 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:46:27 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:46:27 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:46:27 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:46:27 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:46:27 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:46:27 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:46:27 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:46:27 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:46:27 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:46:27 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:46:27 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:46:27 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:46:27 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:46:27 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:46:27 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:46:27 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:46:27 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:46:27 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:46:27 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:46:27 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:46:27 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:46:27 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:46:27 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:46:27 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:46:27 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:46:27 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:46:27 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:46:27 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:46:27 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:46:27 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:46:27 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:46:27 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:46:27 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:46:27 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:46:27 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:46:27 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:46:27 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:46:27 : 2
MIG: 20:46:27 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:46:27 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:46:27 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:46:27 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:46:27 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:46:27 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:46:27 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:46:27 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:46:27 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:46:27 : 
MIG: 20:46:27 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:46:27 : 
MIG: 20:46:27 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 : 
MIG: 20:46:27 : Same Interface
MIG: 20:46:27 : xml_input_file: board.prj
MIG: 20:46:27 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:31 : Running synthesis.xit
MIG: 20:46:31 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:46:31 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:31 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:46:31 : vivado_mode: xpg_bd
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 1
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 : isPortInterface: 0
MIG: 20:46:31 :  locked false  
MIG: 20:46:31 : HDL Language: Verilog
MIG: 20:46:31 : compInfo: false
MIG: 20:46:31 : Vivado Options xc7a100t csg324 -1
MIG: 20:46:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:46:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:46:31 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:46:31 : I am in catch area
MIG: 20:46:31 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:46:40 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:40 : Component_Name: design_1_mig_7series_0_0
MIG: 20:46:40 : Moving design_1_mig_7series_0_0 ...
MIG: 20:46:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:46:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:46:40 : Running vlog_synth_rpr.xit
MIG: 20:46:40 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:46:40 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:46:40 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:46:40 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:40 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:46:40 : vivado_mode: xpg_bd
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 1
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 : isPortInterface: 0
MIG: 20:46:40 :  locked false  
MIG: 20:46:40 : HDL Language: Verilog
MIG: 20:46:40 : compInfo: false
MIG: 20:46:40 : Vivado Options xc7a100t csg324 -1
MIG: 20:46:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:46:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:46:40 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:46:40 : I am in catch area
MIG: 20:46:40 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:46:49 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:49 : Component_Name: design_1_mig_7series_0_0
MIG: 20:46:49 : Moving design_1_mig_7series_0_0 ...
MIG: 20:46:49 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:46:49 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:46:49 : Running simulation.xit
MIG: 20:46:49 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:46:49 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:49 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:46:49 : vivado_mode: xpg_bd
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 1
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 : isPortInterface: 0
MIG: 20:46:49 :  locked false  
MIG: 20:46:49 : HDL Language: Verilog
MIG: 20:46:49 : compInfo: false
MIG: 20:46:49 : Vivado Options xc7a100t csg324 -1
MIG: 20:46:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:46:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:46:49 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:46:49 : I am in catch area
MIG: 20:46:49 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:46:57 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:46:57 : Component_Name: design_1_mig_7series_0_0
MIG: 20:46:57 : Moving design_1_mig_7series_0_0 ...
MIG: 20:46:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:46:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:46:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:46:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:46:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:46:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:46:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:46:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:46:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:46:58 : vivado_mode: xpg_bd
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 1
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 : isPortInterface: 0
MIG: 20:46:58 :  locked false  
MIG: 20:46:58 : HDL Language: Verilog
MIG: 20:46:58 : compInfo: false
MIG: 20:46:58 : Vivado Options xc7a100t csg324 -1
MIG: 20:46:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:46:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:46:58 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:46:58 : I am in catch area
MIG: 20:46:58 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:47:06 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:47:06 : Component_Name: design_1_mig_7series_0_0
MIG: 20:47:06 : Moving design_1_mig_7series_0_0 ...
MIG: 20:47:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:47:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:47:06 : Running implementation.xit
MIG: 20:47:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:47:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:47:06 : ################# RUNNING MIG BATCH ###################
MIG: 20:47:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:47:06 : synp_flow:  -- synthesis_mode: Other
MIG: 20:47:06 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:47:06 : vivado_mode: xpg_bd
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 1
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 : isPortInterface: 0
MIG: 20:47:06 :  locked false  
MIG: 20:47:06 : HDL Language: Verilog
MIG: 20:47:06 : compInfo: false
MIG: 20:47:06 : Vivado Options xc7a100t csg324 -1
MIG: 20:47:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:47:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:47:06 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:47:06 : I am in catch area
MIG: 20:47:06 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:47:15 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:47:15 : Component_Name: design_1_mig_7series_0_0
MIG: 20:47:15 : Moving design_1_mig_7series_0_0 ...
MIG: 20:47:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:47:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:06:01 : xml_input_file: board.prj
MIG: 21:06:01 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:01 : In updateAllModelParams
MIG: 21:06:01 : XGUI hdlLanguage: Verilog
MIG: 21:06:01 : xgui vivado_mode: xpg_bd
MIG: 21:06:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:06:01 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 21:06:02 : 
MIG: 21:06:02 : Inside fn mem: DDR2
MIG: 21:06:02 : QDRII+ Inside fn ui: 81000000
MIG: 21:06:02 : cntrl:  memtype: DDR2
MIG: 21:06:02 : 
MIG: 21:06:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 :  polarity_value: 1
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 : cntrl:  memtype: DDR2
MIG: 21:06:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:06:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:06:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: ECC ==> OFF
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:06:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:06:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:06:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:06:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:06:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:06:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:06:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:06:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:06:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:06:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:06:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:06:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:06:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:06:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:06:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:06:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:06:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:06:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:06:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:06:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:06:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:06:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:06:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:06:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:06:02 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:06:02 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:06:02 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:06:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:06:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:06:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:06:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:06:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:06:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:06:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:06:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:06:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:06:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:06:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:06:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:06:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:06:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:06:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:06:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:06:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:06:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:06:02 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:06:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:06:02 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:06:02 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:06:02 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:06:02 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:06:02 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:06:02 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:06:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:06:02 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:06:02 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:06:02 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:06:02 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:06:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:06:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:06:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:06:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:06:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:06:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:06:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:06:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:06:02 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:06:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:06:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:06:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:06:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:06:02 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:06:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:06:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:06:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:06:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:06:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:06:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:06:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:06:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:06:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:06:02 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:06:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:06:02 : 3
MIG: 21:06:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:06:02 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:06:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 21:06:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:06:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:06:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:06:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:06:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:06:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:06:02 : 
MIG: 21:06:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:06:02 : 
MIG: 21:06:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 : 
MIG: 21:06:02 : Same Interface
MIG: 21:06:03 : xml_input_file: board.prj
MIG: 21:06:03 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:10 : xml_input_file: board.prj
MIG: 21:06:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:10 : In updateAllModelParams
MIG: 21:06:10 : XGUI hdlLanguage: Verilog
MIG: 21:06:10 : xgui vivado_mode: xpg_bd
MIG: 21:06:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 21:06:10 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 21:06:11 : 
MIG: 21:06:11 : Inside fn mem: DDR2
MIG: 21:06:11 : QDRII+ Inside fn ui: 81000000
MIG: 21:06:11 : cntrl:  memtype: DDR2
MIG: 21:06:11 : 
MIG: 21:06:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 :  polarity_value: 1
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 : cntrl:  memtype: DDR2
MIG: 21:06:11 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 21:06:11 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 21:06:11 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: ECC ==> OFF
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 21:06:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 21:06:11 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 21:06:11 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 21:06:11 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 21:06:11 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 21:06:11 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 21:06:11 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 21:06:11 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 21:06:11 :  Invalid Param: DDR2_AL ==> "0"
MIG: 21:06:11 :  Invalid Param: DDR2_nAL ==> 0
MIG: 21:06:11 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 21:06:11 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 21:06:11 :  Invalid Param: DDR2_CL ==> 5
MIG: 21:06:11 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 21:06:11 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 21:06:11 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 21:06:11 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 21:06:11 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 21:06:11 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 21:06:11 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 21:06:11 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 21:06:11 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 21:06:11 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 21:06:11 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 21:06:11 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 21:06:11 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 21:06:11 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 21:06:11 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 21:06:11 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 21:06:11 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 21:06:11 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 21:06:11 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 21:06:11 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 21:06:11 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 21:06:11 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 21:06:11 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 21:06:11 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 21:06:11 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 21:06:11 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 21:06:11 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 21:06:11 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 21:06:11 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 21:06:11 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 21:06:11 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 21:06:11 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 21:06:11 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 21:06:11 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 21:06:11 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 21:06:11 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 21:06:11 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 21:06:11 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 21:06:11 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 21:06:11 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 21:06:11 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 21:06:11 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 21:06:11 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 21:06:11 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 21:06:11 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 21:06:11 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 21:06:11 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 21:06:11 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 21:06:11 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 21:06:11 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 21:06:11 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 21:06:11 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 21:06:11 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 21:06:11 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 21:06:11 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 21:06:11 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 21:06:11 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 21:06:11 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 21:06:11 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 21:06:11 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 21:06:11 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 21:06:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 21:06:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 21:06:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 21:06:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 21:06:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 21:06:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 21:06:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 21:06:11 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 21:06:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 21:06:11 : 2
MIG: 21:06:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 21:06:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 21:06:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 21:06:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 21:06:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 21:06:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 21:06:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 21:06:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 21:06:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 21:06:11 : 
MIG: 21:06:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 21:06:11 : 
MIG: 21:06:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 : 
MIG: 21:06:11 : Same Interface
MIG: 21:06:11 : xml_input_file: board.prj
MIG: 21:06:11 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:37 : Running synthesis.xit
MIG: 21:06:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:06:37 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:06:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:06:37 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:06:37 : vivado_mode: xpg_bd
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:37 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 1
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 : isPortInterface: 0
MIG: 21:06:38 :  locked false  
MIG: 21:06:38 : HDL Language: Verilog
MIG: 21:06:38 : compInfo: false
MIG: 21:06:38 : Vivado Options xc7a100t csg324 -1
MIG: 21:06:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:06:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:06:38 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:06:38 : I am in catch area
MIG: 21:06:38 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:06:45 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:45 : Component_Name: design_1_mig_7series_0_0
MIG: 21:06:45 : Moving design_1_mig_7series_0_0 ...
MIG: 21:06:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:06:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:06:45 : Running vlog_synth_rpr.xit
MIG: 21:06:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:06:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:06:46 : ################# RUNNING MIG BATCH ###################
MIG: 21:06:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:06:46 : synp_flow:  -- synthesis_mode: Other
MIG: 21:06:46 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:06:46 : vivado_mode: xpg_bd
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 1
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 : isPortInterface: 0
MIG: 21:06:46 :  locked false  
MIG: 21:06:46 : HDL Language: Verilog
MIG: 21:06:46 : compInfo: false
MIG: 21:06:46 : Vivado Options xc7a100t csg324 -1
MIG: 21:06:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:06:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:06:46 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:06:46 : I am in catch area
MIG: 21:06:46 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:06:53 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:06:53 : Component_Name: design_1_mig_7series_0_0
MIG: 21:06:53 : Moving design_1_mig_7series_0_0 ...
MIG: 21:06:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:06:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:06:53 : Running simulation.xit
MIG: 21:06:53 : ################# RUNNING MIG BATCH ###################
MIG: 21:06:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:06:53 : synp_flow:  -- synthesis_mode: Other
MIG: 21:06:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:06:53 : vivado_mode: xpg_bd
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:53 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 1
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 : isPortInterface: 0
MIG: 21:06:54 :  locked false  
MIG: 21:06:54 : HDL Language: Verilog
MIG: 21:06:54 : compInfo: false
MIG: 21:06:54 : Vivado Options xc7a100t csg324 -1
MIG: 21:06:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:06:54 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:06:54 : I am in catch area
MIG: 21:06:54 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:07:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:07:01 : Component_Name: design_1_mig_7series_0_0
MIG: 21:07:01 : Moving design_1_mig_7series_0_0 ...
MIG: 21:07:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:07:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:07:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:07:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:07:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:07:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:07:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:01 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:07:01 : vivado_mode: xpg_bd
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 1
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 : isPortInterface: 0
MIG: 21:07:01 :  locked false  
MIG: 21:07:01 : HDL Language: Verilog
MIG: 21:07:01 : compInfo: false
MIG: 21:07:01 : Vivado Options xc7a100t csg324 -1
MIG: 21:07:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:07:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:07:01 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:07:01 : I am in catch area
MIG: 21:07:01 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:07:09 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:07:09 : Component_Name: design_1_mig_7series_0_0
MIG: 21:07:09 : Moving design_1_mig_7series_0_0 ...
MIG: 21:07:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:07:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 21:07:09 : Running implementation.xit
MIG: 21:07:09 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 21:07:09 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 21:07:09 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 21:07:09 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:09 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 21:07:09 : vivado_mode: xpg_bd
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 1
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 : isPortInterface: 0
MIG: 21:07:09 :  locked false  
MIG: 21:07:09 : HDL Language: Verilog
MIG: 21:07:09 : compInfo: false
MIG: 21:07:09 : Vivado Options xc7a100t csg324 -1
MIG: 21:07:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 21:07:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 21:07:09 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 21:07:09 : I am in catch area
MIG: 21:07:09 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 21:07:17 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 21:07:17 : Component_Name: design_1_mig_7series_0_0
MIG: 21:07:17 : Moving design_1_mig_7series_0_0 ...
MIG: 21:07:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 21:07:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 02:01:27 : xml_input_file: board.prj
MIG: 02:01:27 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:01:27 : In updateAllModelParams
MIG: 02:01:27 : XGUI hdlLanguage: Verilog
MIG: 02:01:27 : xgui vivado_mode: xpg_bd
MIG: 02:01:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:01:27 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 02:01:28 : 
MIG: 02:01:28 : Inside fn mem: DDR2
MIG: 02:01:28 : QDRII+ Inside fn ui: 81000000
MIG: 02:01:28 : cntrl:  memtype: DDR2
MIG: 02:01:28 : 
MIG: 02:01:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 :  polarity_value: 1
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 : cntrl:  memtype: DDR2
MIG: 02:01:28 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:01:28 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:01:28 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: ECC ==> OFF
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:01:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:01:28 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:01:28 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:01:28 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:01:28 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:01:28 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:01:28 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:01:28 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:01:28 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:01:28 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:01:28 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:01:28 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:01:28 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:01:28 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:01:28 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:01:28 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:01:28 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:01:28 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:01:28 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:01:28 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:01:28 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:01:28 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:01:28 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:01:28 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:01:28 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 02:01:28 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 02:01:28 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:01:28 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:01:28 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:01:28 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:01:28 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:01:28 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:01:28 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:01:28 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:01:28 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:01:28 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:01:28 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:01:28 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:01:28 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:01:28 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:01:28 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:01:28 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:01:28 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:01:28 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:01:28 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:01:28 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:01:28 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:01:28 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:01:28 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:01:28 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:01:28 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:01:28 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:01:28 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:01:28 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:01:28 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:01:28 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:01:28 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:01:28 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:01:28 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:01:28 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:01:28 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:01:28 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:01:28 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:01:28 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:01:28 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:01:28 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:01:28 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:01:28 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:01:28 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:01:28 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:01:28 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:01:28 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 02:01:28 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:01:28 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:01:28 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:01:28 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:01:28 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:01:28 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:01:28 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:01:28 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:01:28 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:01:28 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:01:28 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:01:28 : 3
MIG: 02:01:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:01:28 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:01:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:01:28 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:01:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:01:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:01:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:01:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:01:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:01:28 : 
MIG: 02:01:28 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:01:28 : 
MIG: 02:01:28 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 : 
MIG: 02:01:28 : Same Interface
MIG: 02:01:29 : xml_input_file: board.prj
MIG: 02:01:29 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:01:37 : xml_input_file: board.prj
MIG: 02:01:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:01:37 : In updateAllModelParams
MIG: 02:01:37 : XGUI hdlLanguage: Verilog
MIG: 02:01:37 : xgui vivado_mode: xpg_bd
MIG: 02:01:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 02:01:37 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 02:01:38 : 
MIG: 02:01:38 : Inside fn mem: DDR2
MIG: 02:01:38 : QDRII+ Inside fn ui: 81000000
MIG: 02:01:38 : cntrl:  memtype: DDR2
MIG: 02:01:38 : 
MIG: 02:01:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 :  polarity_value: 1
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 : cntrl:  memtype: DDR2
MIG: 02:01:38 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 02:01:38 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 02:01:38 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: ECC ==> OFF
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 02:01:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 02:01:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 02:01:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 02:01:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 02:01:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 02:01:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 02:01:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 02:01:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 02:01:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 02:01:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 02:01:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 02:01:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 02:01:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 02:01:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 02:01:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 02:01:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 02:01:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 02:01:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 02:01:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 02:01:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 02:01:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 02:01:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 02:01:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 02:01:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 02:01:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 02:01:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 02:01:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 02:01:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 02:01:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 02:01:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 02:01:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 02:01:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 02:01:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 02:01:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 02:01:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 02:01:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 02:01:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 02:01:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 02:01:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 02:01:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 02:01:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 02:01:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 02:01:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 02:01:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 02:01:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 02:01:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 02:01:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 02:01:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 02:01:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 02:01:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 02:01:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 02:01:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 02:01:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 02:01:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 02:01:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 02:01:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 02:01:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 02:01:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 02:01:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 02:01:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 02:01:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 02:01:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 02:01:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 02:01:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 02:01:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 02:01:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 02:01:38 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 02:01:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 02:01:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 02:01:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 02:01:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 02:01:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 02:01:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 02:01:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 02:01:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 02:01:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 02:01:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 02:01:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 02:01:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 02:01:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 02:01:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 02:01:38 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 02:01:38 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 02:01:38 : 2
MIG: 02:01:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 02:01:38 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 02:01:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 02:01:38 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 02:01:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 02:01:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 02:01:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 02:01:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 02:01:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 02:01:38 : 
MIG: 02:01:38 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 02:01:38 : 
MIG: 02:01:38 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 : 
MIG: 02:01:38 : Same Interface
MIG: 02:01:38 : xml_input_file: board.prj
MIG: 02:01:38 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:06 : Running synthesis.xit
MIG: 02:02:06 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 02:02:06 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:06 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 02:02:06 : vivado_mode: xpg_bd
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 1
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:06 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 : isPortInterface: 0
MIG: 02:02:07 :  locked false  
MIG: 02:02:07 : HDL Language: Verilog
MIG: 02:02:07 : compInfo: false
MIG: 02:02:07 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:02:07 : I am in catch area
MIG: 02:02:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:15 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:15 : Component_Name: design_1_mig_7series_0_0
MIG: 02:02:15 : Moving design_1_mig_7series_0_0 ...
MIG: 02:02:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 02:02:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 02:02:15 : Running vlog_synth_rpr.xit
MIG: 02:02:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 02:02:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 02:02:15 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 02:02:15 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:15 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 02:02:15 : vivado_mode: xpg_bd
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 1
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 : isPortInterface: 0
MIG: 02:02:15 :  locked false  
MIG: 02:02:15 : HDL Language: Verilog
MIG: 02:02:15 : compInfo: false
MIG: 02:02:15 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:15 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:02:15 : I am in catch area
MIG: 02:02:16 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:23 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:23 : Component_Name: design_1_mig_7series_0_0
MIG: 02:02:23 : Moving design_1_mig_7series_0_0 ...
MIG: 02:02:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 02:02:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 02:02:24 : Running simulation.xit
MIG: 02:02:24 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 02:02:24 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 02:02:24 : vivado_mode: xpg_bd
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 1
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 : isPortInterface: 0
MIG: 02:02:24 :  locked false  
MIG: 02:02:24 : HDL Language: Verilog
MIG: 02:02:24 : compInfo: false
MIG: 02:02:24 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:02:24 : I am in catch area
MIG: 02:02:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:31 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:31 : Component_Name: design_1_mig_7series_0_0
MIG: 02:02:31 : Moving design_1_mig_7series_0_0 ...
MIG: 02:02:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 02:02:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 02:02:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 02:02:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 02:02:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 02:02:32 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 02:02:32 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:32 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 02:02:32 : vivado_mode: xpg_bd
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 1
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 : isPortInterface: 0
MIG: 02:02:32 :  locked false  
MIG: 02:02:32 : HDL Language: Verilog
MIG: 02:02:32 : compInfo: false
MIG: 02:02:32 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:32 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:02:32 : I am in catch area
MIG: 02:02:32 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:39 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:39 : Component_Name: design_1_mig_7series_0_0
MIG: 02:02:39 : Moving design_1_mig_7series_0_0 ...
MIG: 02:02:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 02:02:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 02:02:40 : Running implementation.xit
MIG: 02:02:40 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 02:02:40 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 02:02:40 : ################# RUNNING MIG BATCH ###################
MIG: 02:02:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 02:02:40 : synp_flow:  -- synthesis_mode: Other
MIG: 02:02:40 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 02:02:40 : vivado_mode: xpg_bd
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 1
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 : isPortInterface: 0
MIG: 02:02:40 :  locked false  
MIG: 02:02:40 : HDL Language: Verilog
MIG: 02:02:40 : compInfo: false
MIG: 02:02:40 : Vivado Options xc7a100t csg324 -1
MIG: 02:02:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 02:02:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 02:02:40 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 02:02:40 : I am in catch area
MIG: 02:02:40 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 02:02:47 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 02:02:47 : Component_Name: design_1_mig_7series_0_0
MIG: 02:02:47 : Moving design_1_mig_7series_0_0 ...
MIG: 02:02:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 02:02:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:08:58 : xml_input_file: board.prj
MIG: 03:08:58 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:08:58 : In updateAllModelParams
MIG: 03:08:58 : XGUI hdlLanguage: Verilog
MIG: 03:08:58 : xgui vivado_mode: xpg_bd
MIG: 03:08:58 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 03:08:58 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 03:08:58 : 
MIG: 03:08:58 : Inside fn mem: DDR2
MIG: 03:08:58 : QDRII+ Inside fn ui: 81000000
MIG: 03:08:58 : cntrl:  memtype: DDR2
MIG: 03:08:58 : 
MIG: 03:08:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 03:08:58 : 
MIG: 03:08:58 : 
MIG: 03:08:58 : 
MIG: 03:08:58 : 
MIG: 03:08:58 :  polarity_value: 1
MIG: 03:08:58 : 
MIG: 03:08:58 : 
MIG: 03:08:58 : cntrl:  memtype: DDR2
MIG: 03:08:58 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 03:08:58 : 
MIG: 03:08:58 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 03:08:58 : 
MIG: 03:08:58 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 03:08:58 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 03:08:58 : 
MIG: 03:08:58 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 03:08:58 : 
MIG: 03:08:58 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 03:08:58 : 
MIG: 03:08:58 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 03:08:58 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 03:08:58 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 03:08:58 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 03:08:58 : 
MIG: 03:08:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 03:08:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: ECC ==> OFF
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 03:08:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 03:08:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 03:08:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 03:08:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 03:08:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 03:08:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 03:08:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 03:08:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 03:08:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 03:08:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 03:08:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 03:08:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 03:08:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 03:08:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 03:08:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 03:08:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 03:08:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 03:08:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 03:08:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 03:08:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 03:08:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 03:08:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 03:08:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 03:08:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 03:08:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 03:08:59 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 03:08:59 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 03:08:59 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 03:08:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 03:08:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 03:08:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 03:08:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 03:08:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 03:08:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 03:08:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 03:08:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 03:08:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 03:08:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 03:08:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 03:08:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 03:08:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 03:08:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 03:08:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 03:08:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 03:08:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 03:08:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 03:08:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 03:08:59 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 03:08:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 03:08:59 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 03:08:59 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 03:08:59 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 03:08:59 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 03:08:59 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 03:08:59 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 03:08:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 03:08:59 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 03:08:59 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 03:08:59 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 03:08:59 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 03:08:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 03:08:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 03:08:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 03:08:59 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 03:08:59 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 03:08:59 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 03:08:59 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 03:08:59 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 03:08:59 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 03:08:59 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 03:08:59 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 03:08:59 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 03:08:59 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 03:08:59 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 03:08:59 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 03:08:59 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 03:08:59 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 03:08:59 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 03:08:59 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 03:08:59 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 03:08:59 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 03:08:59 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 03:08:59 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 03:08:59 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 03:08:59 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 03:08:59 : 3
MIG: 03:08:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 03:08:59 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 03:08:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 03:08:59 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 03:08:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 03:08:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 03:08:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 03:08:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 03:08:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 03:08:59 : 
MIG: 03:08:59 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 03:08:59 : 
MIG: 03:08:59 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 03:08:59 : 
MIG: 03:08:59 : 
MIG: 03:08:59 : 
MIG: 03:08:59 : Same Interface
MIG: 03:08:59 : xml_input_file: board.prj
MIG: 03:08:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:07 : xml_input_file: board.prj
MIG: 03:09:07 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:07 : In updateAllModelParams
MIG: 03:09:07 : XGUI hdlLanguage: Verilog
MIG: 03:09:07 : xgui vivado_mode: xpg_bd
MIG: 03:09:07 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 03:09:07 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 03:09:08 : 
MIG: 03:09:08 : Inside fn mem: DDR2
MIG: 03:09:08 : QDRII+ Inside fn ui: 81000000
MIG: 03:09:08 : cntrl:  memtype: DDR2
MIG: 03:09:08 : 
MIG: 03:09:08 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 :  polarity_value: 1
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 : cntrl:  memtype: DDR2
MIG: 03:09:08 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 03:09:08 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 03:09:08 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: ECC ==> OFF
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 03:09:08 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 03:09:08 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 03:09:08 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 03:09:08 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 03:09:08 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 03:09:08 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 03:09:08 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 03:09:08 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 03:09:08 :  Invalid Param: DDR2_AL ==> "0"
MIG: 03:09:08 :  Invalid Param: DDR2_nAL ==> 0
MIG: 03:09:08 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 03:09:08 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 03:09:08 :  Invalid Param: DDR2_CL ==> 5
MIG: 03:09:08 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 03:09:08 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 03:09:08 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 03:09:08 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 03:09:08 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 03:09:08 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 03:09:08 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 03:09:08 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 03:09:08 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 03:09:08 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 03:09:08 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 03:09:08 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 03:09:08 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 03:09:08 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 03:09:08 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 03:09:08 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 03:09:08 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 03:09:08 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 03:09:08 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 03:09:08 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 03:09:08 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 03:09:08 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 03:09:08 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 03:09:08 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 03:09:08 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 03:09:08 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 03:09:08 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 03:09:08 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 03:09:08 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 03:09:08 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 03:09:08 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 03:09:08 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 03:09:08 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 03:09:08 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 03:09:08 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 03:09:08 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 03:09:08 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 03:09:08 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 03:09:08 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 03:09:08 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 03:09:08 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 03:09:08 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 03:09:08 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 03:09:08 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 03:09:08 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 03:09:08 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 03:09:08 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 03:09:08 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 03:09:08 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 03:09:08 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 03:09:08 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 03:09:08 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 03:09:08 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 03:09:08 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 03:09:08 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 03:09:08 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 03:09:08 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 03:09:08 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 03:09:08 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 03:09:08 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 03:09:08 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 03:09:08 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 03:09:08 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 03:09:08 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 03:09:08 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 03:09:08 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 03:09:08 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 03:09:08 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 03:09:08 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 03:09:08 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 03:09:08 : 2
MIG: 03:09:08 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 03:09:08 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 03:09:08 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 03:09:08 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 03:09:08 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 03:09:08 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 03:09:08 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 03:09:08 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 03:09:08 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 03:09:08 : 
MIG: 03:09:08 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 03:09:08 : 
MIG: 03:09:08 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 : 
MIG: 03:09:08 : Same Interface
MIG: 03:09:08 : xml_input_file: board.prj
MIG: 03:09:08 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:35 : Running synthesis.xit
MIG: 03:09:35 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 03:09:35 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:35 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 03:09:35 : vivado_mode: xpg_bd
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 1
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 : isPortInterface: 0
MIG: 03:09:35 :  locked false  
MIG: 03:09:35 : HDL Language: Verilog
MIG: 03:09:35 : compInfo: false
MIG: 03:09:35 : Vivado Options xc7a100t csg324 -1
MIG: 03:09:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:09:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:09:35 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 03:09:35 : I am in catch area
MIG: 03:09:35 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:42 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:42 : Component_Name: design_1_mig_7series_0_0
MIG: 03:09:42 : Moving design_1_mig_7series_0_0 ...
MIG: 03:09:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 03:09:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:43 : Running vlog_synth_rpr.xit
MIG: 03:09:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 03:09:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:09:43 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 03:09:43 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 03:09:43 : vivado_mode: xpg_bd
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 1
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 : isPortInterface: 0
MIG: 03:09:43 :  locked false  
MIG: 03:09:43 : HDL Language: Verilog
MIG: 03:09:43 : compInfo: false
MIG: 03:09:43 : Vivado Options xc7a100t csg324 -1
MIG: 03:09:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:09:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:09:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 03:09:43 : I am in catch area
MIG: 03:09:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:50 : Component_Name: design_1_mig_7series_0_0
MIG: 03:09:50 : Moving design_1_mig_7series_0_0 ...
MIG: 03:09:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 03:09:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:50 : Running simulation.xit
MIG: 03:09:51 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 03:09:51 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:51 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 03:09:51 : vivado_mode: xpg_bd
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 1
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 : isPortInterface: 0
MIG: 03:09:51 :  locked false  
MIG: 03:09:51 : HDL Language: Verilog
MIG: 03:09:51 : compInfo: false
MIG: 03:09:51 : Vivado Options xc7a100t csg324 -1
MIG: 03:09:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:09:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:09:51 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 03:09:51 : I am in catch area
MIG: 03:09:51 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 03:09:58 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:09:58 : Component_Name: design_1_mig_7series_0_0
MIG: 03:09:58 : Moving design_1_mig_7series_0_0 ...
MIG: 03:09:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 03:09:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:09:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 03:09:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 03:09:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:09:58 : ################# RUNNING MIG BATCH ###################
MIG: 03:09:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 03:09:58 : synp_flow:  -- synthesis_mode: Other
MIG: 03:09:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 03:09:58 : vivado_mode: xpg_bd
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 1
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 : isPortInterface: 0
MIG: 03:09:58 :  locked false  
MIG: 03:09:58 : HDL Language: Verilog
MIG: 03:09:58 : compInfo: false
MIG: 03:09:58 : Vivado Options xc7a100t csg324 -1
MIG: 03:09:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:09:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:09:58 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 03:09:58 : I am in catch area
MIG: 03:09:58 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 03:10:06 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:10:06 : Component_Name: design_1_mig_7series_0_0
MIG: 03:10:06 : Moving design_1_mig_7series_0_0 ...
MIG: 03:10:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 03:10:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 03:10:06 : Running implementation.xit
MIG: 03:10:06 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 03:10:06 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 03:10:06 : ################# RUNNING MIG BATCH ###################
MIG: 03:10:06 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 03:10:06 : synp_flow:  -- synthesis_mode: Other
MIG: 03:10:06 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 03:10:06 : vivado_mode: xpg_bd
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 1
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 : isPortInterface: 0
MIG: 03:10:06 :  locked false  
MIG: 03:10:06 : HDL Language: Verilog
MIG: 03:10:06 : compInfo: false
MIG: 03:10:06 : Vivado Options xc7a100t csg324 -1
MIG: 03:10:06 : 1: xc7a100t 2: csg324 3: -1
MIG: 03:10:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 03:10:06 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 03:10:06 : I am in catch area
MIG: 03:10:06 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 03:10:13 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 03:10:13 : Component_Name: design_1_mig_7series_0_0
MIG: 03:10:13 : Moving design_1_mig_7series_0_0 ...
MIG: 03:10:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 03:10:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:54:49 : xml_input_file: board.prj
MIG: 12:54:49 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:54:49 : In updateAllModelParams
MIG: 12:54:49 : XGUI hdlLanguage: Verilog
MIG: 12:54:49 : xgui vivado_mode: xpg_bd
MIG: 12:54:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:54:49 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 12:54:50 : 
MIG: 12:54:50 : Inside fn mem: DDR2
MIG: 12:54:50 : QDRII+ Inside fn ui: 81000000
MIG: 12:54:50 : cntrl:  memtype: DDR2
MIG: 12:54:50 : 
MIG: 12:54:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:54:50 : 
MIG: 12:54:50 : 
MIG: 12:54:50 : 
MIG: 12:54:50 : 
MIG: 12:54:50 :  polarity_value: 1
MIG: 12:54:50 : 
MIG: 12:54:50 : 
MIG: 12:54:50 : cntrl:  memtype: DDR2
MIG: 12:54:50 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:54:50 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:54:50 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:54:50 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:54:50 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: ECC ==> OFF
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:54:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:54:50 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:54:50 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:54:50 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:54:50 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:54:50 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:54:50 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:54:50 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:54:50 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:54:50 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:54:50 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:54:50 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:54:50 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:54:50 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:54:50 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:54:50 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:54:50 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:54:50 : 
MIG: 12:54:50 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:54:50 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:54:50 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:54:50 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:54:50 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:54:50 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:54:50 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:54:50 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:54:50 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:54:50 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:54:50 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:54:50 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:54:50 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:54:50 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:54:50 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:54:50 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:54:50 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:54:50 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:54:50 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:54:50 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:54:50 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:54:50 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:54:50 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:54:50 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:54:50 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:54:50 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:54:50 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:54:50 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:54:50 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:54:50 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:54:50 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:54:50 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:54:50 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:54:50 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:54:50 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:54:50 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:54:50 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:54:50 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:54:50 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:54:50 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:54:50 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:54:51 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:54:51 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:54:51 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:54:51 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:54:51 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:54:51 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:54:51 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:54:51 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:54:51 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:54:51 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:54:51 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:54:51 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:54:51 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:54:51 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:54:51 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:54:51 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:54:51 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:54:51 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:54:51 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:54:51 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:54:51 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:54:51 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:54:51 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:54:51 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:54:51 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:54:51 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:54:51 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:54:51 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:54:51 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:54:51 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:54:51 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:54:51 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:54:51 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:54:51 : 3
MIG: 12:54:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:54:51 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:54:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:54:51 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:54:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:54:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:54:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:54:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:54:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:54:51 : 
MIG: 12:54:51 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:54:51 : 
MIG: 12:54:51 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:54:51 : 
MIG: 12:54:51 : 
MIG: 12:54:51 : 
MIG: 12:54:51 : Same Interface
MIG: 12:54:51 : xml_input_file: board.prj
MIG: 12:54:51 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:54:59 : xml_input_file: board.prj
MIG: 12:54:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:54:59 : In updateAllModelParams
MIG: 12:54:59 : XGUI hdlLanguage: Verilog
MIG: 12:54:59 : xgui vivado_mode: xpg_bd
MIG: 12:54:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:54:59 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 12:55:00 : 
MIG: 12:55:00 : Inside fn mem: DDR2
MIG: 12:55:00 : QDRII+ Inside fn ui: 81000000
MIG: 12:55:00 : cntrl:  memtype: DDR2
MIG: 12:55:00 : 
MIG: 12:55:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 :  polarity_value: 1
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 : cntrl:  memtype: DDR2
MIG: 12:55:00 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:55:00 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:55:00 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: ECC ==> OFF
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:55:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:55:00 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:55:00 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:55:00 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:55:00 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:55:00 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:55:00 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:55:00 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:55:00 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:55:00 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:55:00 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:55:00 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:55:00 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:55:00 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:55:00 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:55:00 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:55:00 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:55:00 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:55:00 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:55:00 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:55:00 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:55:00 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:55:00 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:55:00 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:55:00 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:55:00 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:55:00 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:55:00 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:55:00 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:55:00 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:55:00 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:55:00 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:55:00 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:55:00 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:55:00 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:55:00 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:55:00 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:55:00 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:55:00 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:55:00 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:55:00 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:55:00 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:55:00 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:55:00 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:55:00 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:55:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:55:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:55:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:55:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:55:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:55:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:55:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:55:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:55:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:55:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:55:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:55:00 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:55:00 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:55:00 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:55:00 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:55:00 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:55:00 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:55:00 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:55:00 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:55:00 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:55:00 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:55:00 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:55:00 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:55:00 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:55:00 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:55:00 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:55:00 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:55:00 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:55:00 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:55:00 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:55:00 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:55:00 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:55:00 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:55:00 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:55:00 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:55:00 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:55:00 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:55:00 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:55:00 : 2
MIG: 12:55:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:55:00 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:55:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:55:00 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:55:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:55:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:55:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:55:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:55:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:55:00 : 
MIG: 12:55:00 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:55:00 : 
MIG: 12:55:00 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 : 
MIG: 12:55:00 : Same Interface
MIG: 12:55:00 : xml_input_file: board.prj
MIG: 12:55:00 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:04 : Running synthesis.xit
MIG: 12:55:04 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:55:04 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:04 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:55:04 : vivado_mode: xpg_bd
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 1
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 : isPortInterface: 0
MIG: 12:55:04 :  locked false  
MIG: 12:55:04 : HDL Language: Verilog
MIG: 12:55:04 : compInfo: false
MIG: 12:55:04 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:55:04 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:55:04 : I am in catch area
MIG: 12:55:04 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:11 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:11 : Component_Name: design_1_mig_7series_0_0
MIG: 12:55:11 : Moving design_1_mig_7series_0_0 ...
MIG: 12:55:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:55:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:12 : Running vlog_synth_rpr.xit
MIG: 12:55:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:55:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:55:12 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:55:12 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:12 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:55:12 : vivado_mode: xpg_bd
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 1
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 : isPortInterface: 0
MIG: 12:55:12 :  locked false  
MIG: 12:55:12 : HDL Language: Verilog
MIG: 12:55:12 : compInfo: false
MIG: 12:55:12 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:55:12 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:55:12 : I am in catch area
MIG: 12:55:12 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:19 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:19 : Component_Name: design_1_mig_7series_0_0
MIG: 12:55:19 : Moving design_1_mig_7series_0_0 ...
MIG: 12:55:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:55:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:19 : Running simulation.xit
MIG: 12:55:19 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:55:19 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:19 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:55:19 : vivado_mode: xpg_bd
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 1
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 : isPortInterface: 0
MIG: 12:55:19 :  locked false  
MIG: 12:55:19 : HDL Language: Verilog
MIG: 12:55:19 : compInfo: false
MIG: 12:55:19 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:55:19 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:55:19 : I am in catch area
MIG: 12:55:19 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:27 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:27 : Component_Name: design_1_mig_7series_0_0
MIG: 12:55:27 : Moving design_1_mig_7series_0_0 ...
MIG: 12:55:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:55:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:55:27 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:55:27 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:55:27 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:27 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:55:27 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:27 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:55:27 : vivado_mode: xpg_bd
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 1
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 : isPortInterface: 0
MIG: 12:55:27 :  locked false  
MIG: 12:55:27 : HDL Language: Verilog
MIG: 12:55:27 : compInfo: false
MIG: 12:55:27 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:27 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:55:27 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:55:27 : I am in catch area
MIG: 12:55:27 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:34 : Component_Name: design_1_mig_7series_0_0
MIG: 12:55:34 : Moving design_1_mig_7series_0_0 ...
MIG: 12:55:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:55:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:55:34 : Running implementation.xit
MIG: 12:55:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:55:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:55:34 : ################# RUNNING MIG BATCH ###################
MIG: 12:55:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:55:34 : synp_flow:  -- synthesis_mode: Other
MIG: 12:55:34 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:55:34 : vivado_mode: xpg_bd
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:34 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 1
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 : isPortInterface: 0
MIG: 12:55:35 :  locked false  
MIG: 12:55:35 : HDL Language: Verilog
MIG: 12:55:35 : compInfo: false
MIG: 12:55:35 : Vivado Options xc7a100t csg324 -1
MIG: 12:55:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:55:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:55:35 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:55:35 : I am in catch area
MIG: 12:55:35 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:55:42 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:55:42 : Component_Name: design_1_mig_7series_0_0
MIG: 12:55:42 : Moving design_1_mig_7series_0_0 ...
MIG: 12:55:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:55:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:03:34 : xml_input_file: board.prj
MIG: 13:03:34 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:34 : xml_input_file: board.prj
MIG: 13:03:34 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:38 : xml_input_file: board.prj
MIG: 13:03:38 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:38 : In updateAllModelParams
MIG: 13:03:38 : XGUI hdlLanguage: Verilog
MIG: 13:03:38 : xgui vivado_mode: xpg_bd
MIG: 13:03:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:03:38 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:03:38 : 
MIG: 13:03:38 : Inside fn mem: DDR2
MIG: 13:03:38 : QDRII+ Inside fn ui: 81000000
MIG: 13:03:38 : cntrl:  memtype: DDR2
MIG: 13:03:38 : 
MIG: 13:03:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:03:38 : 
MIG: 13:03:38 : 
MIG: 13:03:38 : 
MIG: 13:03:38 : 
MIG: 13:03:38 :  polarity_value: 1
MIG: 13:03:38 : 
MIG: 13:03:38 : 
MIG: 13:03:38 : cntrl:  memtype: DDR2
MIG: 13:03:38 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:03:38 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:03:38 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: ECC ==> OFF
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:03:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:03:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:03:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:03:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:03:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:03:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:03:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:03:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:03:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:03:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:03:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:03:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:03:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:03:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:03:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:03:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:03:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:03:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:03:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:03:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:03:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:03:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:03:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:03:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:03:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:03:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:03:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:03:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:03:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:03:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:03:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:03:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:03:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:03:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:03:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:03:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:03:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:03:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:03:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:03:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:03:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:03:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:03:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:03:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:03:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:03:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:03:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:03:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:03:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:03:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:03:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:03:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:03:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:03:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:03:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:03:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:03:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:03:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:03:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:03:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:03:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:03:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:03:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:03:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:03:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:03:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:03:38 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:03:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:03:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:03:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:03:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:03:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:03:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:03:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:03:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:03:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:03:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:03:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:03:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:03:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:03:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:03:38 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:03:38 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:03:38 : 3
MIG: 13:03:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:03:38 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:03:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:03:38 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:03:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:03:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:03:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:03:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:03:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:03:38 : 
MIG: 13:03:38 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:03:39 : 
MIG: 13:03:39 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:03:39 : 
MIG: 13:03:39 : 
MIG: 13:03:39 : 
MIG: 13:03:39 : Same Interface
MIG: 13:03:39 : xml_input_file: board.prj
MIG: 13:03:39 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:46 : xml_input_file: board.prj
MIG: 13:03:46 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:46 : In updateAllModelParams
MIG: 13:03:46 : XGUI hdlLanguage: Verilog
MIG: 13:03:46 : xgui vivado_mode: xpg_bd
MIG: 13:03:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:03:46 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:03:47 : 
MIG: 13:03:47 : Inside fn mem: DDR2
MIG: 13:03:47 : QDRII+ Inside fn ui: 81000000
MIG: 13:03:47 : cntrl:  memtype: DDR2
MIG: 13:03:47 : 
MIG: 13:03:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 :  polarity_value: 1
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 : cntrl:  memtype: DDR2
MIG: 13:03:47 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:03:47 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:03:47 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: ECC ==> OFF
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:03:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:03:47 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:03:47 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:03:47 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:03:47 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:03:47 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:03:47 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:03:47 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:03:47 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:03:47 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:03:47 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:03:47 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:03:47 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:03:47 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:03:47 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:03:47 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:03:47 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:03:47 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:03:47 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:03:47 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:03:47 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:03:47 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:03:47 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:03:47 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:03:47 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:03:47 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:03:47 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:03:47 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:03:47 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:03:47 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:03:47 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:03:47 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:03:47 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:03:47 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:03:47 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:03:47 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:03:47 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:03:47 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:03:47 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:03:47 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:03:47 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:03:47 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:03:47 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:03:47 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:03:47 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:03:47 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:03:47 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:03:47 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:03:47 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:03:47 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:03:47 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:03:47 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:03:47 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:03:47 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:03:47 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:03:47 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:03:47 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:03:47 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:03:47 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:03:47 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:03:47 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:03:47 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:03:47 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:03:47 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:03:47 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:03:47 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:03:47 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:03:47 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:03:47 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:03:47 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:03:47 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:03:47 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:03:47 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:03:47 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:03:47 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:03:47 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:03:47 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:03:47 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:03:47 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:03:47 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:03:47 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:03:47 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:03:47 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:03:47 : 2
MIG: 13:03:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:03:47 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:03:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:03:47 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:03:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:03:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:03:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:03:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:03:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:03:47 : 
MIG: 13:03:47 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:03:47 : 
MIG: 13:03:47 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 : 
MIG: 13:03:47 : Same Interface
MIG: 13:03:47 : xml_input_file: board.prj
MIG: 13:03:47 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:52 : Running synthesis.xit
MIG: 13:03:52 : ################# RUNNING MIG BATCH ###################
MIG: 13:03:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:03:52 : synp_flow:  -- synthesis_mode: Other
MIG: 13:03:52 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:03:52 : vivado_mode: xpg_bd
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 1
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 : isPortInterface: 0
MIG: 13:03:52 :  locked false  
MIG: 13:03:52 : HDL Language: Verilog
MIG: 13:03:52 : compInfo: false
MIG: 13:03:52 : Vivado Options xc7a100t csg324 -1
MIG: 13:03:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:03:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:03:52 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:03:52 : I am in catch area
MIG: 13:03:52 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:03:59 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:59 : Component_Name: design_1_mig_7series_0_0
MIG: 13:03:59 : Moving design_1_mig_7series_0_0 ...
MIG: 13:03:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:03:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:03:59 : Running vlog_synth_rpr.xit
MIG: 13:03:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:03:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:03:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:03:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:03:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:03:59 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:03:59 : vivado_mode: xpg_bd
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 1
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 : isPortInterface: 0
MIG: 13:03:59 :  locked false  
MIG: 13:03:59 : HDL Language: Verilog
MIG: 13:03:59 : compInfo: false
MIG: 13:03:59 : Vivado Options xc7a100t csg324 -1
MIG: 13:03:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:03:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:03:59 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:03:59 : I am in catch area
MIG: 13:03:59 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:06 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:06 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:06 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:04:07 : Running simulation.xit
MIG: 13:04:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:04:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:04:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:04:07 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:04:07 : vivado_mode: xpg_bd
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 1
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 : isPortInterface: 0
MIG: 13:04:07 :  locked false  
MIG: 13:04:07 : HDL Language: Verilog
MIG: 13:04:07 : compInfo: false
MIG: 13:04:07 : Vivado Options xc7a100t csg324 -1
MIG: 13:04:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:04:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:04:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:04:07 : I am in catch area
MIG: 13:04:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:14 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:14 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:14 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:04:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:04:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:04:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:04:14 : ################# RUNNING MIG BATCH ###################
MIG: 13:04:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:04:14 : synp_flow:  -- synthesis_mode: Other
MIG: 13:04:14 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:04:14 : vivado_mode: xpg_bd
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 1
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 : isPortInterface: 0
MIG: 13:04:14 :  locked false  
MIG: 13:04:14 : HDL Language: Verilog
MIG: 13:04:14 : compInfo: false
MIG: 13:04:14 : Vivado Options xc7a100t csg324 -1
MIG: 13:04:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:04:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:04:14 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:04:14 : I am in catch area
MIG: 13:04:14 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:21 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:21 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:21 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:04:22 : Running implementation.xit
MIG: 13:04:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:04:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:04:22 : ################# RUNNING MIG BATCH ###################
MIG: 13:04:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:04:22 : synp_flow:  -- synthesis_mode: Other
MIG: 13:04:22 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:04:22 : vivado_mode: xpg_bd
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 1
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 : isPortInterface: 0
MIG: 13:04:22 :  locked false  
MIG: 13:04:22 : HDL Language: Verilog
MIG: 13:04:22 : compInfo: false
MIG: 13:04:22 : Vivado Options xc7a100t csg324 -1
MIG: 13:04:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:04:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:04:22 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:04:22 : I am in catch area
MIG: 13:04:22 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:29 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:29 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:29 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:30:59 : xml_input_file: board.prj
MIG: 13:30:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:30:59 : In updateAllModelParams
MIG: 13:30:59 : XGUI hdlLanguage: Verilog
MIG: 13:30:59 : xgui vivado_mode: xpg_bd
MIG: 13:30:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:30:59 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:31:00 : 
MIG: 13:31:00 : Inside fn mem: DDR2
MIG: 13:31:00 : QDRII+ Inside fn ui: 81000000
MIG: 13:31:00 : cntrl:  memtype: DDR2
MIG: 13:31:00 : 
MIG: 13:31:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 :  polarity_value: 1
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 : cntrl:  memtype: DDR2
MIG: 13:31:00 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:31:00 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:31:00 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: ECC ==> OFF
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:31:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:31:00 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:31:00 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:31:00 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:31:00 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:31:00 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:31:00 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:31:00 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:31:00 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:31:00 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:31:00 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:31:00 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:31:00 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:31:00 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:31:00 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:31:00 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:31:00 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:31:00 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:31:00 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:31:00 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:31:00 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:31:00 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:31:00 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:31:00 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:31:00 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:31:00 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:31:00 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:31:00 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:31:00 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:31:00 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:31:00 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:31:00 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:31:00 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:31:00 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:31:00 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:31:00 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:31:00 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:31:00 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:31:00 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:31:00 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:31:00 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:31:00 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:31:00 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:31:00 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:31:00 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:31:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:31:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:31:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:31:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:31:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:31:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:31:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:31:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:31:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:31:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:31:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:31:00 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:31:00 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:31:00 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:31:00 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:31:00 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:31:00 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:31:00 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:31:00 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:31:00 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:31:00 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:31:00 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:31:00 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:31:00 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:31:00 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:31:00 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:31:00 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:31:00 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:31:00 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:31:00 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:31:00 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:31:00 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:31:00 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:31:00 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:31:00 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:31:00 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:31:00 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:31:00 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:31:00 : 3
MIG: 13:31:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:31:00 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:31:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:31:00 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:31:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:31:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:31:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:31:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:31:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:31:00 : 
MIG: 13:31:00 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:31:00 : 
MIG: 13:31:00 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 : 
MIG: 13:31:00 : Same Interface
MIG: 13:31:00 : xml_input_file: board.prj
MIG: 13:31:00 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:08 : xml_input_file: board.prj
MIG: 13:31:08 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:08 : In updateAllModelParams
MIG: 13:31:08 : XGUI hdlLanguage: Verilog
MIG: 13:31:08 : xgui vivado_mode: xpg_bd
MIG: 13:31:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:31:08 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:31:09 : 
MIG: 13:31:09 : Inside fn mem: DDR2
MIG: 13:31:09 : QDRII+ Inside fn ui: 81000000
MIG: 13:31:09 : cntrl:  memtype: DDR2
MIG: 13:31:09 : 
MIG: 13:31:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 :  polarity_value: 1
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 : cntrl:  memtype: DDR2
MIG: 13:31:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:31:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:31:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: ECC ==> OFF
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:31:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:31:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:31:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:31:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:31:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:31:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:31:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:31:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:31:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:31:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:31:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:31:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:31:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:31:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:31:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:31:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:31:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:31:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:31:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:31:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:31:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:31:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:31:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:31:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:31:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:31:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:31:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:31:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:31:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:31:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:31:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:31:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:31:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:31:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:31:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:31:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:31:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:31:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:31:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:31:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:31:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:31:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:31:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:31:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:31:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:31:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:31:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:31:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:31:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:31:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:31:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:31:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:31:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:31:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:31:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:31:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:31:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:31:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:31:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:31:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:31:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:31:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:31:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:31:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:31:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:31:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:31:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:31:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:31:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:31:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:31:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:31:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:31:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:31:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:31:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:31:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:31:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:31:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:31:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:31:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:31:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:31:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:31:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:31:09 : 2
MIG: 13:31:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:31:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:31:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:31:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:31:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:31:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:31:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:31:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:31:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:31:09 : 
MIG: 13:31:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:31:09 : 
MIG: 13:31:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 : 
MIG: 13:31:09 : Same Interface
MIG: 13:31:09 : xml_input_file: board.prj
MIG: 13:31:09 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:12 : Running synthesis.xit
MIG: 13:31:13 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:13 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:13 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:13 : vivado_mode: xpg_bd
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 1
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 : isPortInterface: 0
MIG: 13:31:13 :  locked false  
MIG: 13:31:13 : HDL Language: Verilog
MIG: 13:31:13 : compInfo: false
MIG: 13:31:13 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:13 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:13 : I am in catch area
MIG: 13:31:13 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:20 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:20 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:20 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:20 : Running vlog_synth_rpr.xit
MIG: 13:31:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:20 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:20 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:20 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:20 : vivado_mode: xpg_bd
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 1
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 : isPortInterface: 0
MIG: 13:31:20 :  locked false  
MIG: 13:31:20 : HDL Language: Verilog
MIG: 13:31:20 : compInfo: false
MIG: 13:31:20 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:20 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:20 : I am in catch area
MIG: 13:31:20 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:27 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:27 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:27 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:28 : Running simulation.xit
MIG: 13:31:28 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:28 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:28 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:28 : vivado_mode: xpg_bd
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 1
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 : isPortInterface: 0
MIG: 13:31:28 :  locked false  
MIG: 13:31:28 : HDL Language: Verilog
MIG: 13:31:28 : compInfo: false
MIG: 13:31:28 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:28 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:28 : I am in catch area
MIG: 13:31:28 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:35 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:35 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:35 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:31:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:35 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:35 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:35 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:35 : vivado_mode: xpg_bd
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 1
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 : isPortInterface: 0
MIG: 13:31:35 :  locked false  
MIG: 13:31:35 : HDL Language: Verilog
MIG: 13:31:35 : compInfo: false
MIG: 13:31:35 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:35 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:35 : I am in catch area
MIG: 13:31:35 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:42 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:42 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:42 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:31:43 : Running implementation.xit
MIG: 13:31:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:31:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:31:43 : ################# RUNNING MIG BATCH ###################
MIG: 13:31:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:31:43 : synp_flow:  -- synthesis_mode: Other
MIG: 13:31:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:31:43 : vivado_mode: xpg_bd
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 1
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 : isPortInterface: 0
MIG: 13:31:43 :  locked false  
MIG: 13:31:43 : HDL Language: Verilog
MIG: 13:31:43 : compInfo: false
MIG: 13:31:43 : Vivado Options xc7a100t csg324 -1
MIG: 13:31:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:31:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:31:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:31:43 : I am in catch area
MIG: 13:31:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:31:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:31:50 : Component_Name: design_1_mig_7series_0_0
MIG: 13:31:50 : Moving design_1_mig_7series_0_0 ...
MIG: 13:31:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:31:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:23 : xml_input_file: board.prj
MIG: 13:34:23 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:23 : In updateAllModelParams
MIG: 13:34:23 : XGUI hdlLanguage: Verilog
MIG: 13:34:23 : xgui vivado_mode: xpg_bd
MIG: 13:34:23 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:34:23 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:34:24 : 
MIG: 13:34:24 : Inside fn mem: DDR2
MIG: 13:34:24 : QDRII+ Inside fn ui: 81000000
MIG: 13:34:24 : cntrl:  memtype: DDR2
MIG: 13:34:24 : 
MIG: 13:34:24 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 :  polarity_value: 1
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 : cntrl:  memtype: DDR2
MIG: 13:34:24 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:34:24 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:34:24 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: ECC ==> OFF
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:34:24 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:34:24 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:34:24 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:34:24 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:34:24 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:34:24 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:34:24 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:34:24 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:34:24 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:34:24 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:34:24 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:34:24 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:34:24 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:34:24 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:34:24 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:34:24 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:34:24 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:34:24 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:34:24 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:34:24 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:34:24 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:34:24 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:34:24 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:34:24 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:34:24 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:34:24 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:34:24 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:34:24 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:34:24 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:34:24 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:34:24 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:34:24 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:34:24 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:34:24 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:34:24 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:34:24 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:34:24 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:34:24 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:34:24 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:34:24 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:34:24 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:34:24 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:34:24 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:34:24 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:34:24 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:34:24 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:34:24 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:34:24 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:34:24 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:34:24 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:34:24 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:34:24 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:34:24 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:34:24 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:34:24 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:34:24 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:34:24 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:34:24 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:34:24 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:34:24 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:34:24 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:34:24 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:34:24 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:34:24 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:34:24 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:34:24 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:34:24 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:34:24 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:34:24 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:34:24 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:34:24 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:34:24 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:34:24 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:34:24 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:34:24 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:34:24 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:34:24 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:34:24 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:34:24 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:34:24 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:34:24 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:34:24 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:34:24 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:34:24 : 3
MIG: 13:34:24 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:34:24 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:34:24 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:34:24 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:34:24 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:34:24 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:34:24 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:34:24 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:34:24 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:34:24 : 
MIG: 13:34:24 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:34:24 : 
MIG: 13:34:24 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 : 
MIG: 13:34:24 : Same Interface
MIG: 13:34:24 : xml_input_file: board.prj
MIG: 13:34:24 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:31 : xml_input_file: board.prj
MIG: 13:34:31 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:31 : In updateAllModelParams
MIG: 13:34:31 : XGUI hdlLanguage: Verilog
MIG: 13:34:31 : xgui vivado_mode: xpg_bd
MIG: 13:34:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:34:31 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:34:32 : 
MIG: 13:34:32 : Inside fn mem: DDR2
MIG: 13:34:32 : QDRII+ Inside fn ui: 81000000
MIG: 13:34:32 : cntrl:  memtype: DDR2
MIG: 13:34:32 : 
MIG: 13:34:32 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 :  polarity_value: 1
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 : cntrl:  memtype: DDR2
MIG: 13:34:32 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:34:32 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:34:32 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: ECC ==> OFF
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:34:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:34:32 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:34:32 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:34:32 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:34:32 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:34:32 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:34:32 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:34:32 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:34:32 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:34:32 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:34:32 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:34:32 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:34:32 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:34:32 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:34:32 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:34:32 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:34:32 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:34:32 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:34:32 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:34:32 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:34:32 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:34:32 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:34:32 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:34:32 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:34:32 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:34:32 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:34:32 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:34:32 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:34:32 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:34:32 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:34:32 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:34:32 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:34:32 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:34:32 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:34:32 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:34:32 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:34:32 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:34:32 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:34:32 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:34:32 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:34:32 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:34:32 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:34:32 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:34:32 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:34:32 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:34:32 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:34:32 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:34:32 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:34:32 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:34:32 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:34:32 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:34:32 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:34:32 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:34:32 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:34:32 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:34:32 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:34:32 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:34:32 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:34:32 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:34:32 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:34:32 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:34:32 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:34:32 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:34:32 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:34:32 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:34:32 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:34:32 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:34:32 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:34:32 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:34:32 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:34:32 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:34:32 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:34:32 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:34:32 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:34:32 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:34:32 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:34:32 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:34:32 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:34:32 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:34:32 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:34:32 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:34:32 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:34:32 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:34:32 : 2
MIG: 13:34:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:34:32 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:34:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:34:32 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:34:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:34:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:34:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:34:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:34:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:34:32 : 
MIG: 13:34:32 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:34:32 : 
MIG: 13:34:32 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 : 
MIG: 13:34:32 : Same Interface
MIG: 13:34:32 : xml_input_file: board.prj
MIG: 13:34:32 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:36 : Running synthesis.xit
MIG: 13:34:36 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:34:36 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:36 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:34:36 : vivado_mode: xpg_bd
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 1
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 : isPortInterface: 0
MIG: 13:34:36 :  locked false  
MIG: 13:34:36 : HDL Language: Verilog
MIG: 13:34:36 : compInfo: false
MIG: 13:34:36 : Vivado Options xc7a100t csg324 -1
MIG: 13:34:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:34:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:36 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:34:36 : I am in catch area
MIG: 13:34:36 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:34:43 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:43 : Component_Name: design_1_mig_7series_0_0
MIG: 13:34:43 : Moving design_1_mig_7series_0_0 ...
MIG: 13:34:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:34:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:44 : Running vlog_synth_rpr.xit
MIG: 13:34:44 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:34:44 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:34:44 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:34:44 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:44 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:34:44 : vivado_mode: xpg_bd
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 1
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 : isPortInterface: 0
MIG: 13:34:44 :  locked false  
MIG: 13:34:44 : HDL Language: Verilog
MIG: 13:34:44 : compInfo: false
MIG: 13:34:44 : Vivado Options xc7a100t csg324 -1
MIG: 13:34:44 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:34:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:44 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:34:44 : I am in catch area
MIG: 13:34:44 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:34:51 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:51 : Component_Name: design_1_mig_7series_0_0
MIG: 13:34:51 : Moving design_1_mig_7series_0_0 ...
MIG: 13:34:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:34:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:51 : Running simulation.xit
MIG: 13:34:51 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:34:51 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:51 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:34:51 : vivado_mode: xpg_bd
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 1
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 : isPortInterface: 0
MIG: 13:34:51 :  locked false  
MIG: 13:34:51 : HDL Language: Verilog
MIG: 13:34:51 : compInfo: false
MIG: 13:34:51 : Vivado Options xc7a100t csg324 -1
MIG: 13:34:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:34:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:51 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:34:51 : I am in catch area
MIG: 13:34:51 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:34:59 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:34:59 : Component_Name: design_1_mig_7series_0_0
MIG: 13:34:59 : Moving design_1_mig_7series_0_0 ...
MIG: 13:34:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:34:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:34:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:34:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:34:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:34:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:34:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:34:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:34:59 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:34:59 : vivado_mode: xpg_bd
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 1
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 : isPortInterface: 0
MIG: 13:34:59 :  locked false  
MIG: 13:34:59 : HDL Language: Verilog
MIG: 13:34:59 : compInfo: false
MIG: 13:34:59 : Vivado Options xc7a100t csg324 -1
MIG: 13:34:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:34:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:34:59 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:34:59 : I am in catch area
MIG: 13:34:59 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:35:07 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:35:07 : Component_Name: design_1_mig_7series_0_0
MIG: 13:35:07 : Moving design_1_mig_7series_0_0 ...
MIG: 13:35:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:35:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:35:07 : Running implementation.xit
MIG: 13:35:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:35:07 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:35:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:35:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:35:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:35:07 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:35:07 : vivado_mode: xpg_bd
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 1
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 : isPortInterface: 0
MIG: 13:35:07 :  locked false  
MIG: 13:35:07 : HDL Language: Verilog
MIG: 13:35:07 : compInfo: false
MIG: 13:35:07 : Vivado Options xc7a100t csg324 -1
MIG: 13:35:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:35:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:35:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:35:07 : I am in catch area
MIG: 13:35:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:35:14 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:35:14 : Component_Name: design_1_mig_7series_0_0
MIG: 13:35:14 : Moving design_1_mig_7series_0_0 ...
MIG: 13:35:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:35:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:03:37 : xml_input_file: board.prj
MIG: 17:03:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:03:37 : In updateAllModelParams
MIG: 17:03:37 : XGUI hdlLanguage: Verilog
MIG: 17:03:37 : xgui vivado_mode: xpg_bd
MIG: 17:03:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:03:37 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:03:38 : 
MIG: 17:03:38 : Inside fn mem: DDR2
MIG: 17:03:38 : QDRII+ Inside fn ui: 81000000
MIG: 17:03:38 : cntrl:  memtype: DDR2
MIG: 17:03:38 : 
MIG: 17:03:38 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 :  polarity_value: 1
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 : cntrl:  memtype: DDR2
MIG: 17:03:38 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:03:38 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:03:38 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: ECC ==> OFF
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:03:38 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:03:38 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:03:38 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:03:38 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:03:38 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:03:38 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:03:38 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:03:38 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:03:38 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:03:38 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:03:38 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:03:38 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:03:38 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:03:38 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:03:38 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:03:38 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:03:38 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:03:38 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:03:38 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:03:38 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:03:38 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:03:38 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:03:38 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:03:38 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:03:38 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:03:38 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:03:38 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:03:38 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:03:38 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:03:38 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:03:38 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:03:38 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:03:38 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:03:38 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:03:38 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:03:38 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:03:38 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:03:38 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:03:38 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:03:38 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:03:38 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:03:38 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:03:38 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:03:38 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:03:38 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:03:38 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:03:38 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:03:38 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:03:38 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:03:38 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:03:38 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:03:38 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:03:38 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:03:38 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:03:38 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:03:38 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:03:38 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:03:38 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:38 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:03:38 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:03:38 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:03:38 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:03:38 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:03:38 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:03:38 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:03:38 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:03:38 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:03:38 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:03:38 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:03:38 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:03:38 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:03:38 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:03:38 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:03:38 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:03:38 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:03:38 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:03:38 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:03:38 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:03:38 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:03:38 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:03:38 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:03:38 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:03:38 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:03:38 : 3
MIG: 17:03:38 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:03:38 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:03:38 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:03:38 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:03:38 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:03:38 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:03:38 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:03:38 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:03:38 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:03:38 : 
MIG: 17:03:38 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:03:38 : 
MIG: 17:03:38 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 : 
MIG: 17:03:38 : Same Interface
MIG: 17:03:38 : xml_input_file: board.prj
MIG: 17:03:38 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:03:47 : xml_input_file: board.prj
MIG: 17:03:47 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:03:47 : In updateAllModelParams
MIG: 17:03:47 : XGUI hdlLanguage: Verilog
MIG: 17:03:47 : xgui vivado_mode: xpg_bd
MIG: 17:03:47 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:03:47 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:03:48 : 
MIG: 17:03:48 : Inside fn mem: DDR2
MIG: 17:03:48 : QDRII+ Inside fn ui: 81000000
MIG: 17:03:48 : cntrl:  memtype: DDR2
MIG: 17:03:48 : 
MIG: 17:03:48 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 :  polarity_value: 1
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 : cntrl:  memtype: DDR2
MIG: 17:03:48 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:03:48 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:03:48 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: ECC ==> OFF
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:03:48 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:03:48 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:03:48 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:03:48 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:03:48 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:03:48 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:03:48 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:03:48 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:03:48 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:03:48 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:03:48 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:03:48 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:03:48 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:03:48 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:03:48 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:03:48 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:03:48 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:03:48 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:03:48 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:03:48 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:03:48 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:03:48 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:03:48 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:03:48 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:03:48 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:03:48 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:03:48 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:03:48 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:03:48 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:03:48 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:03:48 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:03:48 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:03:48 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:03:48 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:03:48 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:03:48 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:03:48 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:03:48 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:03:48 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:03:48 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:03:48 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:03:48 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:03:48 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:03:48 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:03:48 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:03:48 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:03:48 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:03:48 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:03:48 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:03:48 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:03:48 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:03:48 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:03:48 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:03:48 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:03:48 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:03:48 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:03:48 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:03:48 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:03:48 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:03:48 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:03:48 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:03:48 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:03:48 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:03:48 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:03:48 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:03:48 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:03:48 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:03:48 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:03:48 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:03:48 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:03:48 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:03:48 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:03:48 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:03:48 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:03:48 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:03:48 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:03:48 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:03:48 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:03:48 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:03:48 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:03:48 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:03:48 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:03:48 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:03:48 : 2
MIG: 17:03:48 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:03:48 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:03:48 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:03:48 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:03:48 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:03:48 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:03:48 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:03:48 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:03:48 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:03:48 : 
MIG: 17:03:48 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:03:48 : 
MIG: 17:03:48 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 : 
MIG: 17:03:48 : Same Interface
MIG: 17:03:48 : xml_input_file: board.prj
MIG: 17:03:48 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:03:52 : Running synthesis.xit
MIG: 17:03:53 : ################# RUNNING MIG BATCH ###################
MIG: 17:03:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:03:53 : synp_flow:  -- synthesis_mode: Other
MIG: 17:03:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:03:53 : vivado_mode: xpg_bd
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 1
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 : isPortInterface: 0
MIG: 17:03:53 :  locked false  
MIG: 17:03:53 : HDL Language: Verilog
MIG: 17:03:53 : compInfo: false
MIG: 17:03:53 : Vivado Options xc7a100t csg324 -1
MIG: 17:03:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:03:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:03:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:03:53 : I am in catch area
MIG: 17:03:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:02 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:04:02 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:02 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:02 : Running vlog_synth_rpr.xit
MIG: 17:04:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:04:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:04:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:02 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:02 : vivado_mode: xpg_bd
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 1
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 : isPortInterface: 0
MIG: 17:04:02 :  locked false  
MIG: 17:04:02 : HDL Language: Verilog
MIG: 17:04:02 : compInfo: false
MIG: 17:04:02 : Vivado Options xc7a100t csg324 -1
MIG: 17:04:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:04:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:04:02 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:04:02 : I am in catch area
MIG: 17:04:02 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:10 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:04:10 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:10 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:10 : Running simulation.xit
MIG: 17:04:10 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:10 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:10 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:10 : vivado_mode: xpg_bd
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 1
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 : isPortInterface: 0
MIG: 17:04:10 :  locked false  
MIG: 17:04:10 : HDL Language: Verilog
MIG: 17:04:10 : compInfo: false
MIG: 17:04:10 : Vivado Options xc7a100t csg324 -1
MIG: 17:04:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:04:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:04:10 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:04:10 : I am in catch area
MIG: 17:04:10 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:18 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:04:18 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:18 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:04:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:04:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:04:18 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:18 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:18 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:18 : vivado_mode: xpg_bd
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 1
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 : isPortInterface: 0
MIG: 17:04:18 :  locked false  
MIG: 17:04:18 : HDL Language: Verilog
MIG: 17:04:18 : compInfo: false
MIG: 17:04:18 : Vivado Options xc7a100t csg324 -1
MIG: 17:04:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:04:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:04:18 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:04:18 : I am in catch area
MIG: 17:04:18 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:26 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:04:26 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:26 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:04:26 : Running implementation.xit
MIG: 17:04:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:04:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:04:26 : ################# RUNNING MIG BATCH ###################
MIG: 17:04:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:04:26 : synp_flow:  -- synthesis_mode: Other
MIG: 17:04:26 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:04:26 : vivado_mode: xpg_bd
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 1
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 : isPortInterface: 0
MIG: 17:04:26 :  locked false  
MIG: 17:04:26 : HDL Language: Verilog
MIG: 17:04:26 : compInfo: false
MIG: 17:04:26 : Vivado Options xc7a100t csg324 -1
MIG: 17:04:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:04:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:04:26 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:04:26 : I am in catch area
MIG: 17:04:26 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:04:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:04:34 : Component_Name: design_1_mig_7series_0_0
MIG: 17:04:34 : Moving design_1_mig_7series_0_0 ...
MIG: 17:04:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:04:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:21 : xml_input_file: board.prj
MIG: 10:42:21 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:21 : xml_input_file: board.prj
MIG: 10:42:21 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:25 : xml_input_file: board.prj
MIG: 10:42:25 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:25 : In updateAllModelParams
MIG: 10:42:25 : XGUI hdlLanguage: Verilog
MIG: 10:42:25 : xgui vivado_mode: xpg_bd
MIG: 10:42:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:42:25 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 10:42:26 : 
MIG: 10:42:26 : Inside fn mem: DDR2
MIG: 10:42:26 : QDRII+ Inside fn ui: 81000000
MIG: 10:42:26 : cntrl:  memtype: DDR2
MIG: 10:42:26 : 
MIG: 10:42:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 :  polarity_value: 1
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 : cntrl:  memtype: DDR2
MIG: 10:42:26 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:42:26 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 10:42:26 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: ECC ==> OFF
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 10:42:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:42:26 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:42:26 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:42:26 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 10:42:26 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:42:26 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 10:42:26 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 10:42:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 10:42:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 10:42:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 10:42:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 10:42:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 10:42:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 10:42:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 10:42:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 10:42:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 10:42:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 10:42:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 10:42:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 10:42:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 10:42:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 10:42:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 10:42:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 10:42:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 10:42:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 10:42:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 10:42:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 10:42:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 10:42:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 10:42:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 10:42:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 10:42:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 10:42:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 10:42:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 10:42:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 10:42:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 10:42:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 10:42:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:42:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 10:42:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:42:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 10:42:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 10:42:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 10:42:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 10:42:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 10:42:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 10:42:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:42:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 10:42:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 10:42:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 10:42:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 10:42:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 10:42:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 10:42:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 10:42:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 10:42:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 10:42:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 10:42:26 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:42:26 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:42:26 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:42:26 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:42:26 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 10:42:26 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:42:26 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 10:42:26 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 10:42:26 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 10:42:26 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 10:42:26 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:42:26 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 10:42:26 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 10:42:26 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 10:42:26 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:42:26 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:42:26 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:42:26 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 10:42:26 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:42:26 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 10:42:26 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 10:42:26 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 10:42:26 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 10:42:26 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:42:26 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 10:42:26 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:42:26 : 3
MIG: 10:42:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 10:42:26 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 10:42:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:42:26 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:42:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:42:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:42:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:42:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:42:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:42:26 : 
MIG: 10:42:26 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 10:42:26 : 
MIG: 10:42:26 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 : 
MIG: 10:42:26 : Same Interface
MIG: 10:42:27 : xml_input_file: board.prj
MIG: 10:42:27 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:35 : xml_input_file: board.prj
MIG: 10:42:35 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:35 : In updateAllModelParams
MIG: 10:42:35 : XGUI hdlLanguage: Verilog
MIG: 10:42:35 : xgui vivado_mode: xpg_bd
MIG: 10:42:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 10:42:35 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 10:42:36 : 
MIG: 10:42:36 : Inside fn mem: DDR2
MIG: 10:42:36 : QDRII+ Inside fn ui: 81000000
MIG: 10:42:36 : cntrl:  memtype: DDR2
MIG: 10:42:36 : 
MIG: 10:42:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 10:42:36 : 
MIG: 10:42:36 : 
MIG: 10:42:36 : 
MIG: 10:42:36 : 
MIG: 10:42:36 :  polarity_value: 1
MIG: 10:42:36 : 
MIG: 10:42:36 : 
MIG: 10:42:36 : cntrl:  memtype: DDR2
MIG: 10:42:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 10:42:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 10:42:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 10:42:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 10:42:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: ECC ==> OFF
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 10:42:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 10:42:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 10:42:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 10:42:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 10:42:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 10:42:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 10:42:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 10:42:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 10:42:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 10:42:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 10:42:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 10:42:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 10:42:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 10:42:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 10:42:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 10:42:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 10:42:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 10:42:36 : 
MIG: 10:42:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 10:42:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 10:42:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 10:42:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 10:42:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 10:42:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 10:42:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 10:42:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 10:42:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 10:42:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 10:42:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 10:42:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 10:42:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 10:42:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 10:42:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 10:42:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 10:42:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 10:42:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 10:42:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 10:42:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 10:42:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 10:42:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 10:42:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 10:42:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 10:42:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 10:42:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 10:42:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 10:42:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 10:42:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 10:42:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 10:42:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 10:42:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 10:42:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 10:42:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 10:42:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 10:42:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 10:42:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 10:42:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 10:42:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 10:42:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 10:42:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 10:42:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 10:42:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 10:42:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 10:42:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 10:42:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 10:42:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 10:42:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 10:42:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 10:42:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 10:42:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 10:42:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 10:42:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 10:42:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 10:42:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 10:42:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 10:42:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 10:42:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 10:42:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 10:42:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 10:42:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 10:42:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 10:42:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 10:42:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 10:42:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 10:42:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 10:42:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 10:42:37 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 10:42:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 10:42:37 : 2
MIG: 10:42:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 10:42:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 10:42:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 10:42:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 10:42:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 10:42:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 10:42:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 10:42:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 10:42:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 10:42:37 : 
MIG: 10:42:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 10:42:37 : 
MIG: 10:42:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 10:42:37 : 
MIG: 10:42:37 : 
MIG: 10:42:37 : 
MIG: 10:42:37 : Same Interface
MIG: 10:42:37 : xml_input_file: board.prj
MIG: 10:42:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:42 : Running synthesis.xit
MIG: 10:42:42 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:42:42 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:42 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:42:42 : vivado_mode: xpg_bd
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 1
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 : isPortInterface: 0
MIG: 10:42:42 :  locked false  
MIG: 10:42:42 : HDL Language: Verilog
MIG: 10:42:42 : compInfo: false
MIG: 10:42:42 : Vivado Options xc7a100t csg324 -1
MIG: 10:42:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:42:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:42:42 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:42:42 : I am in catch area
MIG: 10:42:42 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:42:54 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:42:54 : Component_Name: design_1_mig_7series_0_0
MIG: 10:42:54 : Moving design_1_mig_7series_0_0 ...
MIG: 10:42:54 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:42:54 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:42:54 : Running vlog_synth_rpr.xit
MIG: 10:42:54 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:42:54 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:42:54 : ################# RUNNING MIG BATCH ###################
MIG: 10:42:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:42:54 : synp_flow:  -- synthesis_mode: Other
MIG: 10:42:54 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:42:54 : vivado_mode: xpg_bd
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 1
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 : isPortInterface: 0
MIG: 10:42:54 :  locked false  
MIG: 10:42:54 : HDL Language: Verilog
MIG: 10:42:54 : compInfo: false
MIG: 10:42:54 : Vivado Options xc7a100t csg324 -1
MIG: 10:42:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:42:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:42:54 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:42:54 : I am in catch area
MIG: 10:42:54 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:02 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:02 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:02 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:02 : Running simulation.xit
MIG: 10:43:02 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:02 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:02 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:02 : vivado_mode: xpg_bd
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 1
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 : isPortInterface: 0
MIG: 10:43:02 :  locked false  
MIG: 10:43:02 : HDL Language: Verilog
MIG: 10:43:02 : compInfo: false
MIG: 10:43:02 : Vivado Options xc7a100t csg324 -1
MIG: 10:43:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:43:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:43:02 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:43:02 : I am in catch area
MIG: 10:43:02 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:10 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:10 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:10 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:10 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:10 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:43:10 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:10 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:43:10 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:10 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:10 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:10 : vivado_mode: xpg_bd
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 1
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 : isPortInterface: 0
MIG: 10:43:10 :  locked false  
MIG: 10:43:10 : HDL Language: Verilog
MIG: 10:43:10 : compInfo: false
MIG: 10:43:10 : Vivado Options xc7a100t csg324 -1
MIG: 10:43:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:43:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:43:10 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:43:10 : I am in catch area
MIG: 10:43:10 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:18 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:18 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:18 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 10:43:18 : Running implementation.xit
MIG: 10:43:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 10:43:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 10:43:18 : ################# RUNNING MIG BATCH ###################
MIG: 10:43:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 10:43:18 : synp_flow:  -- synthesis_mode: Other
MIG: 10:43:18 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 10:43:18 : vivado_mode: xpg_bd
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 1
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 : isPortInterface: 0
MIG: 10:43:18 :  locked false  
MIG: 10:43:18 : HDL Language: Verilog
MIG: 10:43:18 : compInfo: false
MIG: 10:43:18 : Vivado Options xc7a100t csg324 -1
MIG: 10:43:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 10:43:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 10:43:18 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 10:43:18 : I am in catch area
MIG: 10:43:18 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 10:43:26 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 10:43:26 : Component_Name: design_1_mig_7series_0_0
MIG: 10:43:26 : Moving design_1_mig_7series_0_0 ...
MIG: 10:43:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 10:43:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:01:41 : xml_input_file: board.prj
MIG: 13:01:41 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:01:41 : In updateAllModelParams
MIG: 13:01:41 : XGUI hdlLanguage: Verilog
MIG: 13:01:41 : xgui vivado_mode: xpg_bd
MIG: 13:01:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:01:41 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:01:42 : 
MIG: 13:01:42 : Inside fn mem: DDR2
MIG: 13:01:42 : QDRII+ Inside fn ui: 81000000
MIG: 13:01:42 : cntrl:  memtype: DDR2
MIG: 13:01:42 : 
MIG: 13:01:42 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 :  polarity_value: 1
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 : cntrl:  memtype: DDR2
MIG: 13:01:42 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:01:42 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:01:42 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: ECC ==> OFF
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:01:42 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:01:42 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:01:42 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:01:42 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:01:42 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:01:42 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:01:42 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:01:42 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:01:42 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:01:42 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:01:42 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:01:42 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:01:42 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:01:42 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:01:42 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:01:42 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:01:42 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:01:42 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:01:42 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:01:42 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:01:42 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:01:42 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:01:42 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:01:42 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:01:42 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:01:42 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:01:42 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:01:42 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:01:42 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:01:42 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:01:42 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:01:42 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:01:42 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:01:42 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:01:42 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:01:42 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:01:42 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:01:42 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:01:42 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:01:42 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:01:42 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:01:42 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:01:42 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:01:42 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:01:42 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:01:42 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:01:42 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:01:42 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:01:42 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:01:42 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:01:42 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:01:42 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:01:42 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:01:42 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:01:42 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:01:42 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:01:42 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:01:42 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:01:42 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:01:42 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:01:42 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:01:42 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:01:42 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:01:42 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:01:42 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:01:42 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:01:42 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:01:42 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:01:42 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:01:42 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:01:42 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:01:42 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:01:42 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:01:42 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:01:42 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:01:42 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:01:42 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:01:42 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:01:42 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:01:42 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:01:42 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:01:42 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:01:42 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:01:42 : 3
MIG: 13:01:42 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:01:42 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:01:42 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:01:42 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:01:42 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:01:42 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:01:42 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:01:42 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:01:42 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:01:42 : 
MIG: 13:01:42 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:01:42 : 
MIG: 13:01:42 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 : 
MIG: 13:01:42 : Same Interface
MIG: 13:01:42 : xml_input_file: board.prj
MIG: 13:01:42 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:01:50 : xml_input_file: board.prj
MIG: 13:01:50 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:01:50 : In updateAllModelParams
MIG: 13:01:50 : XGUI hdlLanguage: Verilog
MIG: 13:01:50 : xgui vivado_mode: xpg_bd
MIG: 13:01:50 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:01:50 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:01:51 : 
MIG: 13:01:51 : Inside fn mem: DDR2
MIG: 13:01:51 : QDRII+ Inside fn ui: 81000000
MIG: 13:01:51 : cntrl:  memtype: DDR2
MIG: 13:01:51 : 
MIG: 13:01:51 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 :  polarity_value: 1
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 : cntrl:  memtype: DDR2
MIG: 13:01:51 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:01:51 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:01:51 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: ECC ==> OFF
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:01:51 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:01:51 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:01:51 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:01:51 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:01:51 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:01:51 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:01:51 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:01:51 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:01:51 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:01:51 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:01:51 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:01:51 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:01:51 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:01:51 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:01:51 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:01:51 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:01:51 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:01:51 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:01:51 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:01:51 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:01:51 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:01:51 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:01:51 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:01:51 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:01:51 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:01:51 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:01:51 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:01:51 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:01:51 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:01:51 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:01:51 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:01:51 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:01:51 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:01:51 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:01:51 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:01:51 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:01:51 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:01:51 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:01:51 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:01:51 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:01:51 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:01:51 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:01:51 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:01:51 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:01:51 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:01:51 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:01:51 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:01:51 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:01:51 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:01:51 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:01:51 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:01:51 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:01:51 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:01:51 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:01:51 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:01:51 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:01:51 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:01:51 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:01:51 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:01:51 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:01:51 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:01:51 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:01:51 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:01:51 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:01:51 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:01:51 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:01:51 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:01:51 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:01:51 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:01:51 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:01:51 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:01:51 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:01:51 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:01:51 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:01:51 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:01:51 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:01:51 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:01:51 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:01:51 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:01:51 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:01:51 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:01:51 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:01:51 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:01:51 : 2
MIG: 13:01:51 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:01:51 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:01:51 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:01:51 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:01:51 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:01:51 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:01:51 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:01:51 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:01:51 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:01:51 : 
MIG: 13:01:51 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:01:51 : 
MIG: 13:01:51 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 : 
MIG: 13:01:51 : Same Interface
MIG: 13:01:51 : xml_input_file: board.prj
MIG: 13:01:51 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:25 : xml_input_file: board.prj
MIG: 13:03:25 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:25 : In updateAllModelParams
MIG: 13:03:25 : XGUI hdlLanguage: Verilog
MIG: 13:03:25 : xgui vivado_mode: xpg_bd
MIG: 13:03:25 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:03:25 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:03:26 : 
MIG: 13:03:26 : Inside fn mem: DDR2
MIG: 13:03:26 : QDRII+ Inside fn ui: 81000000
MIG: 13:03:26 : cntrl:  memtype: DDR2
MIG: 13:03:26 : 
MIG: 13:03:26 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 :  polarity_value: 1
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 : cntrl:  memtype: DDR2
MIG: 13:03:26 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:03:26 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:03:26 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: ECC ==> OFF
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:03:26 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:03:26 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:03:26 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:03:26 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:03:26 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:03:26 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:03:26 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:03:26 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:03:26 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:03:26 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:03:26 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:03:26 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:03:26 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:03:26 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:03:26 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:03:26 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:03:26 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:03:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:03:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:03:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:03:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:03:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:03:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:03:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:03:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:03:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:03:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:03:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:03:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:03:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:03:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:03:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:03:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:03:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:03:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:03:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:03:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:03:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:03:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:03:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:03:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:03:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:03:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:03:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:03:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:03:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:03:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:03:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:03:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:03:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:03:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:03:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:03:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:03:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:03:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:03:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:03:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:03:26 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:03:26 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:03:26 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:03:26 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:03:26 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:03:26 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:03:26 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:03:26 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:03:26 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:03:26 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:03:26 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:03:26 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:03:26 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:03:26 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:03:26 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:03:26 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:03:26 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:03:26 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:03:26 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:03:26 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:03:26 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:03:26 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:03:26 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:03:26 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:03:26 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:03:26 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:03:26 : 3
MIG: 13:03:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:03:26 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:03:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:03:26 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:03:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:03:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:03:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:03:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:03:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:03:26 : 
MIG: 13:03:26 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:03:26 : 
MIG: 13:03:26 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 : 
MIG: 13:03:26 : Same Interface
MIG: 13:03:26 : xml_input_file: board.prj
MIG: 13:03:26 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:35 : xml_input_file: board.prj
MIG: 13:03:35 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:35 : In updateAllModelParams
MIG: 13:03:35 : XGUI hdlLanguage: Verilog
MIG: 13:03:35 : xgui vivado_mode: xpg_bd
MIG: 13:03:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:03:35 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:03:36 : 
MIG: 13:03:36 : Inside fn mem: DDR2
MIG: 13:03:36 : QDRII+ Inside fn ui: 81000000
MIG: 13:03:36 : cntrl:  memtype: DDR2
MIG: 13:03:36 : 
MIG: 13:03:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 :  polarity_value: 1
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 : cntrl:  memtype: DDR2
MIG: 13:03:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:03:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:03:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: ECC ==> OFF
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:03:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:03:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:03:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:03:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:03:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:03:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:03:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:03:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:03:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:03:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:03:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:03:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:03:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:03:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:03:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:03:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:03:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:03:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:03:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:03:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:03:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:03:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:03:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:03:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:03:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:03:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:03:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:03:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:03:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:03:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:03:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:03:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:03:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:03:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:03:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:03:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:03:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:03:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:03:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:03:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:03:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:03:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:03:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:03:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:03:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:03:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:03:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:03:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:03:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:03:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:03:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:03:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:03:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:03:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:03:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:03:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:03:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:03:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:03:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:03:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:03:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:03:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:03:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:03:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:03:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:03:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:03:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:03:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:03:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:03:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:03:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:03:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:03:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:03:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:03:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:03:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:03:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:03:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:03:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:03:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:03:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:03:36 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:03:36 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:03:36 : 2
MIG: 13:03:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:03:36 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:03:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:03:36 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:03:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:03:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:03:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:03:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:03:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:03:36 : 
MIG: 13:03:36 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:03:36 : 
MIG: 13:03:36 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 : 
MIG: 13:03:36 : Same Interface
MIG: 13:03:36 : xml_input_file: board.prj
MIG: 13:03:36 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:40 : Running synthesis.xit
MIG: 13:03:40 : ################# RUNNING MIG BATCH ###################
MIG: 13:03:40 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:03:40 : synp_flow:  -- synthesis_mode: Other
MIG: 13:03:40 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:03:40 : vivado_mode: xpg_bd
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 1
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 : isPortInterface: 0
MIG: 13:03:40 :  locked false  
MIG: 13:03:40 : HDL Language: Verilog
MIG: 13:03:40 : compInfo: false
MIG: 13:03:40 : Vivado Options xc7a100t csg324 -1
MIG: 13:03:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:03:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:03:40 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:03:40 : I am in catch area
MIG: 13:03:40 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:03:48 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:48 : Component_Name: design_1_mig_7series_0_0
MIG: 13:03:48 : Moving design_1_mig_7series_0_0 ...
MIG: 13:03:48 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:03:48 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:03:48 : Running vlog_synth_rpr.xit
MIG: 13:03:48 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:03:48 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:03:48 : ################# RUNNING MIG BATCH ###################
MIG: 13:03:48 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:03:48 : synp_flow:  -- synthesis_mode: Other
MIG: 13:03:48 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:03:48 : vivado_mode: xpg_bd
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 1
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 : isPortInterface: 0
MIG: 13:03:48 :  locked false  
MIG: 13:03:48 : HDL Language: Verilog
MIG: 13:03:48 : compInfo: false
MIG: 13:03:48 : Vivado Options xc7a100t csg324 -1
MIG: 13:03:48 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:03:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:03:48 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:03:48 : I am in catch area
MIG: 13:03:48 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:03:56 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:03:56 : Component_Name: design_1_mig_7series_0_0
MIG: 13:03:56 : Moving design_1_mig_7series_0_0 ...
MIG: 13:03:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:03:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:03:56 : Running simulation.xit
MIG: 13:03:56 : ################# RUNNING MIG BATCH ###################
MIG: 13:03:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:03:56 : synp_flow:  -- synthesis_mode: Other
MIG: 13:03:56 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:03:56 : vivado_mode: xpg_bd
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:56 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 1
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 : isPortInterface: 0
MIG: 13:03:57 :  locked false  
MIG: 13:03:57 : HDL Language: Verilog
MIG: 13:03:57 : compInfo: false
MIG: 13:03:57 : Vivado Options xc7a100t csg324 -1
MIG: 13:03:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:03:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:03:57 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:03:57 : I am in catch area
MIG: 13:03:57 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:04 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:04 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:04 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:04:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:04:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:04:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:04:05 : ################# RUNNING MIG BATCH ###################
MIG: 13:04:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:04:05 : synp_flow:  -- synthesis_mode: Other
MIG: 13:04:05 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:04:05 : vivado_mode: xpg_bd
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 1
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 : isPortInterface: 0
MIG: 13:04:05 :  locked false  
MIG: 13:04:05 : HDL Language: Verilog
MIG: 13:04:05 : compInfo: false
MIG: 13:04:05 : Vivado Options xc7a100t csg324 -1
MIG: 13:04:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:04:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:04:05 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:04:05 : I am in catch area
MIG: 13:04:05 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:13 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:13 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:13 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:13 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:13 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:04:13 : Running implementation.xit
MIG: 13:04:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:04:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:04:13 : ################# RUNNING MIG BATCH ###################
MIG: 13:04:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:04:13 : synp_flow:  -- synthesis_mode: Other
MIG: 13:04:13 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:04:13 : vivado_mode: xpg_bd
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 1
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 : isPortInterface: 0
MIG: 13:04:13 :  locked false  
MIG: 13:04:13 : HDL Language: Verilog
MIG: 13:04:13 : compInfo: false
MIG: 13:04:13 : Vivado Options xc7a100t csg324 -1
MIG: 13:04:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:04:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:04:13 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:04:13 : I am in catch area
MIG: 13:04:13 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:04:21 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:04:21 : Component_Name: design_1_mig_7series_0_0
MIG: 13:04:21 : Moving design_1_mig_7series_0_0 ...
MIG: 13:04:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:04:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:17 : xml_input_file: board.prj
MIG: 13:22:17 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:17 : In updateAllModelParams
MIG: 13:22:17 : XGUI hdlLanguage: Verilog
MIG: 13:22:17 : xgui vivado_mode: xpg_bd
MIG: 13:22:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:22:17 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:22:18 : 
MIG: 13:22:18 : Inside fn mem: DDR2
MIG: 13:22:18 : QDRII+ Inside fn ui: 81000000
MIG: 13:22:18 : cntrl:  memtype: DDR2
MIG: 13:22:18 : 
MIG: 13:22:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 :  polarity_value: 1
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 : cntrl:  memtype: DDR2
MIG: 13:22:18 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:22:18 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:22:18 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: ECC ==> OFF
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:22:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:22:18 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:22:18 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:22:18 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:22:18 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:22:18 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:22:18 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:22:18 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:22:18 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:22:18 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:22:18 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:22:18 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:22:18 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:22:18 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:22:18 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:22:18 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:22:18 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:22:18 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:22:18 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:22:18 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:22:18 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:22:18 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:22:18 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:22:18 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:22:18 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:22:18 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:22:18 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:22:18 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:22:18 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:22:18 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:22:18 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:22:18 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:22:18 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:22:18 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:22:18 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:22:18 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:22:18 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:22:18 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:22:18 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:22:18 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:22:18 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:22:18 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:22:18 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:22:18 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:22:18 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:22:18 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:22:18 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:22:18 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:22:18 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:22:18 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:22:18 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:22:18 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:22:18 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:22:18 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:22:18 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:22:18 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:22:18 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:22:18 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:22:18 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:22:18 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:22:18 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:22:18 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:22:18 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:22:18 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:22:18 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:22:18 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:22:18 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:22:18 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:22:18 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:22:18 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:22:18 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:22:18 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:22:18 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:22:18 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:22:18 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:22:18 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:22:18 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:22:18 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:22:18 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:22:18 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:22:18 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:22:18 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:22:18 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:22:18 : 3
MIG: 13:22:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:22:18 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:22:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:22:18 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:22:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:22:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:22:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:22:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:22:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:22:18 : 
MIG: 13:22:18 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:22:18 : 
MIG: 13:22:18 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 : 
MIG: 13:22:18 : Same Interface
MIG: 13:22:18 : xml_input_file: board.prj
MIG: 13:22:18 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:28 : xml_input_file: board.prj
MIG: 13:22:28 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:28 : In updateAllModelParams
MIG: 13:22:28 : XGUI hdlLanguage: Verilog
MIG: 13:22:28 : xgui vivado_mode: xpg_bd
MIG: 13:22:28 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:22:28 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:22:29 : 
MIG: 13:22:29 : Inside fn mem: DDR2
MIG: 13:22:29 : QDRII+ Inside fn ui: 81000000
MIG: 13:22:29 : cntrl:  memtype: DDR2
MIG: 13:22:29 : 
MIG: 13:22:29 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 :  polarity_value: 1
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : cntrl:  memtype: DDR2
MIG: 13:22:29 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:22:29 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:22:29 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: ECC ==> OFF
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:22:29 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:22:29 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:22:29 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:22:29 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:22:29 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:22:29 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:22:29 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:22:29 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:22:29 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:22:29 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:22:29 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:22:29 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:22:29 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:22:29 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:22:29 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:22:29 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:22:29 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:22:29 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:22:29 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:22:29 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:22:29 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:22:29 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:22:29 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:22:29 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:22:29 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:22:29 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:22:29 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:22:29 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:22:29 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:22:29 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:22:29 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:22:29 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:22:29 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:22:29 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:22:29 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:22:29 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:22:29 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:22:29 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:22:29 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:22:29 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:22:29 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:22:29 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:22:29 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:22:29 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:22:29 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:22:29 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:22:29 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:22:29 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:22:29 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:22:29 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:22:29 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:22:29 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:22:29 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:22:29 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:22:29 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:22:29 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:22:29 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:22:29 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:22:29 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:22:29 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:22:29 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:22:29 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:22:29 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:22:29 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:22:29 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:22:29 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:22:29 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:22:29 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:22:29 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:22:29 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:22:29 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:22:29 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:22:29 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:22:29 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:22:29 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:22:29 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:22:29 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:22:29 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:22:29 : 2
MIG: 13:22:29 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:22:29 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:22:29 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:22:29 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:22:29 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:22:29 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:22:29 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:22:29 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:22:29 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:22:29 : 
MIG: 13:22:29 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:22:29 : 
MIG: 13:22:29 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : 
MIG: 13:22:29 : Same Interface
MIG: 13:22:29 : xml_input_file: board.prj
MIG: 13:22:29 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:34 : Running synthesis.xit
MIG: 13:22:34 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:34 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:34 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:34 : vivado_mode: xpg_bd
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 1
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 : isPortInterface: 0
MIG: 13:22:34 :  locked false  
MIG: 13:22:34 : HDL Language: Verilog
MIG: 13:22:34 : compInfo: false
MIG: 13:22:34 : Vivado Options xc7a100t csg324 -1
MIG: 13:22:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:22:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:34 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:22:34 : I am in catch area
MIG: 13:22:34 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:41 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:41 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:41 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:42 : Running vlog_synth_rpr.xit
MIG: 13:22:42 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:22:42 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:42 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:42 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:42 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:42 : vivado_mode: xpg_bd
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 1
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 : isPortInterface: 0
MIG: 13:22:42 :  locked false  
MIG: 13:22:42 : HDL Language: Verilog
MIG: 13:22:42 : compInfo: false
MIG: 13:22:42 : Vivado Options xc7a100t csg324 -1
MIG: 13:22:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:22:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:42 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:22:42 : I am in catch area
MIG: 13:22:42 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:50 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:50 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:50 : Running simulation.xit
MIG: 13:22:50 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:50 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:50 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:50 : vivado_mode: xpg_bd
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 1
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 : isPortInterface: 0
MIG: 13:22:50 :  locked false  
MIG: 13:22:50 : HDL Language: Verilog
MIG: 13:22:50 : compInfo: false
MIG: 13:22:50 : Vivado Options xc7a100t csg324 -1
MIG: 13:22:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:22:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:50 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:22:50 : I am in catch area
MIG: 13:22:50 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:58 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:22:58 : Component_Name: design_1_mig_7series_0_0
MIG: 13:22:58 : Moving design_1_mig_7series_0_0 ...
MIG: 13:22:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:22:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:22:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:22:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:58 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:22:58 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:22:58 : vivado_mode: xpg_bd
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 1
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 : isPortInterface: 0
MIG: 13:22:58 :  locked false  
MIG: 13:22:58 : HDL Language: Verilog
MIG: 13:22:58 : compInfo: false
MIG: 13:22:58 : Vivado Options xc7a100t csg324 -1
MIG: 13:22:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:22:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:22:58 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:22:58 : I am in catch area
MIG: 13:22:58 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:07 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:23:07 : Component_Name: design_1_mig_7series_0_0
MIG: 13:23:07 : Moving design_1_mig_7series_0_0 ...
MIG: 13:23:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:23:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:23:07 : Running implementation.xit
MIG: 13:23:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 13:23:07 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 13:23:07 : ################# RUNNING MIG BATCH ###################
MIG: 13:23:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 13:23:07 : synp_flow:  -- synthesis_mode: Other
MIG: 13:23:07 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 13:23:07 : vivado_mode: xpg_bd
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 1
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 : isPortInterface: 0
MIG: 13:23:07 :  locked false  
MIG: 13:23:07 : HDL Language: Verilog
MIG: 13:23:07 : compInfo: false
MIG: 13:23:07 : Vivado Options xc7a100t csg324 -1
MIG: 13:23:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 13:23:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 13:23:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 13:23:07 : I am in catch area
MIG: 13:23:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 13:23:15 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:23:15 : Component_Name: design_1_mig_7series_0_0
MIG: 13:23:15 : Moving design_1_mig_7series_0_0 ...
MIG: 13:23:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 13:23:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:01:57 : xml_input_file: board.prj
MIG: 14:01:57 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:01:57 : In updateAllModelParams
MIG: 14:01:57 : XGUI hdlLanguage: Verilog
MIG: 14:01:57 : xgui vivado_mode: xpg_bd
MIG: 14:01:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:01:57 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:01:59 : 
MIG: 14:01:59 : Inside fn mem: DDR2
MIG: 14:01:59 : QDRII+ Inside fn ui: 81000000
MIG: 14:01:59 : cntrl:  memtype: DDR2
MIG: 14:01:59 : 
MIG: 14:01:59 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 :  polarity_value: 1
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 : cntrl:  memtype: DDR2
MIG: 14:01:59 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:01:59 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:01:59 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: ECC ==> OFF
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:01:59 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:01:59 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:01:59 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:01:59 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:01:59 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:01:59 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:01:59 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:01:59 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:01:59 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:01:59 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:01:59 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:01:59 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:01:59 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:01:59 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:01:59 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:01:59 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:01:59 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:01:59 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:01:59 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:01:59 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:01:59 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:01:59 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:01:59 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:01:59 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:01:59 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:01:59 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:01:59 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:01:59 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:01:59 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:01:59 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:01:59 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:01:59 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:01:59 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:01:59 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:01:59 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:01:59 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:01:59 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:01:59 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:01:59 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:01:59 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:01:59 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:01:59 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:01:59 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:01:59 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:01:59 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:01:59 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:01:59 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:01:59 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:01:59 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:01:59 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:01:59 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:01:59 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:01:59 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:01:59 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:01:59 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:01:59 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:01:59 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:01:59 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:01:59 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:01:59 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:01:59 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:01:59 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:01:59 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:01:59 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:01:59 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:01:59 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:01:59 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:01:59 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:01:59 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:01:59 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:01:59 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:01:59 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:01:59 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:01:59 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:01:59 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:01:59 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:01:59 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:01:59 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:01:59 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:01:59 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:01:59 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:01:59 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:01:59 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:01:59 : 3
MIG: 14:01:59 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:01:59 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:01:59 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:01:59 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:01:59 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:01:59 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:01:59 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:01:59 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:01:59 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:01:59 : 
MIG: 14:01:59 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:01:59 : 
MIG: 14:01:59 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 : 
MIG: 14:01:59 : Same Interface
MIG: 14:01:59 : xml_input_file: board.prj
MIG: 14:01:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:08 : xml_input_file: board.prj
MIG: 14:02:08 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:08 : In updateAllModelParams
MIG: 14:02:08 : XGUI hdlLanguage: Verilog
MIG: 14:02:08 : xgui vivado_mode: xpg_bd
MIG: 14:02:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:02:08 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:02:09 : 
MIG: 14:02:09 : Inside fn mem: DDR2
MIG: 14:02:09 : QDRII+ Inside fn ui: 81000000
MIG: 14:02:09 : cntrl:  memtype: DDR2
MIG: 14:02:09 : 
MIG: 14:02:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 :  polarity_value: 1
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 : cntrl:  memtype: DDR2
MIG: 14:02:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:02:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:02:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: ECC ==> OFF
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:02:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:02:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:02:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:02:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:02:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:02:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:02:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:02:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:02:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:02:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:02:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:02:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:02:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:02:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:02:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:02:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:02:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:02:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:02:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:02:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:02:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:02:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:02:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:02:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:02:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:02:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:02:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:02:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:02:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:02:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:02:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:02:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:02:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:02:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:02:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:02:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:02:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:02:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:02:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:02:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:02:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:02:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:02:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:02:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:02:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:02:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:02:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:02:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:02:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:02:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:02:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:02:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:02:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:02:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:02:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:02:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:02:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:02:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:02:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:02:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:02:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:02:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:02:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:02:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:02:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:02:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:02:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:02:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:02:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:02:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:02:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:02:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:02:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:02:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:02:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:02:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:02:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:02:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:02:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:02:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:02:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:02:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:02:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:02:09 : 2
MIG: 14:02:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:02:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:02:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:02:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:02:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:02:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:02:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:02:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:02:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:02:09 : 
MIG: 14:02:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:02:09 : 
MIG: 14:02:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 : 
MIG: 14:02:09 : Same Interface
MIG: 14:02:09 : xml_input_file: board.prj
MIG: 14:02:09 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:13 : Running synthesis.xit
MIG: 14:02:13 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:13 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:13 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:13 : vivado_mode: xpg_bd
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:13 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 1
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 : isPortInterface: 0
MIG: 14:02:14 :  locked false  
MIG: 14:02:14 : HDL Language: Verilog
MIG: 14:02:14 : compInfo: false
MIG: 14:02:14 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:14 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:14 : I am in catch area
MIG: 14:02:14 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:22 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:22 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:22 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:23 : Running vlog_synth_rpr.xit
MIG: 14:02:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:02:23 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:23 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:23 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:23 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:23 : vivado_mode: xpg_bd
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 1
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 : isPortInterface: 0
MIG: 14:02:23 :  locked false  
MIG: 14:02:23 : HDL Language: Verilog
MIG: 14:02:23 : compInfo: false
MIG: 14:02:23 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:23 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:23 : I am in catch area
MIG: 14:02:23 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:32 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:32 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:32 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:32 : Running simulation.xit
MIG: 14:02:32 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:32 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:32 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:32 : vivado_mode: xpg_bd
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 1
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 : isPortInterface: 0
MIG: 14:02:32 :  locked false  
MIG: 14:02:32 : HDL Language: Verilog
MIG: 14:02:32 : compInfo: false
MIG: 14:02:32 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:32 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:32 : I am in catch area
MIG: 14:02:32 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:41 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:41 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:41 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:02:41 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:41 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:02:41 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:41 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:41 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:41 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:41 : vivado_mode: xpg_bd
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 1
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 : isPortInterface: 0
MIG: 14:02:41 :  locked false  
MIG: 14:02:41 : HDL Language: Verilog
MIG: 14:02:41 : compInfo: false
MIG: 14:02:41 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:41 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:41 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:41 : I am in catch area
MIG: 14:02:41 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:50 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:50 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:02:50 : Running implementation.xit
MIG: 14:02:50 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:02:50 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:02:50 : ################# RUNNING MIG BATCH ###################
MIG: 14:02:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:02:50 : synp_flow:  -- synthesis_mode: Other
MIG: 14:02:50 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:02:50 : vivado_mode: xpg_bd
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 1
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 : isPortInterface: 0
MIG: 14:02:50 :  locked false  
MIG: 14:02:50 : HDL Language: Verilog
MIG: 14:02:50 : compInfo: false
MIG: 14:02:50 : Vivado Options xc7a100t csg324 -1
MIG: 14:02:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:02:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:02:50 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:02:50 : I am in catch area
MIG: 14:02:50 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:02:59 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:02:59 : Component_Name: design_1_mig_7series_0_0
MIG: 14:02:59 : Moving design_1_mig_7series_0_0 ...
MIG: 14:02:59 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:02:59 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:32:52 : xml_input_file: board.prj
MIG: 15:32:52 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:32:52 : In updateAllModelParams
MIG: 15:32:52 : XGUI hdlLanguage: Verilog
MIG: 15:32:52 : xgui vivado_mode: xpg_bd
MIG: 15:32:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:32:52 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:32:52 : 
MIG: 15:32:52 : Inside fn mem: DDR2
MIG: 15:32:52 : QDRII+ Inside fn ui: 81000000
MIG: 15:32:52 : cntrl:  memtype: DDR2
MIG: 15:32:52 : 
MIG: 15:32:52 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 :  polarity_value: 1
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 : cntrl:  memtype: DDR2
MIG: 15:32:53 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:32:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:32:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: ECC ==> OFF
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:32:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:32:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:32:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:32:53 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:32:53 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:32:53 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:32:53 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:32:53 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:32:53 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:32:53 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:32:53 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:32:53 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:32:53 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:32:53 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:32:53 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:32:53 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:32:53 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:32:53 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:32:53 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:32:53 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:32:53 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:32:53 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:32:53 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:32:53 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:32:53 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:32:53 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:32:53 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:32:53 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:32:53 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:32:53 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:32:53 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:32:53 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:32:53 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:32:53 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:32:53 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:32:53 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:32:53 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:32:53 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:32:53 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:32:53 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:32:53 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:32:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:32:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:32:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:32:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:32:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:32:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:32:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:32:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:32:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:32:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:32:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:32:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:32:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:32:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:32:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:32:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:32:53 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:32:53 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:32:53 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:32:53 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:32:53 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:32:53 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:32:53 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:32:53 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:32:53 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:32:53 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:32:53 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:32:53 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:32:53 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:32:53 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:32:53 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:32:53 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:32:53 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:32:53 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:32:53 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:32:53 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:32:53 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:32:53 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:32:53 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:32:53 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:32:53 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:32:53 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:32:53 : 3
MIG: 15:32:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:32:53 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:32:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:32:53 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:32:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:32:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:32:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:32:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:32:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:32:53 : 
MIG: 15:32:53 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:32:53 : 
MIG: 15:32:53 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 : 
MIG: 15:32:53 : Same Interface
MIG: 15:32:53 : xml_input_file: board.prj
MIG: 15:32:53 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:00 : xml_input_file: board.prj
MIG: 15:33:00 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:00 : In updateAllModelParams
MIG: 15:33:00 : XGUI hdlLanguage: Verilog
MIG: 15:33:00 : xgui vivado_mode: xpg_bd
MIG: 15:33:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:33:00 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:33:01 : 
MIG: 15:33:01 : Inside fn mem: DDR2
MIG: 15:33:01 : QDRII+ Inside fn ui: 81000000
MIG: 15:33:01 : cntrl:  memtype: DDR2
MIG: 15:33:01 : 
MIG: 15:33:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 :  polarity_value: 1
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 : cntrl:  memtype: DDR2
MIG: 15:33:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:33:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:33:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: ECC ==> OFF
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:33:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:33:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:33:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:33:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:33:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:33:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:33:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:33:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:33:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:33:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:33:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:33:01 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:33:01 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:33:01 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:33:01 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:33:01 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:33:01 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:33:01 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:33:01 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:33:01 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:33:01 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:33:01 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:33:01 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:33:01 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:33:01 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:33:01 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:33:01 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:33:01 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:33:01 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:33:01 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:33:01 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:33:01 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:33:01 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:33:01 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:33:01 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:33:01 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:33:01 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:33:01 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:33:01 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:33:01 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:33:01 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:33:01 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:33:01 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:33:01 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:33:01 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:33:01 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:33:01 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:33:01 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:33:01 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:33:01 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:33:01 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:33:01 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:33:01 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:33:01 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:33:01 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:33:01 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:33:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:33:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:33:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:33:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:33:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:33:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:33:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:33:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:33:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:33:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:33:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:33:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:33:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:33:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:33:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:33:01 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:33:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:33:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:33:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:33:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:33:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:33:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:33:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:33:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:33:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:33:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:33:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:33:01 : 2
MIG: 15:33:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:33:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:33:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:33:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:33:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:33:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:33:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:33:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:33:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:33:01 : 
MIG: 15:33:01 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:33:01 : 
MIG: 15:33:01 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 : 
MIG: 15:33:01 : Same Interface
MIG: 15:33:02 : xml_input_file: board.prj
MIG: 15:33:02 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:05 : Running synthesis.xit
MIG: 15:33:05 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:33:05 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:05 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:33:05 : vivado_mode: xpg_bd
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 1
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 : isPortInterface: 0
MIG: 15:33:05 :  locked false  
MIG: 15:33:05 : HDL Language: Verilog
MIG: 15:33:05 : compInfo: false
MIG: 15:33:05 : Vivado Options xc7a100t csg324 -1
MIG: 15:33:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:33:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:33:05 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:33:05 : I am in catch area
MIG: 15:33:05 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:12 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:12 : Component_Name: design_1_mig_7series_0_0
MIG: 15:33:12 : Moving design_1_mig_7series_0_0 ...
MIG: 15:33:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:33:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:13 : Running vlog_synth_rpr.xit
MIG: 15:33:13 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:13 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:33:13 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:33:13 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:13 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:33:13 : vivado_mode: xpg_bd
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 1
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 : isPortInterface: 0
MIG: 15:33:13 :  locked false  
MIG: 15:33:13 : HDL Language: Verilog
MIG: 15:33:13 : compInfo: false
MIG: 15:33:13 : Vivado Options xc7a100t csg324 -1
MIG: 15:33:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:33:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:33:13 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:33:13 : I am in catch area
MIG: 15:33:13 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:20 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:20 : Component_Name: design_1_mig_7series_0_0
MIG: 15:33:20 : Moving design_1_mig_7series_0_0 ...
MIG: 15:33:21 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:33:21 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:21 : Running simulation.xit
MIG: 15:33:21 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:33:21 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:21 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:33:21 : vivado_mode: xpg_bd
MIG: 15:33:21 : isPortInterface: 0
MIG: 15:33:21 : isPortInterface: 0
MIG: 15:33:21 : isPortInterface: 0
MIG: 15:33:21 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 1
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 : isPortInterface: 0
MIG: 15:33:22 :  locked false  
MIG: 15:33:22 : HDL Language: Verilog
MIG: 15:33:22 : compInfo: false
MIG: 15:33:22 : Vivado Options xc7a100t csg324 -1
MIG: 15:33:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:33:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:33:22 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:33:22 : I am in catch area
MIG: 15:33:22 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:30 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:30 : Component_Name: design_1_mig_7series_0_0
MIG: 15:33:30 : Moving design_1_mig_7series_0_0 ...
MIG: 15:33:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:33:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:33:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:33:30 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:33:30 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:30 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:33:30 : vivado_mode: xpg_bd
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 1
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 : isPortInterface: 0
MIG: 15:33:30 :  locked false  
MIG: 15:33:30 : HDL Language: Verilog
MIG: 15:33:30 : compInfo: false
MIG: 15:33:30 : Vivado Options xc7a100t csg324 -1
MIG: 15:33:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:33:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:33:30 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:33:30 : I am in catch area
MIG: 15:33:30 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:39 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:39 : Component_Name: design_1_mig_7series_0_0
MIG: 15:33:39 : Moving design_1_mig_7series_0_0 ...
MIG: 15:33:39 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:33:39 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:33:39 : Running implementation.xit
MIG: 15:33:39 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:33:39 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:33:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:33:39 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:33:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:33:39 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:33:39 : vivado_mode: xpg_bd
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:39 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 1
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 : isPortInterface: 0
MIG: 15:33:40 :  locked false  
MIG: 15:33:40 : HDL Language: Verilog
MIG: 15:33:40 : compInfo: false
MIG: 15:33:40 : Vivado Options xc7a100t csg324 -1
MIG: 15:33:40 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:33:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:33:40 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:33:40 : I am in catch area
MIG: 15:33:40 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:33:47 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:33:47 : Component_Name: design_1_mig_7series_0_0
MIG: 15:33:47 : Moving design_1_mig_7series_0_0 ...
MIG: 15:33:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:33:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:41 : xml_input_file: board.prj
MIG: 15:46:41 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:41 : In updateAllModelParams
MIG: 15:46:41 : XGUI hdlLanguage: Verilog
MIG: 15:46:41 : xgui vivado_mode: xpg_bd
MIG: 15:46:41 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:46:41 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:46:41 : 
MIG: 15:46:41 : Inside fn mem: DDR2
MIG: 15:46:41 : QDRII+ Inside fn ui: 81000000
MIG: 15:46:41 : cntrl:  memtype: DDR2
MIG: 15:46:41 : 
MIG: 15:46:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 :  polarity_value: 1
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 : cntrl:  memtype: DDR2
MIG: 15:46:41 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:46:41 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:46:41 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: ECC ==> OFF
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:46:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:46:41 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:46:41 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:46:41 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:46:41 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:46:41 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:46:41 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:46:41 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:46:41 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:46:41 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:46:41 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:46:41 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:46:41 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:46:41 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:46:41 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:46:41 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:46:41 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:46:41 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:46:41 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:46:41 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:46:41 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:46:41 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:46:41 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:46:41 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:46:41 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:46:41 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:46:41 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:46:41 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:46:41 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:46:41 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:46:41 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:46:41 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:46:41 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:46:41 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:46:41 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:46:41 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:46:41 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:46:41 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:46:41 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:46:41 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:46:41 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:46:41 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:46:41 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:46:41 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:46:41 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:46:41 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:46:41 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:46:41 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:46:41 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:46:41 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:46:41 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:46:41 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:46:41 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:46:41 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:46:41 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:46:41 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:46:41 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:46:41 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:46:41 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:46:41 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:46:41 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:46:41 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:46:41 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:46:41 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:46:41 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:46:41 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:46:41 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:46:41 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:46:41 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:46:41 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:46:41 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:46:41 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:46:41 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:46:41 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:46:41 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:46:41 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:46:41 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:46:41 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:46:41 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:46:41 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:46:41 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:46:41 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:46:41 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:46:41 : 3
MIG: 15:46:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:46:41 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:46:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:46:41 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:46:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:46:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:46:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:46:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:46:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:46:41 : 
MIG: 15:46:41 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:46:41 : 
MIG: 15:46:41 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 : 
MIG: 15:46:41 : Same Interface
MIG: 15:46:42 : xml_input_file: board.prj
MIG: 15:46:42 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:49 : xml_input_file: board.prj
MIG: 15:46:49 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:49 : In updateAllModelParams
MIG: 15:46:49 : XGUI hdlLanguage: Verilog
MIG: 15:46:49 : xgui vivado_mode: xpg_bd
MIG: 15:46:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:46:49 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:46:50 : 
MIG: 15:46:50 : Inside fn mem: DDR2
MIG: 15:46:50 : QDRII+ Inside fn ui: 81000000
MIG: 15:46:50 : cntrl:  memtype: DDR2
MIG: 15:46:50 : 
MIG: 15:46:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 :  polarity_value: 1
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 : cntrl:  memtype: DDR2
MIG: 15:46:50 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:46:50 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:46:50 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: ECC ==> OFF
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:46:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:46:50 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:46:50 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:46:50 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:46:50 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:46:50 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:46:50 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:46:50 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:46:50 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:46:50 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:46:50 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:46:50 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:46:50 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:46:50 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:46:50 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:46:50 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:46:50 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:46:50 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:46:50 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:46:50 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:46:50 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:46:50 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:46:50 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:46:50 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:46:50 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:46:50 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:46:50 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:46:50 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:46:50 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:46:50 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:46:50 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:46:50 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:46:50 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:46:50 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:46:50 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:46:50 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:46:50 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:46:50 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:46:50 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:46:50 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:46:50 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:46:50 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:46:50 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:46:50 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:46:50 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:46:50 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:46:50 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:46:50 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:46:50 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:46:50 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:46:50 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:46:50 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:46:50 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:46:50 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:46:50 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:46:50 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:46:50 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:46:50 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:46:50 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:46:50 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:46:50 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:46:50 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:46:50 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:46:50 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:46:50 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:46:50 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:46:50 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:46:50 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:46:50 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:46:50 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:46:50 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:46:50 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:46:50 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:46:50 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:46:50 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:46:50 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:46:50 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:46:50 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:46:50 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:46:50 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:46:50 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:46:50 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:46:50 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:46:50 : 2
MIG: 15:46:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:46:50 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:46:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:46:50 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:46:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:46:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:46:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:46:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:46:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:46:50 : 
MIG: 15:46:50 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:46:50 : 
MIG: 15:46:50 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 : 
MIG: 15:46:50 : Same Interface
MIG: 15:46:50 : xml_input_file: board.prj
MIG: 15:46:50 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:54 : Running synthesis.xit
MIG: 15:46:54 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:54 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:46:54 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:54 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:46:54 : vivado_mode: xpg_bd
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 1
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 : isPortInterface: 0
MIG: 15:46:54 :  locked false  
MIG: 15:46:54 : HDL Language: Verilog
MIG: 15:46:54 : compInfo: false
MIG: 15:46:54 : Vivado Options xc7a100t csg324 -1
MIG: 15:46:54 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:46:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:54 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:54 : I am in catch area
MIG: 15:46:54 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:47:01 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:01 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:01 : Running vlog_synth_rpr.xit
MIG: 15:47:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:47:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:01 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:01 : vivado_mode: xpg_bd
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:01 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 1
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 : isPortInterface: 0
MIG: 15:47:02 :  locked false  
MIG: 15:47:02 : HDL Language: Verilog
MIG: 15:47:02 : compInfo: false
MIG: 15:47:02 : Vivado Options xc7a100t csg324 -1
MIG: 15:47:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:47:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:02 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:02 : I am in catch area
MIG: 15:47:02 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:09 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:47:09 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:09 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:09 : Running simulation.xit
MIG: 15:47:09 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:09 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:09 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:09 : vivado_mode: xpg_bd
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 1
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 : isPortInterface: 0
MIG: 15:47:09 :  locked false  
MIG: 15:47:09 : HDL Language: Verilog
MIG: 15:47:09 : compInfo: false
MIG: 15:47:09 : Vivado Options xc7a100t csg324 -1
MIG: 15:47:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:47:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:09 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:09 : I am in catch area
MIG: 15:47:09 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:17 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:47:17 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:17 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:17 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:17 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:17 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:47:17 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:47:17 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:17 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:17 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:17 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:17 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:17 : vivado_mode: xpg_bd
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 1
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 : isPortInterface: 0
MIG: 15:47:17 :  locked false  
MIG: 15:47:17 : HDL Language: Verilog
MIG: 15:47:17 : compInfo: false
MIG: 15:47:17 : Vivado Options xc7a100t csg324 -1
MIG: 15:47:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:47:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:17 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:17 : I am in catch area
MIG: 15:47:17 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:24 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:47:24 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:24 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:47:24 : Running implementation.xit
MIG: 15:47:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:47:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:47:24 : ################# RUNNING MIG BATCH ###################
MIG: 15:47:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:47:24 : synp_flow:  -- synthesis_mode: Other
MIG: 15:47:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:47:24 : vivado_mode: xpg_bd
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:24 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 1
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 : isPortInterface: 0
MIG: 15:47:25 :  locked false  
MIG: 15:47:25 : HDL Language: Verilog
MIG: 15:47:25 : compInfo: false
MIG: 15:47:25 : Vivado Options xc7a100t csg324 -1
MIG: 15:47:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:47:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:47:25 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:47:25 : I am in catch area
MIG: 15:47:25 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:47:32 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:47:32 : Component_Name: design_1_mig_7series_0_0
MIG: 15:47:32 : Moving design_1_mig_7series_0_0 ...
MIG: 15:47:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:47:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:10 : xml_input_file: board.prj
MIG: 16:34:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:10 : In updateAllModelParams
MIG: 16:34:10 : XGUI hdlLanguage: Verilog
MIG: 16:34:10 : xgui vivado_mode: xpg_bd
MIG: 16:34:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:34:10 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:34:11 : 
MIG: 16:34:11 : Inside fn mem: DDR2
MIG: 16:34:11 : QDRII+ Inside fn ui: 81000000
MIG: 16:34:11 : cntrl:  memtype: DDR2
MIG: 16:34:11 : 
MIG: 16:34:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 :  polarity_value: 1
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 : cntrl:  memtype: DDR2
MIG: 16:34:11 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:34:11 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:34:11 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: ECC ==> OFF
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:34:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:34:11 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:34:11 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:34:11 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:34:11 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:34:11 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:34:11 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:34:11 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:34:11 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:34:11 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:34:11 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:34:11 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:34:11 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:34:11 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:34:11 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:34:11 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:34:11 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:34:11 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:34:11 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:34:11 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:34:11 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:34:11 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:34:11 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:34:11 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:34:11 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:34:11 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:34:11 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:34:11 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:34:11 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:34:11 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:34:11 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:34:11 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:34:11 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:34:11 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:34:11 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:34:11 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:34:11 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:34:11 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:34:11 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:34:11 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:34:11 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:34:11 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:34:11 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:34:11 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:34:11 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:34:11 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:34:11 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:34:11 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:34:11 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:34:11 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:34:11 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:34:11 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:34:11 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:34:11 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:34:11 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:34:11 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:34:11 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:34:11 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:34:11 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:34:11 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:34:11 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:34:11 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:34:11 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:34:11 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:34:11 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:34:11 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:34:11 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:34:11 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:34:11 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:34:11 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:34:11 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:34:11 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:34:11 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:34:11 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:34:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:34:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:34:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:34:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:34:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:34:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:34:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:34:11 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:34:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:34:11 : 3
MIG: 16:34:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:34:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:34:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:34:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:34:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:34:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:34:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:34:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:34:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:34:11 : 
MIG: 16:34:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:34:11 : 
MIG: 16:34:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 : 
MIG: 16:34:11 : Same Interface
MIG: 16:34:12 : xml_input_file: board.prj
MIG: 16:34:12 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:19 : xml_input_file: board.prj
MIG: 16:34:19 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:19 : In updateAllModelParams
MIG: 16:34:19 : XGUI hdlLanguage: Verilog
MIG: 16:34:19 : xgui vivado_mode: xpg_bd
MIG: 16:34:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:34:19 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:34:20 : 
MIG: 16:34:20 : Inside fn mem: DDR2
MIG: 16:34:20 : QDRII+ Inside fn ui: 81000000
MIG: 16:34:20 : cntrl:  memtype: DDR2
MIG: 16:34:20 : 
MIG: 16:34:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 :  polarity_value: 1
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 : cntrl:  memtype: DDR2
MIG: 16:34:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:34:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:34:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: ECC ==> OFF
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:34:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:34:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:34:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:34:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:34:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:34:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:34:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:34:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:34:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:34:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:34:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:34:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:34:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:34:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:34:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:34:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:34:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:34:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:34:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:34:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:34:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:34:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:34:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:34:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:34:20 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:34:20 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:34:20 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:34:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:34:20 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:34:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:34:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:34:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:34:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:34:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:34:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:34:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:34:20 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:34:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:34:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:34:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:34:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:34:20 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:34:20 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:34:20 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:34:20 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:34:20 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:34:20 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:34:20 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:34:20 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:34:20 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:34:20 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:34:20 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:34:20 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:34:20 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:34:20 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:34:20 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:34:20 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:34:20 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:34:20 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:34:20 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:34:20 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:34:20 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:34:20 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:34:20 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:34:20 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:34:20 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:34:20 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:34:20 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:34:20 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:34:20 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:34:20 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:34:20 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:34:20 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:34:20 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:34:20 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:34:20 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:34:20 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:34:20 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:34:20 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:34:20 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:34:20 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:34:20 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:34:20 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:34:20 : 2
MIG: 16:34:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:34:20 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:34:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:34:20 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:34:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:34:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:34:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:34:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:34:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:34:20 : 
MIG: 16:34:20 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:34:20 : 
MIG: 16:34:20 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 : 
MIG: 16:34:20 : Same Interface
MIG: 16:34:20 : xml_input_file: board.prj
MIG: 16:34:20 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:24 : Running synthesis.xit
MIG: 16:34:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:34:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:34:24 : vivado_mode: xpg_bd
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 1
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 : isPortInterface: 0
MIG: 16:34:24 :  locked false  
MIG: 16:34:24 : HDL Language: Verilog
MIG: 16:34:24 : compInfo: false
MIG: 16:34:24 : Vivado Options xc7a100t csg324 -1
MIG: 16:34:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:34:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:34:24 : I am in catch area
MIG: 16:34:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:31 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:31 : Component_Name: design_1_mig_7series_0_0
MIG: 16:34:31 : Moving design_1_mig_7series_0_0 ...
MIG: 16:34:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:34:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:31 : Running vlog_synth_rpr.xit
MIG: 16:34:31 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:34:31 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:34:31 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:34:31 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:31 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:34:31 : vivado_mode: xpg_bd
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 1
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 : isPortInterface: 0
MIG: 16:34:31 :  locked false  
MIG: 16:34:31 : HDL Language: Verilog
MIG: 16:34:31 : compInfo: false
MIG: 16:34:31 : Vivado Options xc7a100t csg324 -1
MIG: 16:34:31 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:34:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:31 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:34:31 : I am in catch area
MIG: 16:34:31 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:38 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:38 : Component_Name: design_1_mig_7series_0_0
MIG: 16:34:38 : Moving design_1_mig_7series_0_0 ...
MIG: 16:34:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:34:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:38 : Running simulation.xit
MIG: 16:34:38 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:34:38 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:38 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:34:38 : vivado_mode: xpg_bd
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 1
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 : isPortInterface: 0
MIG: 16:34:38 :  locked false  
MIG: 16:34:38 : HDL Language: Verilog
MIG: 16:34:38 : compInfo: false
MIG: 16:34:38 : Vivado Options xc7a100t csg324 -1
MIG: 16:34:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:34:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:38 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:34:38 : I am in catch area
MIG: 16:34:38 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:45 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:45 : Component_Name: design_1_mig_7series_0_0
MIG: 16:34:45 : Moving design_1_mig_7series_0_0 ...
MIG: 16:34:45 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:34:45 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:34:46 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:34:46 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:34:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:34:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:46 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:34:46 : vivado_mode: xpg_bd
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 1
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 : isPortInterface: 0
MIG: 16:34:46 :  locked false  
MIG: 16:34:46 : HDL Language: Verilog
MIG: 16:34:46 : compInfo: false
MIG: 16:34:46 : Vivado Options xc7a100t csg324 -1
MIG: 16:34:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:34:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:46 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:34:46 : I am in catch area
MIG: 16:34:46 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:34:53 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:34:53 : Component_Name: design_1_mig_7series_0_0
MIG: 16:34:53 : Moving design_1_mig_7series_0_0 ...
MIG: 16:34:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:34:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:34:53 : Running implementation.xit
MIG: 16:34:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:34:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:34:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:34:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:34:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:34:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:34:53 : vivado_mode: xpg_bd
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 1
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 : isPortInterface: 0
MIG: 16:34:53 :  locked false  
MIG: 16:34:53 : HDL Language: Verilog
MIG: 16:34:53 : compInfo: false
MIG: 16:34:53 : Vivado Options xc7a100t csg324 -1
MIG: 16:34:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:34:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:34:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:34:53 : I am in catch area
MIG: 16:34:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:35:00 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:35:00 : Component_Name: design_1_mig_7series_0_0
MIG: 16:35:00 : Moving design_1_mig_7series_0_0 ...
MIG: 16:35:00 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:35:00 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:21 : xml_input_file: board.prj
MIG: 17:33:21 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:21 : In updateAllModelParams
MIG: 17:33:21 : XGUI hdlLanguage: Verilog
MIG: 17:33:21 : xgui vivado_mode: xpg_bd
MIG: 17:33:21 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:33:21 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:33:22 : 
MIG: 17:33:22 : Inside fn mem: DDR2
MIG: 17:33:22 : QDRII+ Inside fn ui: 81000000
MIG: 17:33:22 : cntrl:  memtype: DDR2
MIG: 17:33:22 : 
MIG: 17:33:22 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 :  polarity_value: 1
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 : cntrl:  memtype: DDR2
MIG: 17:33:22 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:33:22 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:33:22 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: ECC ==> OFF
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:33:22 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:33:22 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:33:22 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:33:22 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:33:22 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:33:22 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:33:22 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:33:22 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:33:22 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:33:22 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:33:22 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:33:22 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:33:22 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:33:22 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:33:22 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:33:22 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:33:22 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:33:22 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:33:22 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:33:22 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:33:22 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:33:22 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:33:22 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:33:22 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:33:22 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:33:22 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:33:22 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:33:22 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:33:22 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:33:22 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:33:22 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:33:22 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:33:22 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:33:22 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:33:22 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:33:22 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:33:22 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:33:22 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:33:22 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:33:22 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:33:22 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:33:22 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:33:22 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:33:22 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:33:22 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:33:22 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:33:22 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:33:22 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:33:22 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:33:22 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:33:22 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:33:22 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:33:22 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:33:22 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:33:22 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:33:22 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:33:22 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:33:22 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:33:22 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:33:22 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:33:22 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:33:22 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:33:22 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:33:22 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:33:22 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:33:22 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:33:22 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:33:22 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:33:22 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:33:22 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:33:22 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:33:22 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:33:22 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:33:22 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:33:22 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:33:22 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:33:22 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:33:22 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:33:22 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:33:22 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:33:22 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:33:22 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:33:22 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:33:22 : 3
MIG: 17:33:22 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:33:22 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:33:22 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:33:22 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:33:22 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:33:22 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:33:22 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:33:22 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:33:22 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:33:22 : 
MIG: 17:33:22 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:33:22 : 
MIG: 17:33:22 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 : 
MIG: 17:33:22 : Same Interface
MIG: 17:33:22 : xml_input_file: board.prj
MIG: 17:33:22 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:30 : xml_input_file: board.prj
MIG: 17:33:30 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:30 : In updateAllModelParams
MIG: 17:33:30 : XGUI hdlLanguage: Verilog
MIG: 17:33:30 : xgui vivado_mode: xpg_bd
MIG: 17:33:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:33:30 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:33:31 : 
MIG: 17:33:31 : Inside fn mem: DDR2
MIG: 17:33:31 : QDRII+ Inside fn ui: 81000000
MIG: 17:33:31 : cntrl:  memtype: DDR2
MIG: 17:33:31 : 
MIG: 17:33:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 :  polarity_value: 1
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 : cntrl:  memtype: DDR2
MIG: 17:33:31 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:33:31 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:33:31 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: ECC ==> OFF
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:33:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:33:31 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:33:31 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:33:31 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:33:31 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:33:31 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:33:31 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:33:31 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:33:31 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:33:31 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:33:31 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:33:31 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:33:31 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:33:31 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:33:31 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:33:31 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:33:31 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:33:31 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:33:31 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:33:31 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:33:31 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:33:31 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:33:31 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:33:31 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:33:31 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:33:31 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:33:31 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:33:31 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:33:31 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:33:31 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:33:31 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:33:31 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:33:31 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:33:31 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:33:31 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:33:31 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:33:31 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:33:31 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:33:31 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:33:31 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:33:31 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:33:31 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:33:31 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:33:31 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:33:31 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:33:31 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:33:31 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:33:31 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:33:31 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:33:31 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:33:31 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:33:31 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:33:31 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:33:31 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:33:31 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:33:31 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:33:31 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:33:31 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:33:31 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:33:31 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:33:31 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:33:31 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:33:31 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:33:31 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:33:31 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:33:31 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:33:31 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:33:31 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:33:31 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:33:31 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:33:31 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:33:31 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:33:31 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:33:31 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:33:31 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:33:31 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:33:31 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:33:31 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:33:31 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:33:31 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:33:31 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:33:31 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:33:31 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:33:31 : 2
MIG: 17:33:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:33:31 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:33:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:33:31 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:33:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:33:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:33:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:33:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:33:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:33:31 : 
MIG: 17:33:31 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:33:31 : 
MIG: 17:33:31 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 : 
MIG: 17:33:31 : Same Interface
MIG: 17:33:32 : xml_input_file: board.prj
MIG: 17:33:32 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:35 : Running synthesis.xit
MIG: 17:33:35 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:35 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:35 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:35 : vivado_mode: xpg_bd
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:35 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 1
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 : isPortInterface: 0
MIG: 17:33:36 :  locked false  
MIG: 17:33:36 : HDL Language: Verilog
MIG: 17:33:36 : compInfo: false
MIG: 17:33:36 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:36 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:36 : I am in catch area
MIG: 17:33:36 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:43 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:43 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:43 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:43 : Running vlog_synth_rpr.xit
MIG: 17:33:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:33:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:33:43 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:43 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:43 : vivado_mode: xpg_bd
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 1
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 : isPortInterface: 0
MIG: 17:33:43 :  locked false  
MIG: 17:33:43 : HDL Language: Verilog
MIG: 17:33:43 : compInfo: false
MIG: 17:33:43 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:43 : I am in catch area
MIG: 17:33:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:50 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:50 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:50 : Running simulation.xit
MIG: 17:33:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:50 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:50 : vivado_mode: xpg_bd
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 1
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 : isPortInterface: 0
MIG: 17:33:50 :  locked false  
MIG: 17:33:50 : HDL Language: Verilog
MIG: 17:33:50 : compInfo: false
MIG: 17:33:50 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:50 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:50 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:50 : I am in catch area
MIG: 17:33:50 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:33:57 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:33:57 : Component_Name: design_1_mig_7series_0_0
MIG: 17:33:57 : Moving design_1_mig_7series_0_0 ...
MIG: 17:33:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:33:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:33:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:33:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:33:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:33:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:33:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:33:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:33:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:33:58 : vivado_mode: xpg_bd
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 1
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 : isPortInterface: 0
MIG: 17:33:58 :  locked false  
MIG: 17:33:58 : HDL Language: Verilog
MIG: 17:33:58 : compInfo: false
MIG: 17:33:58 : Vivado Options xc7a100t csg324 -1
MIG: 17:33:58 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:33:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:33:58 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:33:58 : I am in catch area
MIG: 17:33:58 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:05 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:34:05 : Component_Name: design_1_mig_7series_0_0
MIG: 17:34:05 : Moving design_1_mig_7series_0_0 ...
MIG: 17:34:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:34:05 : Running implementation.xit
MIG: 17:34:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:34:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:34:05 : ################# RUNNING MIG BATCH ###################
MIG: 17:34:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:34:05 : synp_flow:  -- synthesis_mode: Other
MIG: 17:34:05 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:34:05 : vivado_mode: xpg_bd
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 1
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 : isPortInterface: 0
MIG: 17:34:05 :  locked false  
MIG: 17:34:05 : HDL Language: Verilog
MIG: 17:34:05 : compInfo: false
MIG: 17:34:05 : Vivado Options xc7a100t csg324 -1
MIG: 17:34:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:34:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:34:05 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:34:05 : I am in catch area
MIG: 17:34:05 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:34:12 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:34:12 : Component_Name: design_1_mig_7series_0_0
MIG: 17:34:12 : Moving design_1_mig_7series_0_0 ...
MIG: 17:34:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:34:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 13:27:59 : xml_input_file: board.prj
MIG: 13:27:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:27:59 : xml_input_file: board.prj
MIG: 13:27:59 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:28:01 : xml_input_file: board.prj
MIG: 13:28:01 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:28:01 : In updateAllModelParams
MIG: 13:28:01 : XGUI hdlLanguage: Verilog
MIG: 13:28:01 : xgui vivado_mode: xpg_bd
MIG: 13:28:01 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:28:01 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:28:02 : 
MIG: 13:28:02 : Inside fn mem: DDR2
MIG: 13:28:02 : QDRII+ Inside fn ui: 81000000
MIG: 13:28:02 : cntrl:  memtype: DDR2
MIG: 13:28:02 : 
MIG: 13:28:02 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 :  polarity_value: 1
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 : cntrl:  memtype: DDR2
MIG: 13:28:02 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:28:02 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:28:02 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: ECC ==> OFF
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:28:02 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:28:02 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:28:02 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:28:02 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:28:02 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:28:02 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:28:02 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:28:02 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:28:02 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:28:02 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:28:02 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:28:02 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:28:02 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:28:02 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:28:02 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:28:02 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:28:02 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:28:02 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:28:02 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:28:02 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:28:02 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:28:02 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:28:02 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:28:02 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:28:02 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:28:02 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:28:02 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:28:02 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:28:02 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:28:02 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:28:02 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:28:02 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:28:02 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:28:02 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:28:02 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:28:02 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:28:02 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:28:02 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:28:02 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:28:02 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:28:02 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:28:02 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:28:02 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:28:02 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:28:02 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:28:02 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:28:02 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:28:02 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:28:02 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:28:02 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:28:02 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:28:02 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:28:02 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:28:02 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:28:02 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:28:02 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:28:02 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:28:02 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:28:02 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:28:02 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:28:02 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:28:02 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:28:02 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:28:02 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:28:02 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:28:02 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:28:02 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:28:02 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:28:02 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:28:02 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:28:02 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:28:02 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:28:02 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:28:02 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:28:02 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:28:02 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:28:02 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:28:02 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:28:02 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:28:02 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:28:02 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:28:02 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:28:02 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:28:02 : 3
MIG: 13:28:02 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:28:02 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:28:02 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:28:02 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:28:02 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:28:02 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:28:02 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:28:02 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:28:02 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:28:02 : 
MIG: 13:28:02 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:28:02 : 
MIG: 13:28:02 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 : 
MIG: 13:28:02 : Same Interface
MIG: 13:28:03 : xml_input_file: board.prj
MIG: 13:28:03 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:28:10 : xml_input_file: board.prj
MIG: 13:28:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 13:28:10 : In updateAllModelParams
MIG: 13:28:10 : XGUI hdlLanguage: Verilog
MIG: 13:28:10 : xgui vivado_mode: xpg_bd
MIG: 13:28:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 13:28:10 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 13:28:11 : 
MIG: 13:28:11 : Inside fn mem: DDR2
MIG: 13:28:11 : QDRII+ Inside fn ui: 81000000
MIG: 13:28:11 : cntrl:  memtype: DDR2
MIG: 13:28:11 : 
MIG: 13:28:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 :  polarity_value: 1
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 : cntrl:  memtype: DDR2
MIG: 13:28:11 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 13:28:11 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 13:28:11 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: ECC ==> OFF
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 13:28:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 13:28:11 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 13:28:11 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 13:28:11 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 13:28:11 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 13:28:11 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 13:28:11 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 13:28:11 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 13:28:11 :  Invalid Param: DDR2_AL ==> "0"
MIG: 13:28:11 :  Invalid Param: DDR2_nAL ==> 0
MIG: 13:28:11 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 13:28:11 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 13:28:11 :  Invalid Param: DDR2_CL ==> 5
MIG: 13:28:11 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 13:28:11 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 13:28:11 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 13:28:11 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 13:28:11 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 13:28:11 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 13:28:11 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 13:28:11 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 13:28:11 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 13:28:11 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 13:28:11 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 13:28:11 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 13:28:11 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 13:28:11 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 13:28:11 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 13:28:11 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 13:28:11 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 13:28:11 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 13:28:11 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 13:28:11 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 13:28:11 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 13:28:11 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 13:28:11 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 13:28:11 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 13:28:11 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 13:28:11 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 13:28:11 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 13:28:11 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 13:28:11 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 13:28:11 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 13:28:11 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 13:28:11 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 13:28:11 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 13:28:11 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 13:28:11 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 13:28:11 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 13:28:11 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 13:28:11 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 13:28:11 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 13:28:11 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 13:28:11 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 13:28:11 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 13:28:11 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 13:28:11 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 13:28:11 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 13:28:11 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 13:28:11 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 13:28:11 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 13:28:11 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 13:28:11 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 13:28:11 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 13:28:11 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 13:28:11 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 13:28:11 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 13:28:11 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 13:28:11 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 13:28:11 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 13:28:11 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 13:28:11 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 13:28:11 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 13:28:11 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 13:28:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 13:28:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 13:28:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 13:28:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 13:28:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 13:28:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 13:28:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 13:28:11 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 13:28:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 13:28:11 : 2
MIG: 13:28:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 13:28:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 13:28:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 13:28:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 13:28:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 13:28:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 13:28:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 13:28:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 13:28:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 13:28:11 : 
MIG: 13:28:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 13:28:11 : 
MIG: 13:28:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 : 
MIG: 13:28:11 : Same Interface
MIG: 13:28:11 : xml_input_file: board.prj
MIG: 13:28:11 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:09 : xml_input_file: board.prj
MIG: 14:45:09 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:09 : In updateAllModelParams
MIG: 14:45:09 : XGUI hdlLanguage: Verilog
MIG: 14:45:09 : xgui vivado_mode: xpg_bd
MIG: 14:45:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:45:09 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:45:10 : 
MIG: 14:45:10 : Inside fn mem: DDR2
MIG: 14:45:10 : QDRII+ Inside fn ui: 81000000
MIG: 14:45:10 : cntrl:  memtype: DDR2
MIG: 14:45:10 : 
MIG: 14:45:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 :  polarity_value: 1
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 : cntrl:  memtype: DDR2
MIG: 14:45:10 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:45:10 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:45:10 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: ECC ==> OFF
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:45:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:45:10 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:45:10 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:45:10 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:45:10 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:45:10 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:45:10 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:45:10 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:45:10 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:45:10 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:45:10 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:45:10 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:45:10 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:45:10 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:45:10 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:45:10 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:45:10 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:45:10 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:45:10 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:45:10 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:45:10 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:45:10 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:45:10 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:45:10 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:45:10 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:45:10 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:45:10 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:45:10 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:45:10 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:45:10 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:45:10 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:45:10 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:45:10 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:45:10 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:45:10 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:45:10 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:45:10 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:45:10 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:45:10 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:45:10 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:45:10 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:45:10 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:45:10 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:45:10 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:45:10 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:45:10 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:45:10 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:45:10 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:45:10 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:45:10 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:45:10 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:45:10 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:45:10 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:45:10 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:45:10 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:45:10 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:45:10 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:45:10 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:45:10 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:45:10 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:45:10 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:45:10 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:45:10 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:45:10 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:45:10 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:45:10 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:45:10 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:45:10 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:45:10 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:45:10 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:45:10 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:45:10 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:45:10 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:45:10 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:45:10 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:45:10 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:45:10 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:45:10 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:45:10 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:45:10 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:45:10 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:45:10 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:45:10 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:45:10 : 3
MIG: 14:45:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:45:10 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:45:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:45:10 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:45:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:45:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:45:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:45:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:45:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:45:10 : 
MIG: 14:45:10 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:45:10 : 
MIG: 14:45:10 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 : 
MIG: 14:45:10 : Same Interface
MIG: 14:45:10 : xml_input_file: board.prj
MIG: 14:45:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:19 : xml_input_file: board.prj
MIG: 14:45:19 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:19 : In updateAllModelParams
MIG: 14:45:19 : XGUI hdlLanguage: Verilog
MIG: 14:45:19 : xgui vivado_mode: xpg_bd
MIG: 14:45:19 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:45:19 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:45:20 : 
MIG: 14:45:20 : Inside fn mem: DDR2
MIG: 14:45:20 : QDRII+ Inside fn ui: 81000000
MIG: 14:45:20 : cntrl:  memtype: DDR2
MIG: 14:45:20 : 
MIG: 14:45:20 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 :  polarity_value: 1
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 : cntrl:  memtype: DDR2
MIG: 14:45:20 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:45:20 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:45:20 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: ECC ==> OFF
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:45:20 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:45:20 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:45:20 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:45:20 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:45:20 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:45:20 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:45:20 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:45:20 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:45:20 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:45:20 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:45:20 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:45:20 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:45:20 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:45:20 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:45:20 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:45:20 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:45:20 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:45:20 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:45:20 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:45:20 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:45:20 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:45:20 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:45:20 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:45:20 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:45:20 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:45:20 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:45:20 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:45:20 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:45:20 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:45:20 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:45:20 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:45:20 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:45:20 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:45:20 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:45:20 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:45:20 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:45:20 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:45:20 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:45:20 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:45:20 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:45:20 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:45:20 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:45:20 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:45:20 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:45:20 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:45:20 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:45:20 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:45:20 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:45:20 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:45:20 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:45:20 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:45:20 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:45:20 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:45:20 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:45:20 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:45:20 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:45:20 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:45:20 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:45:20 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:45:20 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:45:20 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:45:20 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:45:20 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:45:20 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:45:20 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:45:20 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:45:20 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:45:20 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:45:20 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:45:20 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:45:20 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:45:20 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:45:20 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:45:20 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:45:20 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:45:20 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:45:20 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:45:20 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:45:20 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:45:20 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:45:20 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:45:20 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:45:20 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:45:20 : 2
MIG: 14:45:20 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:45:20 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:45:20 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:45:20 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:45:20 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:45:20 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:45:20 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:45:20 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:45:20 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:45:20 : 
MIG: 14:45:20 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:45:20 : 
MIG: 14:45:20 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 : 
MIG: 14:45:20 : Same Interface
MIG: 14:45:20 : xml_input_file: board.prj
MIG: 14:45:20 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:24 : Running synthesis.xit
MIG: 14:45:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:45:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:45:24 : vivado_mode: xpg_bd
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 1
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 : isPortInterface: 0
MIG: 14:45:24 :  locked false  
MIG: 14:45:24 : HDL Language: Verilog
MIG: 14:45:24 : compInfo: false
MIG: 14:45:24 : Vivado Options xc7a100t csg324 -1
MIG: 14:45:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:45:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:45:24 : I am in catch area
MIG: 14:45:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:36 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:36 : Component_Name: design_1_mig_7series_0_0
MIG: 14:45:36 : Moving design_1_mig_7series_0_0 ...
MIG: 14:45:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:45:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:36 : Running vlog_synth_rpr.xit
MIG: 14:45:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:45:36 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:45:36 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:45:36 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:36 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:45:36 : vivado_mode: xpg_bd
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 1
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 : isPortInterface: 0
MIG: 14:45:36 :  locked false  
MIG: 14:45:36 : HDL Language: Verilog
MIG: 14:45:36 : compInfo: false
MIG: 14:45:36 : Vivado Options xc7a100t csg324 -1
MIG: 14:45:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:45:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:36 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:45:36 : I am in catch area
MIG: 14:45:36 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:44 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:44 : Component_Name: design_1_mig_7series_0_0
MIG: 14:45:44 : Moving design_1_mig_7series_0_0 ...
MIG: 14:45:44 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:45:44 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:44 : Running simulation.xit
MIG: 14:45:44 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:44 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:45:44 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:44 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:45:44 : vivado_mode: xpg_bd
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:44 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 1
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 : isPortInterface: 0
MIG: 14:45:45 :  locked false  
MIG: 14:45:45 : HDL Language: Verilog
MIG: 14:45:45 : compInfo: false
MIG: 14:45:45 : Vivado Options xc7a100t csg324 -1
MIG: 14:45:45 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:45:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:45 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:45:45 : I am in catch area
MIG: 14:45:45 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:45:53 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:45:53 : Component_Name: design_1_mig_7series_0_0
MIG: 14:45:53 : Moving design_1_mig_7series_0_0 ...
MIG: 14:45:53 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:45:53 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:45:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:45:53 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:45:53 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:45:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:45:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:45:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:45:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:45:53 : vivado_mode: xpg_bd
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 1
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 : isPortInterface: 0
MIG: 14:45:53 :  locked false  
MIG: 14:45:53 : HDL Language: Verilog
MIG: 14:45:53 : compInfo: false
MIG: 14:45:53 : Vivado Options xc7a100t csg324 -1
MIG: 14:45:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:45:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:45:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:45:53 : I am in catch area
MIG: 14:45:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:46:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:46:01 : Component_Name: design_1_mig_7series_0_0
MIG: 14:46:01 : Moving design_1_mig_7series_0_0 ...
MIG: 14:46:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:46:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:46:01 : Running implementation.xit
MIG: 14:46:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:46:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:46:01 : ################# RUNNING MIG BATCH ###################
MIG: 14:46:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:46:01 : synp_flow:  -- synthesis_mode: Other
MIG: 14:46:01 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:46:01 : vivado_mode: xpg_bd
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 1
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 : isPortInterface: 0
MIG: 14:46:01 :  locked false  
MIG: 14:46:01 : HDL Language: Verilog
MIG: 14:46:01 : compInfo: false
MIG: 14:46:01 : Vivado Options xc7a100t csg324 -1
MIG: 14:46:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:46:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:46:01 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:46:01 : I am in catch area
MIG: 14:46:01 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:46:09 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:46:09 : Component_Name: design_1_mig_7series_0_0
MIG: 14:46:09 : Moving design_1_mig_7series_0_0 ...
MIG: 14:46:09 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:46:09 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:45:38 : xml_input_file: board.prj
MIG: 15:45:38 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:45:38 : In updateAllModelParams
MIG: 15:45:38 : XGUI hdlLanguage: Verilog
MIG: 15:45:38 : xgui vivado_mode: xpg_bd
MIG: 15:45:38 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:45:38 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:45:39 : 
MIG: 15:45:39 : Inside fn mem: DDR2
MIG: 15:45:39 : QDRII+ Inside fn ui: 81000000
MIG: 15:45:39 : cntrl:  memtype: DDR2
MIG: 15:45:39 : 
MIG: 15:45:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:45:39 : 
MIG: 15:45:39 : 
MIG: 15:45:39 : 
MIG: 15:45:39 : 
MIG: 15:45:39 :  polarity_value: 1
MIG: 15:45:39 : 
MIG: 15:45:39 : 
MIG: 15:45:39 : cntrl:  memtype: DDR2
MIG: 15:45:39 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:45:39 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:45:39 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:45:39 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:45:39 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:45:39 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: ECC ==> OFF
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:45:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:45:39 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:45:39 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:45:39 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:45:39 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:45:39 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:45:39 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:45:39 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:45:39 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:45:39 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:45:39 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:45:39 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:45:39 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:45:39 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:45:39 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:45:39 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:45:39 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:45:39 : 
MIG: 15:45:39 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:45:39 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:45:39 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:45:39 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:45:39 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:45:39 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:45:39 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:45:39 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:45:39 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:45:39 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:45:39 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:45:39 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:45:39 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:45:39 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:45:39 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:45:39 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:45:39 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:45:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:45:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:45:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:45:40 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:45:40 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:45:40 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:45:40 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:45:40 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:45:40 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:45:40 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:45:40 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:45:40 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:45:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:45:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:45:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:45:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:45:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:45:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:45:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:45:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:45:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:45:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:45:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:45:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:45:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:45:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:45:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:45:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:45:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:45:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:45:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:45:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:45:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:45:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:45:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:45:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:45:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:45:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:45:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:45:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:45:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:45:40 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:45:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:45:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:45:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:45:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:45:40 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:45:40 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:45:40 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:45:40 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:45:40 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:45:40 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:45:40 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:45:40 : 3
MIG: 15:45:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:45:40 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:45:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:45:40 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:45:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:45:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:45:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:45:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:45:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:45:40 : 
MIG: 15:45:40 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:45:40 : 
MIG: 15:45:40 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:45:40 : 
MIG: 15:45:40 : 
MIG: 15:45:40 : 
MIG: 15:45:40 : Same Interface
MIG: 15:45:40 : xml_input_file: board.prj
MIG: 15:45:40 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:45:48 : xml_input_file: board.prj
MIG: 15:45:48 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:45:48 : In updateAllModelParams
MIG: 15:45:48 : XGUI hdlLanguage: Verilog
MIG: 15:45:48 : xgui vivado_mode: xpg_bd
MIG: 15:45:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:45:48 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:45:49 : 
MIG: 15:45:49 : Inside fn mem: DDR2
MIG: 15:45:49 : QDRII+ Inside fn ui: 81000000
MIG: 15:45:49 : cntrl:  memtype: DDR2
MIG: 15:45:49 : 
MIG: 15:45:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 :  polarity_value: 1
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 : cntrl:  memtype: DDR2
MIG: 15:45:49 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:45:49 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:45:49 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: ECC ==> OFF
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:45:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:45:49 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:45:49 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:45:49 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:45:49 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:45:49 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:45:49 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:45:49 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:45:49 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:45:49 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:45:49 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:45:49 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:45:49 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:45:49 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:45:49 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:45:49 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:45:49 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:45:49 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:45:49 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:45:49 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:45:49 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:45:49 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:45:49 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:45:49 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:45:49 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:45:49 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:45:49 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:45:49 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:45:49 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:45:49 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:45:49 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:45:49 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:45:49 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:45:49 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:45:49 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:45:49 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:45:49 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:45:49 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:45:49 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:45:49 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:45:49 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:45:49 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:45:49 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:45:49 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:45:49 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:45:49 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:45:49 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:45:49 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:45:49 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:45:49 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:45:49 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:45:49 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:45:49 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:45:49 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:45:49 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:45:49 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:45:49 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:45:49 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:45:49 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:45:49 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:45:49 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:45:49 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:45:49 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:45:49 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:45:49 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:45:49 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:45:49 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:45:49 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:45:49 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:45:49 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:45:49 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:45:49 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:45:49 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:45:49 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:45:49 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:45:49 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:45:49 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:45:49 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:45:49 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:45:49 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:45:49 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:45:49 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:45:49 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:45:49 : 2
MIG: 15:45:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:45:49 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:45:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:45:49 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:45:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:45:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:45:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:45:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:45:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:45:49 : 
MIG: 15:45:49 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:45:49 : 
MIG: 15:45:49 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 : 
MIG: 15:45:49 : Same Interface
MIG: 15:45:49 : xml_input_file: board.prj
MIG: 15:45:49 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:45:53 : Running synthesis.xit
MIG: 15:45:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:45:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:45:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:45:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:45:53 : vivado_mode: xpg_bd
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 1
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 : isPortInterface: 0
MIG: 15:45:53 :  locked false  
MIG: 15:45:53 : HDL Language: Verilog
MIG: 15:45:53 : compInfo: false
MIG: 15:45:53 : Vivado Options xc7a100t csg324 -1
MIG: 15:45:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:45:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:45:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:45:53 : I am in catch area
MIG: 15:45:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:01 : Component_Name: design_1_mig_7series_0_0
MIG: 15:46:01 : Moving design_1_mig_7series_0_0 ...
MIG: 15:46:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:46:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:01 : Running vlog_synth_rpr.xit
MIG: 15:46:01 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:46:01 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:46:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:01 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:46:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:01 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:46:01 : vivado_mode: xpg_bd
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 1
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 : isPortInterface: 0
MIG: 15:46:01 :  locked false  
MIG: 15:46:01 : HDL Language: Verilog
MIG: 15:46:01 : compInfo: false
MIG: 15:46:01 : Vivado Options xc7a100t csg324 -1
MIG: 15:46:01 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:46:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:01 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:01 : I am in catch area
MIG: 15:46:01 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:08 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:08 : Component_Name: design_1_mig_7series_0_0
MIG: 15:46:08 : Moving design_1_mig_7series_0_0 ...
MIG: 15:46:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:46:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:09 : Running simulation.xit
MIG: 15:46:09 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:09 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:46:09 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:09 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:46:09 : vivado_mode: xpg_bd
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 1
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 : isPortInterface: 0
MIG: 15:46:09 :  locked false  
MIG: 15:46:09 : HDL Language: Verilog
MIG: 15:46:09 : compInfo: false
MIG: 15:46:09 : Vivado Options xc7a100t csg324 -1
MIG: 15:46:09 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:46:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:09 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:09 : I am in catch area
MIG: 15:46:09 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:16 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:16 : Component_Name: design_1_mig_7series_0_0
MIG: 15:46:16 : Moving design_1_mig_7series_0_0 ...
MIG: 15:46:16 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:46:16 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:16 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:46:16 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:46:16 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:46:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:46:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:16 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:46:16 : vivado_mode: xpg_bd
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:16 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 1
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 : isPortInterface: 0
MIG: 15:46:17 :  locked false  
MIG: 15:46:17 : HDL Language: Verilog
MIG: 15:46:17 : compInfo: false
MIG: 15:46:17 : Vivado Options xc7a100t csg324 -1
MIG: 15:46:17 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:46:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:17 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:17 : I am in catch area
MIG: 15:46:17 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:24 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:24 : Component_Name: design_1_mig_7series_0_0
MIG: 15:46:24 : Moving design_1_mig_7series_0_0 ...
MIG: 15:46:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:46:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:46:24 : Running implementation.xit
MIG: 15:46:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:46:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:46:24 : ################# RUNNING MIG BATCH ###################
MIG: 15:46:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:46:24 : synp_flow:  -- synthesis_mode: Other
MIG: 15:46:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:46:24 : vivado_mode: xpg_bd
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 1
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 : isPortInterface: 0
MIG: 15:46:24 :  locked false  
MIG: 15:46:24 : HDL Language: Verilog
MIG: 15:46:24 : compInfo: false
MIG: 15:46:24 : Vivado Options xc7a100t csg324 -1
MIG: 15:46:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:46:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:46:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:46:24 : I am in catch area
MIG: 15:46:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:46:32 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:46:32 : Component_Name: design_1_mig_7series_0_0
MIG: 15:46:32 : Moving design_1_mig_7series_0_0 ...
MIG: 15:46:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:46:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:01:35 : xml_input_file: board.prj
MIG: 16:01:35 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:01:35 : In updateAllModelParams
MIG: 16:01:35 : XGUI hdlLanguage: Verilog
MIG: 16:01:35 : xgui vivado_mode: xpg_bd
MIG: 16:01:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:01:35 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:01:36 : 
MIG: 16:01:36 : Inside fn mem: DDR2
MIG: 16:01:36 : QDRII+ Inside fn ui: 81000000
MIG: 16:01:36 : cntrl:  memtype: DDR2
MIG: 16:01:36 : 
MIG: 16:01:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:01:36 : 
MIG: 16:01:36 : 
MIG: 16:01:36 : 
MIG: 16:01:36 : 
MIG: 16:01:36 :  polarity_value: 1
MIG: 16:01:36 : 
MIG: 16:01:36 : 
MIG: 16:01:36 : cntrl:  memtype: DDR2
MIG: 16:01:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:01:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:01:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:01:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:01:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: ECC ==> OFF
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:01:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:01:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:01:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:01:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:01:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:01:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:01:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:01:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:01:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:01:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:01:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:01:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:01:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:01:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:01:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:01:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:01:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:01:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:01:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:01:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:01:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:01:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:01:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:01:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:01:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:01:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:01:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:01:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:01:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:01:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:01:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:01:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:01:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:01:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:01:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:01:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:01:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:01:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:01:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:01:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:01:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:01:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:01:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:01:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:01:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:01:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:01:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:01:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:01:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:01:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:01:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:01:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:01:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:01:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:01:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:01:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:01:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:01:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:01:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:01:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:01:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:01:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:01:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:01:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:01:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:01:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:01:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:01:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:01:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:01:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:01:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:01:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:01:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:01:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:01:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:01:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:01:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:01:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:01:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:01:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:01:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:01:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:01:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:01:36 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:01:36 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:01:36 : 
MIG: 16:01:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:01:37 : 3
MIG: 16:01:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:01:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:01:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:01:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:01:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:01:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:01:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:01:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:01:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:01:37 : 
MIG: 16:01:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:01:37 : 
MIG: 16:01:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:01:37 : 
MIG: 16:01:37 : 
MIG: 16:01:37 : 
MIG: 16:01:37 : Same Interface
MIG: 16:01:37 : xml_input_file: board.prj
MIG: 16:01:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:01:44 : xml_input_file: board.prj
MIG: 16:01:44 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:01:44 : In updateAllModelParams
MIG: 16:01:44 : XGUI hdlLanguage: Verilog
MIG: 16:01:44 : xgui vivado_mode: xpg_bd
MIG: 16:01:44 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:01:44 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:01:45 : 
MIG: 16:01:45 : Inside fn mem: DDR2
MIG: 16:01:45 : QDRII+ Inside fn ui: 81000000
MIG: 16:01:45 : cntrl:  memtype: DDR2
MIG: 16:01:45 : 
MIG: 16:01:45 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 :  polarity_value: 1
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 : cntrl:  memtype: DDR2
MIG: 16:01:45 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:01:45 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:01:45 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: ECC ==> OFF
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:01:45 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:01:45 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:01:45 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:01:45 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:01:45 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:01:45 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:01:45 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:01:45 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:01:45 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:01:45 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:01:45 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:01:45 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:01:45 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:01:45 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:01:45 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:01:45 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:01:45 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:01:45 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:01:45 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:01:45 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:01:45 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:01:45 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:01:45 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:01:45 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:01:45 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:01:45 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:01:45 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:01:45 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:01:45 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:01:45 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:01:45 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:01:45 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:01:45 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:01:45 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:01:45 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:01:45 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:01:45 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:01:45 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:01:45 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:01:45 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:01:45 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:01:45 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:01:45 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:01:45 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:01:45 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:01:45 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:01:45 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:01:45 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:01:45 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:01:45 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:01:45 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:01:45 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:01:45 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:01:45 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:01:45 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:01:45 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:01:45 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:01:45 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:01:45 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:01:45 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:01:45 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:01:45 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:01:45 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:01:45 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:01:45 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:01:45 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:01:45 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:01:45 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:01:45 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:01:45 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:01:45 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:01:45 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:01:45 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:01:45 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:01:45 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:01:45 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:01:45 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:01:45 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:01:45 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:01:45 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:01:45 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:01:45 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:01:45 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:01:45 : 2
MIG: 16:01:45 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:01:45 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:01:45 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:01:45 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:01:45 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:01:45 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:01:45 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:01:45 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:01:45 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:01:45 : 
MIG: 16:01:45 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:01:45 : 
MIG: 16:01:45 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 : 
MIG: 16:01:45 : Same Interface
MIG: 16:01:46 : xml_input_file: board.prj
MIG: 16:01:46 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:01:49 : Running synthesis.xit
MIG: 16:01:49 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:49 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:01:49 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:49 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:01:49 : vivado_mode: xpg_bd
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 1
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 : isPortInterface: 0
MIG: 16:01:49 :  locked false  
MIG: 16:01:49 : HDL Language: Verilog
MIG: 16:01:49 : compInfo: false
MIG: 16:01:49 : Vivado Options xc7a100t csg324 -1
MIG: 16:01:49 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:01:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:01:49 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:01:49 : I am in catch area
MIG: 16:01:49 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:01:57 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:01:57 : Component_Name: design_1_mig_7series_0_0
MIG: 16:01:57 : Moving design_1_mig_7series_0_0 ...
MIG: 16:01:57 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:01:57 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:01:57 : Running vlog_synth_rpr.xit
MIG: 16:01:57 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:01:57 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:01:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:01:57 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:01:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:01:57 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:01:57 : vivado_mode: xpg_bd
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 1
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 : isPortInterface: 0
MIG: 16:01:57 :  locked false  
MIG: 16:01:57 : HDL Language: Verilog
MIG: 16:01:57 : compInfo: false
MIG: 16:01:57 : Vivado Options xc7a100t csg324 -1
MIG: 16:01:57 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:01:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:01:57 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:01:57 : I am in catch area
MIG: 16:01:57 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:02:04 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:02:04 : Component_Name: design_1_mig_7series_0_0
MIG: 16:02:04 : Moving design_1_mig_7series_0_0 ...
MIG: 16:02:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:02:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:02:05 : Running simulation.xit
MIG: 16:02:05 : ################# RUNNING MIG BATCH ###################
MIG: 16:02:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:02:05 : synp_flow:  -- synthesis_mode: Other
MIG: 16:02:05 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:02:05 : vivado_mode: xpg_bd
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 1
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 : isPortInterface: 0
MIG: 16:02:05 :  locked false  
MIG: 16:02:05 : HDL Language: Verilog
MIG: 16:02:05 : compInfo: false
MIG: 16:02:05 : Vivado Options xc7a100t csg324 -1
MIG: 16:02:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:02:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:02:05 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:02:05 : I am in catch area
MIG: 16:02:05 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:02:12 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:02:12 : Component_Name: design_1_mig_7series_0_0
MIG: 16:02:12 : Moving design_1_mig_7series_0_0 ...
MIG: 16:02:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:02:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:02:12 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:02:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:02:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:02:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:02:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:02:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:02:12 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:02:12 : vivado_mode: xpg_bd
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 1
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 : isPortInterface: 0
MIG: 16:02:12 :  locked false  
MIG: 16:02:12 : HDL Language: Verilog
MIG: 16:02:12 : compInfo: false
MIG: 16:02:12 : Vivado Options xc7a100t csg324 -1
MIG: 16:02:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:02:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:02:12 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:02:12 : I am in catch area
MIG: 16:02:12 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:02:20 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:02:20 : Component_Name: design_1_mig_7series_0_0
MIG: 16:02:20 : Moving design_1_mig_7series_0_0 ...
MIG: 16:02:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:02:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:02:20 : Running implementation.xit
MIG: 16:02:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:02:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:02:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:02:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:02:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:02:20 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:02:20 : vivado_mode: xpg_bd
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 1
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 : isPortInterface: 0
MIG: 16:02:20 :  locked false  
MIG: 16:02:20 : HDL Language: Verilog
MIG: 16:02:20 : compInfo: false
MIG: 16:02:20 : Vivado Options xc7a100t csg324 -1
MIG: 16:02:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:02:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:02:20 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:02:20 : I am in catch area
MIG: 16:02:20 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:02:27 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:02:27 : Component_Name: design_1_mig_7series_0_0
MIG: 16:02:27 : Moving design_1_mig_7series_0_0 ...
MIG: 16:02:27 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:02:27 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:00 : xml_input_file: board.prj
MIG: 16:14:00 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:00 : In updateAllModelParams
MIG: 16:14:00 : XGUI hdlLanguage: Verilog
MIG: 16:14:00 : xgui vivado_mode: xpg_bd
MIG: 16:14:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:14:00 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:14:01 : 
MIG: 16:14:01 : Inside fn mem: DDR2
MIG: 16:14:01 : QDRII+ Inside fn ui: 81000000
MIG: 16:14:01 : cntrl:  memtype: DDR2
MIG: 16:14:01 : 
MIG: 16:14:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 :  polarity_value: 1
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 : cntrl:  memtype: DDR2
MIG: 16:14:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:14:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:14:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: ECC ==> OFF
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:14:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:14:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:14:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:14:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:14:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:14:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:14:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:14:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:14:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:14:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:14:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:14:01 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:14:01 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:14:01 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:14:01 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:14:01 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:14:01 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:14:01 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:14:01 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:14:01 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:14:01 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:14:01 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:14:01 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:14:01 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:14:01 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:14:01 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:14:01 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:14:01 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:14:01 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:14:01 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:14:01 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:14:01 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:14:01 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:14:01 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:14:01 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:14:01 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:14:01 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:14:01 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:14:01 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:14:01 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:14:01 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:14:01 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:14:01 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:14:01 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:14:01 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:14:01 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:14:01 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:14:01 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:14:01 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:14:01 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:14:01 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:14:01 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:14:01 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:14:01 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:14:01 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:14:01 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:14:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:14:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:14:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:14:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:14:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:14:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:14:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:14:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:14:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:14:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:14:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:14:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:14:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:14:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:14:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:14:01 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:14:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:14:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:14:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:14:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:14:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:14:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:14:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:14:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:14:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:14:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:14:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:14:01 : 3
MIG: 16:14:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:14:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:14:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:14:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:14:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:14:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:14:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:14:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:14:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:14:01 : 
MIG: 16:14:01 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:14:01 : 
MIG: 16:14:01 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 : 
MIG: 16:14:01 : Same Interface
MIG: 16:14:01 : xml_input_file: board.prj
MIG: 16:14:01 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:08 : xml_input_file: board.prj
MIG: 16:14:08 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:08 : In updateAllModelParams
MIG: 16:14:08 : XGUI hdlLanguage: Verilog
MIG: 16:14:08 : xgui vivado_mode: xpg_bd
MIG: 16:14:08 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:14:08 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:14:09 : 
MIG: 16:14:09 : Inside fn mem: DDR2
MIG: 16:14:09 : QDRII+ Inside fn ui: 81000000
MIG: 16:14:09 : cntrl:  memtype: DDR2
MIG: 16:14:09 : 
MIG: 16:14:09 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 :  polarity_value: 1
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 : cntrl:  memtype: DDR2
MIG: 16:14:09 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:14:09 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:14:09 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: ECC ==> OFF
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:14:09 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:14:09 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:14:09 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:14:09 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:14:09 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:14:09 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:14:09 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:14:09 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:14:09 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:14:09 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:14:09 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:14:09 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:14:09 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:14:09 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:14:09 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:14:09 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:14:09 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:14:09 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:14:09 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:14:09 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:14:09 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:14:09 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:14:09 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:14:09 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:14:09 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:14:09 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:14:09 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:14:09 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:14:09 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:14:09 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:14:09 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:14:09 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:14:09 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:14:09 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:14:09 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:14:09 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:14:09 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:14:09 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:14:09 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:14:09 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:14:09 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:14:09 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:14:09 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:14:09 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:14:09 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:14:09 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:14:09 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:14:09 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:14:09 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:14:09 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:14:09 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:14:09 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:14:09 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:14:09 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:14:09 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:14:09 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:14:09 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:14:09 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:14:09 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:14:09 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:14:09 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:14:09 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:14:09 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:14:09 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:14:09 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:14:09 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:14:09 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:14:09 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:14:09 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:14:09 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:14:09 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:14:09 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:14:09 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:14:09 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:14:09 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:14:09 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:14:09 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:14:09 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:14:09 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:14:09 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:14:09 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:14:09 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:14:09 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:14:09 : 2
MIG: 16:14:09 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:14:09 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:14:09 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:14:09 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:14:09 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:14:09 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:14:09 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:14:09 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:14:09 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:14:09 : 
MIG: 16:14:09 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:14:09 : 
MIG: 16:14:09 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 : 
MIG: 16:14:09 : Same Interface
MIG: 16:14:09 : xml_input_file: board.prj
MIG: 16:14:09 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:13 : Running synthesis.xit
MIG: 16:14:13 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:13 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:14:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:13 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:14:13 : vivado_mode: xpg_bd
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 1
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 : isPortInterface: 0
MIG: 16:14:13 :  locked false  
MIG: 16:14:13 : HDL Language: Verilog
MIG: 16:14:13 : compInfo: false
MIG: 16:14:13 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:13 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:13 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:13 : I am in catch area
MIG: 16:14:13 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:20 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:20 : Component_Name: design_1_mig_7series_0_0
MIG: 16:14:20 : Moving design_1_mig_7series_0_0 ...
MIG: 16:14:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:14:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:21 : Running vlog_synth_rpr.xit
MIG: 16:14:21 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:14:21 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:14:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:14:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:21 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:14:21 : vivado_mode: xpg_bd
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 1
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 : isPortInterface: 0
MIG: 16:14:21 :  locked false  
MIG: 16:14:21 : HDL Language: Verilog
MIG: 16:14:21 : compInfo: false
MIG: 16:14:21 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:21 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:21 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:21 : I am in catch area
MIG: 16:14:21 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:28 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:28 : Component_Name: design_1_mig_7series_0_0
MIG: 16:14:28 : Moving design_1_mig_7series_0_0 ...
MIG: 16:14:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:14:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:28 : Running simulation.xit
MIG: 16:14:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:14:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:28 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:14:28 : vivado_mode: xpg_bd
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 1
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 : isPortInterface: 0
MIG: 16:14:28 :  locked false  
MIG: 16:14:28 : HDL Language: Verilog
MIG: 16:14:28 : compInfo: false
MIG: 16:14:28 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:28 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:28 : I am in catch area
MIG: 16:14:28 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:35 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:35 : Component_Name: design_1_mig_7series_0_0
MIG: 16:14:35 : Moving design_1_mig_7series_0_0 ...
MIG: 16:14:35 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:14:35 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:14:36 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:14:36 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:14:36 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:36 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:14:36 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:36 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:14:36 : vivado_mode: xpg_bd
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 1
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 : isPortInterface: 0
MIG: 16:14:36 :  locked false  
MIG: 16:14:36 : HDL Language: Verilog
MIG: 16:14:36 : compInfo: false
MIG: 16:14:36 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:36 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:36 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:36 : I am in catch area
MIG: 16:14:36 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:43 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:43 : Component_Name: design_1_mig_7series_0_0
MIG: 16:14:43 : Moving design_1_mig_7series_0_0 ...
MIG: 16:14:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:14:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:14:43 : Running implementation.xit
MIG: 16:14:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:14:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:14:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:14:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:14:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:14:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:14:43 : vivado_mode: xpg_bd
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 1
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 : isPortInterface: 0
MIG: 16:14:43 :  locked false  
MIG: 16:14:43 : HDL Language: Verilog
MIG: 16:14:43 : compInfo: false
MIG: 16:14:43 : Vivado Options xc7a100t csg324 -1
MIG: 16:14:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:14:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:14:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:14:43 : I am in catch area
MIG: 16:14:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:14:51 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:14:51 : Component_Name: design_1_mig_7series_0_0
MIG: 16:14:51 : Moving design_1_mig_7series_0_0 ...
MIG: 16:14:51 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:14:51 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:09 : xml_input_file: board.prj
MIG: 16:39:09 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:09 : In updateAllModelParams
MIG: 16:39:09 : XGUI hdlLanguage: Verilog
MIG: 16:39:09 : xgui vivado_mode: xpg_bd
MIG: 16:39:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:39:09 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:39:10 : 
MIG: 16:39:10 : Inside fn mem: DDR2
MIG: 16:39:10 : QDRII+ Inside fn ui: 81000000
MIG: 16:39:10 : cntrl:  memtype: DDR2
MIG: 16:39:10 : 
MIG: 16:39:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 :  polarity_value: 1
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 : cntrl:  memtype: DDR2
MIG: 16:39:10 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:39:10 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:39:10 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: ECC ==> OFF
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:39:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:39:10 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:39:10 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:39:10 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:39:10 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:39:10 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:39:10 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:39:10 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:39:10 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:39:10 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:39:10 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:39:10 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:39:10 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:39:10 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:39:10 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:39:10 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:39:10 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:39:10 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:39:10 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:39:10 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:39:10 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:39:10 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:39:10 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:39:10 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:39:10 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:39:10 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:39:10 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:39:10 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:39:10 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:39:10 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:39:10 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:39:10 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:39:10 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:39:10 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:39:10 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:39:10 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:39:10 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:39:10 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:39:10 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:39:10 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:39:10 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:39:10 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:39:10 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:39:10 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:39:10 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:39:10 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:39:10 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:39:10 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:39:10 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:39:10 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:39:10 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:39:10 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:39:10 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:39:10 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:39:10 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:39:10 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:39:10 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:39:10 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:39:10 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:39:10 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:39:10 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:39:10 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:39:10 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:39:10 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:39:10 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:39:10 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:39:10 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:39:10 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:39:10 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:39:10 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:39:10 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:39:10 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:39:10 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:39:10 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:39:10 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:39:10 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:39:10 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:39:10 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:39:10 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:39:10 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:39:10 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:39:10 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:39:10 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:39:10 : 3
MIG: 16:39:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:39:10 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:39:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:39:10 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:39:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:39:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:39:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:39:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:39:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:39:10 : 
MIG: 16:39:10 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:39:10 : 
MIG: 16:39:10 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 : 
MIG: 16:39:10 : Same Interface
MIG: 16:39:10 : xml_input_file: board.prj
MIG: 16:39:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:20 : xml_input_file: board.prj
MIG: 16:39:20 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:20 : In updateAllModelParams
MIG: 16:39:20 : XGUI hdlLanguage: Verilog
MIG: 16:39:20 : xgui vivado_mode: xpg_bd
MIG: 16:39:20 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:39:20 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:39:20 : 
MIG: 16:39:21 : Inside fn mem: DDR2
MIG: 16:39:21 : QDRII+ Inside fn ui: 81000000
MIG: 16:39:21 : cntrl:  memtype: DDR2
MIG: 16:39:21 : 
MIG: 16:39:21 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 :  polarity_value: 1
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 : cntrl:  memtype: DDR2
MIG: 16:39:21 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:39:21 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:39:21 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: ECC ==> OFF
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:39:21 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:39:21 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:39:21 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:39:21 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:39:21 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:39:21 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:39:21 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:39:21 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:39:21 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:39:21 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:39:21 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:39:21 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:39:21 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:39:21 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:39:21 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:39:21 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:39:21 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:39:21 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:39:21 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:39:21 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:39:21 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:39:21 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:39:21 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:39:21 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:39:21 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:39:21 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:39:21 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:39:21 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:39:21 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:39:21 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:39:21 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:39:21 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:39:21 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:39:21 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:39:21 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:39:21 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:39:21 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:39:21 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:39:21 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:39:21 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:39:21 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:39:21 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:39:21 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:39:21 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:39:21 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:39:21 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:39:21 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:39:21 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:39:21 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:39:21 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:39:21 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:39:21 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:39:21 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:39:21 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:39:21 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:39:21 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:39:21 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:39:21 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:39:21 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:39:21 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:39:21 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:39:21 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:39:21 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:39:21 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:39:21 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:39:21 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:39:21 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:39:21 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:39:21 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:39:21 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:39:21 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:39:21 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:39:21 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:39:21 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:39:21 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:39:21 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:39:21 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:39:21 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:39:21 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:39:21 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:39:21 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:39:21 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:39:21 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:39:21 : 2
MIG: 16:39:21 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:39:21 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:39:21 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:39:21 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:39:21 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:39:21 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:39:21 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:39:21 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:39:21 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:39:21 : 
MIG: 16:39:21 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:39:21 : 
MIG: 16:39:21 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 : 
MIG: 16:39:21 : Same Interface
MIG: 16:39:21 : xml_input_file: board.prj
MIG: 16:39:21 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:25 : Running synthesis.xit
MIG: 16:39:25 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:39:25 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:25 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:39:25 : vivado_mode: xpg_bd
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 1
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 : isPortInterface: 0
MIG: 16:39:25 :  locked false  
MIG: 16:39:25 : HDL Language: Verilog
MIG: 16:39:25 : compInfo: false
MIG: 16:39:25 : Vivado Options xc7a100t csg324 -1
MIG: 16:39:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:39:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:39:25 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:39:25 : I am in catch area
MIG: 16:39:25 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:34 : Component_Name: design_1_mig_7series_0_0
MIG: 16:39:34 : Moving design_1_mig_7series_0_0 ...
MIG: 16:39:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:39:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:35 : Running vlog_synth_rpr.xit
MIG: 16:39:35 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:39:35 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:35 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:39:35 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:35 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:39:35 : vivado_mode: xpg_bd
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 1
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 : isPortInterface: 0
MIG: 16:39:35 :  locked false  
MIG: 16:39:35 : HDL Language: Verilog
MIG: 16:39:35 : compInfo: false
MIG: 16:39:35 : Vivado Options xc7a100t csg324 -1
MIG: 16:39:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:39:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:39:35 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:39:35 : I am in catch area
MIG: 16:39:35 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:43 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:43 : Component_Name: design_1_mig_7series_0_0
MIG: 16:39:43 : Moving design_1_mig_7series_0_0 ...
MIG: 16:39:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:39:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:43 : Running simulation.xit
MIG: 16:39:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:39:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:39:43 : vivado_mode: xpg_bd
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 1
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 : isPortInterface: 0
MIG: 16:39:43 :  locked false  
MIG: 16:39:43 : HDL Language: Verilog
MIG: 16:39:43 : compInfo: false
MIG: 16:39:43 : Vivado Options xc7a100t csg324 -1
MIG: 16:39:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:39:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:39:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:39:43 : I am in catch area
MIG: 16:39:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:39:52 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:39:52 : Component_Name: design_1_mig_7series_0_0
MIG: 16:39:52 : Moving design_1_mig_7series_0_0 ...
MIG: 16:39:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:39:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:39:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:39:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:39:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:39:52 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:39:52 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:52 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:39:52 : vivado_mode: xpg_bd
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 1
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 : isPortInterface: 0
MIG: 16:39:52 :  locked false  
MIG: 16:39:52 : HDL Language: Verilog
MIG: 16:39:52 : compInfo: false
MIG: 16:39:52 : Vivado Options xc7a100t csg324 -1
MIG: 16:39:52 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:39:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:39:52 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:39:52 : I am in catch area
MIG: 16:39:52 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:40:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:40:01 : Component_Name: design_1_mig_7series_0_0
MIG: 16:40:01 : Moving design_1_mig_7series_0_0 ...
MIG: 16:40:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:40:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:40:02 : Running implementation.xit
MIG: 16:40:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:40:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:40:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:40:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:40:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:40:02 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:40:02 : vivado_mode: xpg_bd
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 1
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 : isPortInterface: 0
MIG: 16:40:02 :  locked false  
MIG: 16:40:02 : HDL Language: Verilog
MIG: 16:40:02 : compInfo: false
MIG: 16:40:02 : Vivado Options xc7a100t csg324 -1
MIG: 16:40:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:40:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:40:02 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:40:02 : I am in catch area
MIG: 16:40:02 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:40:11 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:40:11 : Component_Name: design_1_mig_7series_0_0
MIG: 16:40:11 : Moving design_1_mig_7series_0_0 ...
MIG: 16:40:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:40:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:29 : xml_input_file: board.prj
MIG: 17:28:29 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:28:29 : xml_input_file: board.prj
MIG: 17:28:29 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:36 : xml_input_file: board.prj
MIG: 17:29:36 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:36 : In updateAllModelParams
MIG: 17:29:36 : XGUI hdlLanguage: Verilog
MIG: 17:29:36 : xgui vivado_mode: xpg_bd
MIG: 17:29:36 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:29:36 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:29:37 : 
MIG: 17:29:37 : Inside fn mem: DDR2
MIG: 17:29:37 : QDRII+ Inside fn ui: 81000000
MIG: 17:29:37 : cntrl:  memtype: DDR2
MIG: 17:29:37 : 
MIG: 17:29:37 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 :  polarity_value: 1
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 : cntrl:  memtype: DDR2
MIG: 17:29:37 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:29:37 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:29:37 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: ECC ==> OFF
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:29:37 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:29:37 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:29:37 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:29:37 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:29:37 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:29:37 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:29:37 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:29:37 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:29:37 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:29:37 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:29:37 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:29:37 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:29:37 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:29:37 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:29:37 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:29:37 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:29:37 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:29:37 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:29:37 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:29:37 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:29:37 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:29:37 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:29:37 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:29:37 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:29:37 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:29:37 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:29:37 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:29:37 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:29:37 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:29:37 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:29:37 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:29:37 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:29:37 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:29:37 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:29:37 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:29:37 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:29:37 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:29:37 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:29:37 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:29:37 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:29:37 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:29:37 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:29:37 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:29:37 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:29:37 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:29:37 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:29:37 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:29:37 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:29:37 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:29:37 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:29:37 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:29:37 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:29:37 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:29:37 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:29:37 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:29:37 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:29:37 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:29:37 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:29:37 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:29:37 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:29:37 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:29:37 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:29:37 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:29:37 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:29:37 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:29:37 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:29:37 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:29:37 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:29:37 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:29:37 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:29:37 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:29:37 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:29:37 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:29:37 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:29:37 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:29:37 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:29:37 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:29:37 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:29:37 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:29:37 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:29:37 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:29:37 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:29:37 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:29:37 : 3
MIG: 17:29:37 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:29:37 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:29:37 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:29:37 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:29:37 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:29:37 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:29:37 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:29:37 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:29:37 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:29:37 : 
MIG: 17:29:37 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:29:37 : 
MIG: 17:29:37 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 : 
MIG: 17:29:37 : Same Interface
MIG: 17:29:37 : xml_input_file: board.prj
MIG: 17:29:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:45 : xml_input_file: board.prj
MIG: 17:29:45 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:45 : In updateAllModelParams
MIG: 17:29:45 : XGUI hdlLanguage: Verilog
MIG: 17:29:45 : xgui vivado_mode: xpg_bd
MIG: 17:29:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:29:45 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:29:46 : 
MIG: 17:29:46 : Inside fn mem: DDR2
MIG: 17:29:46 : QDRII+ Inside fn ui: 81000000
MIG: 17:29:46 : cntrl:  memtype: DDR2
MIG: 17:29:46 : 
MIG: 17:29:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 :  polarity_value: 1
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 : cntrl:  memtype: DDR2
MIG: 17:29:46 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:29:46 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:29:46 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: ECC ==> OFF
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:29:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:29:46 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:29:46 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:29:46 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:29:46 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:29:46 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:29:46 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:29:46 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:29:46 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:29:46 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:29:46 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:29:46 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:29:46 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:29:46 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:29:46 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:29:46 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:29:46 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:29:46 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:29:46 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:29:46 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:29:46 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:29:46 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:29:46 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:29:46 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:29:46 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:29:46 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:29:46 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:29:46 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:29:46 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:29:46 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:29:46 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:29:46 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:29:46 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:29:46 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:29:46 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:29:46 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:29:46 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:29:46 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:29:46 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:29:46 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:29:46 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:29:46 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:29:46 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:29:46 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:29:46 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:29:46 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:29:46 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:29:46 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:29:46 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:29:46 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:29:46 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:29:46 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:29:46 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:29:46 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:29:46 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:29:46 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:29:46 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:29:46 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:29:46 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:29:46 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:29:46 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:29:46 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:29:46 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:29:46 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:29:46 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:29:46 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:29:46 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:29:46 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:29:46 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:29:46 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:29:46 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:29:46 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:29:46 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:29:46 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:29:46 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:29:46 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:29:46 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:29:46 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:29:46 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:29:46 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:29:46 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:29:46 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:29:46 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:29:46 : 2
MIG: 17:29:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:29:46 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:29:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:29:46 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:29:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:29:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:29:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:29:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:29:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:29:46 : 
MIG: 17:29:46 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:29:46 : 
MIG: 17:29:46 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 : 
MIG: 17:29:46 : Same Interface
MIG: 17:29:46 : xml_input_file: board.prj
MIG: 17:29:46 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:50 : Running synthesis.xit
MIG: 17:29:50 : ################# RUNNING MIG BATCH ###################
MIG: 17:29:50 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:29:50 : synp_flow:  -- synthesis_mode: Other
MIG: 17:29:50 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:29:50 : vivado_mode: xpg_bd
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:50 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 1
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 : isPortInterface: 0
MIG: 17:29:51 :  locked false  
MIG: 17:29:51 : HDL Language: Verilog
MIG: 17:29:51 : compInfo: false
MIG: 17:29:51 : Vivado Options xc7a100t csg324 -1
MIG: 17:29:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:29:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:29:51 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:29:51 : I am in catch area
MIG: 17:29:51 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:29:58 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:29:58 : Component_Name: design_1_mig_7series_0_0
MIG: 17:29:58 : Moving design_1_mig_7series_0_0 ...
MIG: 17:29:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:29:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:29:58 : Running vlog_synth_rpr.xit
MIG: 17:29:58 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:29:58 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:29:58 : ################# RUNNING MIG BATCH ###################
MIG: 17:29:58 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:29:58 : synp_flow:  -- synthesis_mode: Other
MIG: 17:29:58 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:29:58 : vivado_mode: xpg_bd
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:58 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 1
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 : isPortInterface: 0
MIG: 17:29:59 :  locked false  
MIG: 17:29:59 : HDL Language: Verilog
MIG: 17:29:59 : compInfo: false
MIG: 17:29:59 : Vivado Options xc7a100t csg324 -1
MIG: 17:29:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:29:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:29:59 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:29:59 : I am in catch area
MIG: 17:29:59 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:06 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:30:06 : Component_Name: design_1_mig_7series_0_0
MIG: 17:30:06 : Moving design_1_mig_7series_0_0 ...
MIG: 17:30:06 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:30:06 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:07 : Running simulation.xit
MIG: 17:30:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:30:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:07 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:30:07 : vivado_mode: xpg_bd
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 1
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 : isPortInterface: 0
MIG: 17:30:07 :  locked false  
MIG: 17:30:07 : HDL Language: Verilog
MIG: 17:30:07 : compInfo: false
MIG: 17:30:07 : Vivado Options xc7a100t csg324 -1
MIG: 17:30:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:30:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:07 : I am in catch area
MIG: 17:30:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:14 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:30:14 : Component_Name: design_1_mig_7series_0_0
MIG: 17:30:14 : Moving design_1_mig_7series_0_0 ...
MIG: 17:30:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:30:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:30:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:30:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:30:15 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:30:15 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:15 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:30:15 : vivado_mode: xpg_bd
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 1
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 : isPortInterface: 0
MIG: 17:30:15 :  locked false  
MIG: 17:30:15 : HDL Language: Verilog
MIG: 17:30:15 : compInfo: false
MIG: 17:30:15 : Vivado Options xc7a100t csg324 -1
MIG: 17:30:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:30:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:15 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:15 : I am in catch area
MIG: 17:30:15 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:22 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:30:22 : Component_Name: design_1_mig_7series_0_0
MIG: 17:30:22 : Moving design_1_mig_7series_0_0 ...
MIG: 17:30:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:30:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:30:22 : Running implementation.xit
MIG: 17:30:22 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:30:22 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:30:22 : ################# RUNNING MIG BATCH ###################
MIG: 17:30:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:30:22 : synp_flow:  -- synthesis_mode: Other
MIG: 17:30:22 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:30:22 : vivado_mode: xpg_bd
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:22 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 1
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 : isPortInterface: 0
MIG: 17:30:23 :  locked false  
MIG: 17:30:23 : HDL Language: Verilog
MIG: 17:30:23 : compInfo: false
MIG: 17:30:23 : Vivado Options xc7a100t csg324 -1
MIG: 17:30:23 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:30:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:30:23 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:30:23 : I am in catch area
MIG: 17:30:23 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:30:30 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:30:30 : Component_Name: design_1_mig_7series_0_0
MIG: 17:30:30 : Moving design_1_mig_7series_0_0 ...
MIG: 17:30:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:30:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:05 : xml_input_file: board.prj
MIG: 18:44:05 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:05 : In updateAllModelParams
MIG: 18:44:05 : XGUI hdlLanguage: Verilog
MIG: 18:44:05 : xgui vivado_mode: xpg_bd
MIG: 18:44:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:44:05 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 18:44:06 : 
MIG: 18:44:06 : Inside fn mem: DDR2
MIG: 18:44:06 : QDRII+ Inside fn ui: 81000000
MIG: 18:44:06 : cntrl:  memtype: DDR2
MIG: 18:44:06 : 
MIG: 18:44:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 :  polarity_value: 1
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 : cntrl:  memtype: DDR2
MIG: 18:44:06 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:44:06 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:44:06 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: ECC ==> OFF
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:44:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:44:06 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:44:06 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:44:06 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:44:06 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:44:06 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:44:06 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:44:06 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:44:06 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:44:06 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:44:06 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:44:06 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:44:06 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:44:06 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:44:06 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:44:06 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:44:06 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:44:06 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:44:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:44:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:44:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:44:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:44:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:44:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:44:06 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 18:44:06 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 18:44:06 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:44:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:44:06 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:44:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:44:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:44:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:44:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:44:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:44:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:44:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:44:06 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:44:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:44:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:44:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:44:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:44:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:44:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:44:06 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:44:06 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:44:06 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:44:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:44:06 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:44:06 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:44:06 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:44:06 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:44:06 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:44:06 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:44:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:44:06 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:44:06 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:44:06 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:44:06 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:44:06 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:44:06 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:44:06 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:44:06 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:44:06 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:44:06 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:44:06 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:44:06 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:44:06 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:44:06 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:44:06 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:44:06 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:44:06 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:44:06 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:44:06 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:44:06 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:44:06 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:44:06 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:44:06 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:44:06 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:44:06 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:44:06 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:44:06 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:44:06 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:44:06 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:44:06 : 3
MIG: 18:44:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:44:06 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:44:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:44:06 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:44:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:44:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:44:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:44:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:44:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:44:06 : 
MIG: 18:44:06 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:44:06 : 
MIG: 18:44:06 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 : 
MIG: 18:44:06 : Same Interface
MIG: 18:44:06 : xml_input_file: board.prj
MIG: 18:44:06 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:14 : xml_input_file: board.prj
MIG: 18:44:14 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:14 : In updateAllModelParams
MIG: 18:44:14 : XGUI hdlLanguage: Verilog
MIG: 18:44:14 : xgui vivado_mode: xpg_bd
MIG: 18:44:14 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:44:14 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 18:44:15 : 
MIG: 18:44:15 : Inside fn mem: DDR2
MIG: 18:44:15 : QDRII+ Inside fn ui: 81000000
MIG: 18:44:15 : cntrl:  memtype: DDR2
MIG: 18:44:15 : 
MIG: 18:44:15 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 :  polarity_value: 1
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 : cntrl:  memtype: DDR2
MIG: 18:44:15 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:44:15 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 18:44:15 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: ECC ==> OFF
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 18:44:15 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:44:15 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:44:15 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:44:15 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 18:44:15 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:44:15 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 18:44:15 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 18:44:15 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 18:44:15 :  Invalid Param: DDR2_AL ==> "0"
MIG: 18:44:15 :  Invalid Param: DDR2_nAL ==> 0
MIG: 18:44:15 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 18:44:15 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 18:44:15 :  Invalid Param: DDR2_CL ==> 5
MIG: 18:44:15 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 18:44:15 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 18:44:15 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 18:44:15 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 18:44:15 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 18:44:15 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 18:44:15 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 18:44:15 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 18:44:15 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 18:44:15 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 18:44:15 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 18:44:15 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 18:44:15 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 18:44:15 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 18:44:15 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 18:44:15 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 18:44:15 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 18:44:15 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 18:44:15 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 18:44:15 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 18:44:15 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 18:44:15 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 18:44:15 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 18:44:15 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 18:44:15 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:44:15 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 18:44:15 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:44:15 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 18:44:15 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 18:44:15 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 18:44:15 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 18:44:15 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 18:44:15 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 18:44:15 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:44:15 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 18:44:15 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 18:44:15 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 18:44:15 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 18:44:15 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 18:44:15 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 18:44:15 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 18:44:15 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 18:44:15 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 18:44:15 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 18:44:15 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:44:15 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:44:15 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:44:15 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:44:15 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 18:44:15 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:44:15 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 18:44:15 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 18:44:15 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 18:44:15 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 18:44:15 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:44:15 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 18:44:15 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 18:44:15 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 18:44:15 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:44:15 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:44:15 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 18:44:15 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 18:44:15 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:44:15 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 18:44:15 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 18:44:15 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 18:44:15 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 18:44:15 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:44:15 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 18:44:15 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:44:15 : 2
MIG: 18:44:15 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 18:44:15 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 18:44:15 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 18:44:15 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:44:15 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:44:15 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:44:15 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:44:15 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:44:15 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:44:15 : 
MIG: 18:44:15 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 18:44:15 : 
MIG: 18:44:15 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 : 
MIG: 18:44:15 : Same Interface
MIG: 18:44:15 : xml_input_file: board.prj
MIG: 18:44:15 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:19 : Running synthesis.xit
MIG: 18:44:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:44:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:19 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:44:19 : vivado_mode: xpg_bd
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:19 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 1
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 : isPortInterface: 0
MIG: 18:44:20 :  locked false  
MIG: 18:44:20 : HDL Language: Verilog
MIG: 18:44:20 : compInfo: false
MIG: 18:44:20 : Vivado Options xc7a100t csg324 -1
MIG: 18:44:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:44:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:20 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:44:20 : I am in catch area
MIG: 18:44:20 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:44:28 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:28 : Component_Name: design_1_mig_7series_0_0
MIG: 18:44:28 : Moving design_1_mig_7series_0_0 ...
MIG: 18:44:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:44:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:29 : Running vlog_synth_rpr.xit
MIG: 18:44:29 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:44:29 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:44:29 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:44:29 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:29 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:44:29 : vivado_mode: xpg_bd
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 1
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 : isPortInterface: 0
MIG: 18:44:29 :  locked false  
MIG: 18:44:29 : HDL Language: Verilog
MIG: 18:44:29 : compInfo: false
MIG: 18:44:29 : Vivado Options xc7a100t csg324 -1
MIG: 18:44:29 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:44:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:29 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:44:29 : I am in catch area
MIG: 18:44:29 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:44:37 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:37 : Component_Name: design_1_mig_7series_0_0
MIG: 18:44:37 : Moving design_1_mig_7series_0_0 ...
MIG: 18:44:37 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:44:37 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:38 : Running simulation.xit
MIG: 18:44:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:44:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:38 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:44:38 : vivado_mode: xpg_bd
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 1
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 : isPortInterface: 0
MIG: 18:44:38 :  locked false  
MIG: 18:44:38 : HDL Language: Verilog
MIG: 18:44:38 : compInfo: false
MIG: 18:44:38 : Vivado Options xc7a100t csg324 -1
MIG: 18:44:38 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:44:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:38 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:44:38 : I am in catch area
MIG: 18:44:38 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:44:46 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:46 : Component_Name: design_1_mig_7series_0_0
MIG: 18:44:46 : Moving design_1_mig_7series_0_0 ...
MIG: 18:44:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:44:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:44:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:44:47 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:44:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:44:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:47 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:44:47 : vivado_mode: xpg_bd
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 1
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 : isPortInterface: 0
MIG: 18:44:47 :  locked false  
MIG: 18:44:47 : HDL Language: Verilog
MIG: 18:44:47 : compInfo: false
MIG: 18:44:47 : Vivado Options xc7a100t csg324 -1
MIG: 18:44:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:44:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:47 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:44:47 : I am in catch area
MIG: 18:44:47 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:44:56 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:44:56 : Component_Name: design_1_mig_7series_0_0
MIG: 18:44:56 : Moving design_1_mig_7series_0_0 ...
MIG: 18:44:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:44:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 18:44:56 : Running implementation.xit
MIG: 18:44:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 18:44:56 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 18:44:56 : ################# RUNNING MIG BATCH ###################
MIG: 18:44:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 18:44:56 : synp_flow:  -- synthesis_mode: Other
MIG: 18:44:56 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 18:44:56 : vivado_mode: xpg_bd
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 1
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 : isPortInterface: 0
MIG: 18:44:56 :  locked false  
MIG: 18:44:56 : HDL Language: Verilog
MIG: 18:44:56 : compInfo: false
MIG: 18:44:56 : Vivado Options xc7a100t csg324 -1
MIG: 18:44:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 18:44:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 18:44:56 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 18:44:56 : I am in catch area
MIG: 18:44:56 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 18:45:04 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 18:45:04 : Component_Name: design_1_mig_7series_0_0
MIG: 18:45:04 : Moving design_1_mig_7series_0_0 ...
MIG: 18:45:04 : Moving design_1_mig_7series_0_0.veo ...
MIG: 18:45:04 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:30:54 : xml_input_file: board.prj
MIG: 20:30:54 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:30:54 : xml_input_file: board.prj
MIG: 20:30:54 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:30:57 : xml_input_file: board.prj
MIG: 20:30:57 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:30:57 : In updateAllModelParams
MIG: 20:30:57 : XGUI hdlLanguage: Verilog
MIG: 20:30:57 : xgui vivado_mode: xpg_bd
MIG: 20:30:57 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:30:57 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:30:58 : 
MIG: 20:30:58 : Inside fn mem: DDR2
MIG: 20:30:58 : QDRII+ Inside fn ui: 81000000
MIG: 20:30:58 : cntrl:  memtype: DDR2
MIG: 20:30:58 : 
MIG: 20:30:58 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 :  polarity_value: 1
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 : cntrl:  memtype: DDR2
MIG: 20:30:58 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:30:58 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:30:58 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: ECC ==> OFF
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:30:58 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:30:58 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:30:58 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:30:58 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:30:58 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:30:58 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:30:58 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:30:58 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:30:58 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:30:58 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:30:58 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:30:58 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:30:58 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:30:58 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:30:58 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:30:58 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:30:58 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:30:58 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:30:58 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:30:58 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:30:58 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:30:58 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:30:58 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:30:58 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:30:58 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:30:58 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:30:58 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:30:58 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:30:58 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:30:58 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:30:58 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:30:58 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:30:58 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:30:58 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:30:58 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:30:58 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:30:58 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:30:58 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:30:58 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:30:58 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:30:58 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:30:58 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:30:58 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:30:58 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:30:58 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:30:58 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:30:58 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:30:58 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:30:58 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:30:58 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:30:58 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:30:58 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:30:58 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:30:58 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:30:58 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:30:58 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:30:58 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:30:58 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:30:58 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:30:58 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:30:58 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:30:58 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:30:58 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:30:58 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:30:58 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:30:58 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:30:58 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:30:58 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:30:58 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:30:58 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:30:58 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:30:58 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:30:58 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:30:58 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:30:58 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:30:58 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:30:58 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:30:58 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:30:58 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:30:58 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:30:58 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:30:58 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:30:58 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:30:58 : 3
MIG: 20:30:58 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:30:58 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:30:58 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:30:58 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:30:58 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:30:58 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:30:58 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:30:58 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:30:58 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:30:58 : 
MIG: 20:30:58 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:30:58 : 
MIG: 20:30:58 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 : 
MIG: 20:30:58 : Same Interface
MIG: 20:30:58 : xml_input_file: board.prj
MIG: 20:30:58 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:05 : xml_input_file: board.prj
MIG: 20:31:05 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:05 : In updateAllModelParams
MIG: 20:31:05 : XGUI hdlLanguage: Verilog
MIG: 20:31:05 : xgui vivado_mode: xpg_bd
MIG: 20:31:05 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:31:05 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:31:06 : 
MIG: 20:31:06 : Inside fn mem: DDR2
MIG: 20:31:06 : QDRII+ Inside fn ui: 81000000
MIG: 20:31:06 : cntrl:  memtype: DDR2
MIG: 20:31:06 : 
MIG: 20:31:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 :  polarity_value: 1
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 : cntrl:  memtype: DDR2
MIG: 20:31:06 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:31:06 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:31:06 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: ECC ==> OFF
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:31:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:31:06 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:31:06 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:31:06 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:31:06 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:31:06 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:31:06 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:31:06 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:31:06 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:31:06 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:31:06 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:31:06 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:31:06 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:31:06 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:31:06 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:31:06 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:31:06 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:31:06 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:31:06 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:31:06 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:31:06 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:31:06 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:31:06 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:31:06 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:31:06 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:31:06 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:31:06 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:31:06 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:31:06 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:31:06 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:31:06 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:31:06 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:31:06 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:31:06 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:31:06 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:31:06 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:31:06 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:31:06 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:31:06 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:31:06 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:31:06 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:31:06 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:31:06 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:31:06 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:31:06 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:31:06 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:31:06 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:31:06 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:31:06 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:31:06 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:31:06 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:31:06 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:31:06 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:31:06 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:31:06 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:31:06 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:31:06 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:31:06 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:31:06 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:31:06 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:31:06 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:31:06 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:31:06 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:31:06 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:31:06 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:31:06 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:31:06 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:31:06 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:31:06 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:31:06 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:31:06 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:31:06 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:31:06 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:31:06 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:31:06 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:31:06 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:31:06 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:31:06 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:31:06 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:31:06 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:31:06 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:31:06 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:31:06 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:31:06 : 2
MIG: 20:31:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:31:06 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:31:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:31:06 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:31:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:31:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:31:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:31:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:31:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:31:06 : 
MIG: 20:31:06 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:31:06 : 
MIG: 20:31:06 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 : 
MIG: 20:31:06 : Same Interface
MIG: 20:31:06 : xml_input_file: board.prj
MIG: 20:31:06 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:10 : Running synthesis.xit
MIG: 20:31:10 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:10 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:10 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:10 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:10 : vivado_mode: xpg_bd
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 1
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 : isPortInterface: 0
MIG: 20:31:10 :  locked false  
MIG: 20:31:10 : HDL Language: Verilog
MIG: 20:31:10 : compInfo: false
MIG: 20:31:10 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:10 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:10 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:10 : I am in catch area
MIG: 20:31:10 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:18 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:18 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:18 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:18 : Running vlog_synth_rpr.xit
MIG: 20:31:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:18 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:18 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:18 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:18 : vivado_mode: xpg_bd
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 1
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 : isPortInterface: 0
MIG: 20:31:18 :  locked false  
MIG: 20:31:18 : HDL Language: Verilog
MIG: 20:31:18 : compInfo: false
MIG: 20:31:18 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:18 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:18 : I am in catch area
MIG: 20:31:18 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:26 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:26 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:26 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:26 : Running simulation.xit
MIG: 20:31:26 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:26 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:26 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:26 : vivado_mode: xpg_bd
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 1
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 : isPortInterface: 0
MIG: 20:31:26 :  locked false  
MIG: 20:31:26 : HDL Language: Verilog
MIG: 20:31:26 : compInfo: false
MIG: 20:31:26 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:26 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:26 : I am in catch area
MIG: 20:31:26 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:34 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:34 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:34 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:31:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:34 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:34 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:34 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:34 : vivado_mode: xpg_bd
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 1
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 : isPortInterface: 0
MIG: 20:31:34 :  locked false  
MIG: 20:31:34 : HDL Language: Verilog
MIG: 20:31:34 : compInfo: false
MIG: 20:31:34 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:34 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:34 : I am in catch area
MIG: 20:31:34 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:42 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:42 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:42 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:42 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:42 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:31:42 : Running implementation.xit
MIG: 20:31:42 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:31:42 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:31:42 : ################# RUNNING MIG BATCH ###################
MIG: 20:31:42 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:31:42 : synp_flow:  -- synthesis_mode: Other
MIG: 20:31:42 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:31:42 : vivado_mode: xpg_bd
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 1
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 : isPortInterface: 0
MIG: 20:31:42 :  locked false  
MIG: 20:31:42 : HDL Language: Verilog
MIG: 20:31:42 : compInfo: false
MIG: 20:31:42 : Vivado Options xc7a100t csg324 -1
MIG: 20:31:42 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:31:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:31:42 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:31:42 : I am in catch area
MIG: 20:31:42 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:31:50 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:31:50 : Component_Name: design_1_mig_7series_0_0
MIG: 20:31:50 : Moving design_1_mig_7series_0_0 ...
MIG: 20:31:50 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:31:50 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:00 : xml_input_file: board.prj
MIG: 20:58:00 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:00 : In updateAllModelParams
MIG: 20:58:00 : XGUI hdlLanguage: Verilog
MIG: 20:58:00 : xgui vivado_mode: xpg_bd
MIG: 20:58:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:58:00 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:58:01 : 
MIG: 20:58:01 : Inside fn mem: DDR2
MIG: 20:58:01 : QDRII+ Inside fn ui: 81000000
MIG: 20:58:01 : cntrl:  memtype: DDR2
MIG: 20:58:01 : 
MIG: 20:58:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 :  polarity_value: 1
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 : cntrl:  memtype: DDR2
MIG: 20:58:01 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:58:01 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:58:01 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: ECC ==> OFF
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:58:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:58:01 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:58:01 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:58:01 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:58:01 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:58:01 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:58:01 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:58:01 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:58:01 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:58:01 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:58:01 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:58:01 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:58:01 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:58:01 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:58:01 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:58:01 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:58:01 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:58:01 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:58:01 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:58:01 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:58:01 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:58:01 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:58:01 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:58:01 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:58:01 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:58:01 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:58:01 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:58:01 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:58:01 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:58:01 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:58:01 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:58:01 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:58:01 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:58:01 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:58:01 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:58:01 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:58:01 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:58:01 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:58:01 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:58:01 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:58:01 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:58:01 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:58:01 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:58:01 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:58:01 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:58:01 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:58:01 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:58:01 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:58:01 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:58:01 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:58:01 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:58:01 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:58:01 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:58:01 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:58:01 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:58:01 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:58:01 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:58:01 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:58:01 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:58:01 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:58:01 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:58:01 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:58:01 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:58:01 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:58:01 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:58:01 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:58:01 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:58:01 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:58:01 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:58:01 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:58:01 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:58:01 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:58:01 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:58:01 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:58:01 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:58:01 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:58:01 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:58:01 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:58:01 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:58:01 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:58:01 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:58:01 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:58:01 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:58:01 : 3
MIG: 20:58:01 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:58:01 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:58:01 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:58:01 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:58:01 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:58:01 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:58:01 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:58:01 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:58:01 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:58:01 : 
MIG: 20:58:01 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:58:01 : 
MIG: 20:58:01 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 : 
MIG: 20:58:01 : Same Interface
MIG: 20:58:01 : xml_input_file: board.prj
MIG: 20:58:01 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:10 : xml_input_file: board.prj
MIG: 20:58:10 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:10 : In updateAllModelParams
MIG: 20:58:10 : XGUI hdlLanguage: Verilog
MIG: 20:58:10 : xgui vivado_mode: xpg_bd
MIG: 20:58:10 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 20:58:10 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 20:58:11 : 
MIG: 20:58:11 : Inside fn mem: DDR2
MIG: 20:58:11 : QDRII+ Inside fn ui: 81000000
MIG: 20:58:11 : cntrl:  memtype: DDR2
MIG: 20:58:11 : 
MIG: 20:58:11 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 :  polarity_value: 1
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 : cntrl:  memtype: DDR2
MIG: 20:58:11 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 20:58:11 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 20:58:11 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: ECC ==> OFF
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 20:58:11 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 20:58:11 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 20:58:11 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 20:58:11 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 20:58:11 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 20:58:11 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 20:58:11 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 20:58:11 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 20:58:11 :  Invalid Param: DDR2_AL ==> "0"
MIG: 20:58:11 :  Invalid Param: DDR2_nAL ==> 0
MIG: 20:58:11 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 20:58:11 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 20:58:11 :  Invalid Param: DDR2_CL ==> 5
MIG: 20:58:11 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 20:58:11 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 20:58:11 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 20:58:11 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 20:58:11 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 20:58:11 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 20:58:11 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 20:58:11 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 20:58:11 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 20:58:11 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 20:58:11 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 20:58:11 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 20:58:11 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 20:58:11 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 20:58:11 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 20:58:11 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 20:58:11 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 20:58:11 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 20:58:11 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 20:58:11 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 20:58:11 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 20:58:11 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 20:58:11 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 20:58:11 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 20:58:11 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 20:58:11 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 20:58:11 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 20:58:11 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 20:58:11 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 20:58:11 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 20:58:11 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 20:58:11 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 20:58:11 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 20:58:11 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 20:58:11 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 20:58:11 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 20:58:11 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 20:58:11 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 20:58:11 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 20:58:11 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 20:58:11 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 20:58:11 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 20:58:11 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 20:58:11 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 20:58:11 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 20:58:11 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 20:58:11 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 20:58:11 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 20:58:11 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 20:58:11 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 20:58:11 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 20:58:11 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 20:58:11 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 20:58:11 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 20:58:11 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 20:58:11 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 20:58:11 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 20:58:11 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 20:58:11 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 20:58:11 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 20:58:11 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 20:58:11 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 20:58:11 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 20:58:11 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 20:58:11 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 20:58:11 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 20:58:11 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 20:58:11 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 20:58:11 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 20:58:11 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 20:58:11 : 2
MIG: 20:58:11 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 20:58:11 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 20:58:11 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 20:58:11 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 20:58:11 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 20:58:11 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 20:58:11 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 20:58:11 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 20:58:11 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 20:58:11 : 
MIG: 20:58:11 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 20:58:11 : 
MIG: 20:58:11 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 : 
MIG: 20:58:11 : Same Interface
MIG: 20:58:12 : xml_input_file: board.prj
MIG: 20:58:12 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:16 : Running synthesis.xit
MIG: 20:58:16 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:16 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:58:16 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:16 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:58:16 : vivado_mode: xpg_bd
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 1
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 : isPortInterface: 0
MIG: 20:58:16 :  locked false  
MIG: 20:58:16 : HDL Language: Verilog
MIG: 20:58:16 : compInfo: false
MIG: 20:58:16 : Vivado Options xc7a100t csg324 -1
MIG: 20:58:16 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:58:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:58:16 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:58:16 : I am in catch area
MIG: 20:58:16 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:58:25 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:25 : Component_Name: design_1_mig_7series_0_0
MIG: 20:58:25 : Moving design_1_mig_7series_0_0 ...
MIG: 20:58:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:58:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:25 : Running vlog_synth_rpr.xit
MIG: 20:58:25 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:58:25 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:58:25 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:58:25 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:25 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:58:25 : vivado_mode: xpg_bd
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 1
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 : isPortInterface: 0
MIG: 20:58:25 :  locked false  
MIG: 20:58:25 : HDL Language: Verilog
MIG: 20:58:25 : compInfo: false
MIG: 20:58:25 : Vivado Options xc7a100t csg324 -1
MIG: 20:58:25 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:58:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:58:25 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:58:25 : I am in catch area
MIG: 20:58:25 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:58:34 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:34 : Component_Name: design_1_mig_7series_0_0
MIG: 20:58:34 : Moving design_1_mig_7series_0_0 ...
MIG: 20:58:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:58:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:34 : Running simulation.xit
MIG: 20:58:34 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:58:34 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:34 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:58:34 : vivado_mode: xpg_bd
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 1
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 : isPortInterface: 0
MIG: 20:58:34 :  locked false  
MIG: 20:58:34 : HDL Language: Verilog
MIG: 20:58:34 : compInfo: false
MIG: 20:58:34 : Vivado Options xc7a100t csg324 -1
MIG: 20:58:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:58:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:58:34 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:58:34 : I am in catch area
MIG: 20:58:34 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:58:43 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:43 : Component_Name: design_1_mig_7series_0_0
MIG: 20:58:43 : Moving design_1_mig_7series_0_0 ...
MIG: 20:58:43 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:58:43 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:58:43 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:58:43 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:58:43 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:43 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:58:43 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:43 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:58:43 : vivado_mode: xpg_bd
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 1
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 : isPortInterface: 0
MIG: 20:58:43 :  locked false  
MIG: 20:58:43 : HDL Language: Verilog
MIG: 20:58:43 : compInfo: false
MIG: 20:58:43 : Vivado Options xc7a100t csg324 -1
MIG: 20:58:43 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:58:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:58:43 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:58:43 : I am in catch area
MIG: 20:58:43 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:58:52 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:58:52 : Component_Name: design_1_mig_7series_0_0
MIG: 20:58:52 : Moving design_1_mig_7series_0_0 ...
MIG: 20:58:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:58:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 20:58:52 : Running implementation.xit
MIG: 20:58:52 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 20:58:52 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 20:58:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:58:52 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 20:58:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:58:52 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 20:58:52 : vivado_mode: xpg_bd
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:52 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 1
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 : isPortInterface: 0
MIG: 20:58:53 :  locked false  
MIG: 20:58:53 : HDL Language: Verilog
MIG: 20:58:53 : compInfo: false
MIG: 20:58:53 : Vivado Options xc7a100t csg324 -1
MIG: 20:58:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 20:58:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 20:58:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 20:58:53 : I am in catch area
MIG: 20:58:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 20:59:01 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 20:59:01 : Component_Name: design_1_mig_7series_0_0
MIG: 20:59:01 : Moving design_1_mig_7series_0_0 ...
MIG: 20:59:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 20:59:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:31:45 : xml_input_file: board.prj
MIG: 22:31:45 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:31:45 : In updateAllModelParams
MIG: 22:31:45 : XGUI hdlLanguage: Verilog
MIG: 22:31:45 : xgui vivado_mode: xpg_bd
MIG: 22:31:45 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:31:45 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:31:46 : 
MIG: 22:31:46 : Inside fn mem: DDR2
MIG: 22:31:46 : QDRII+ Inside fn ui: 81000000
MIG: 22:31:46 : cntrl:  memtype: DDR2
MIG: 22:31:46 : 
MIG: 22:31:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 :  polarity_value: 1
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 : cntrl:  memtype: DDR2
MIG: 22:31:46 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:31:46 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:31:46 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: ECC ==> OFF
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:31:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:31:46 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:31:46 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:31:46 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:31:46 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:31:46 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:31:46 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:31:46 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:31:46 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:31:46 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:31:46 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:31:46 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:31:46 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:31:46 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:31:46 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:31:46 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:31:46 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:31:46 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:31:46 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:31:46 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:31:46 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:31:46 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:31:46 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:31:46 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:31:46 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:31:46 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:31:46 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:31:46 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:31:46 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:31:46 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:31:46 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:31:46 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:31:46 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:31:46 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:31:46 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:31:46 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:31:46 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:31:46 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:31:46 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:31:46 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:31:46 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:31:46 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:31:46 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:31:46 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:31:46 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:31:46 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:31:46 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:31:46 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:31:46 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:31:46 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:31:46 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:31:46 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:31:46 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:31:46 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:31:46 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:31:46 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:31:46 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:31:46 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:31:46 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:31:46 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:31:46 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:31:46 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:31:46 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:31:46 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:31:46 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:31:46 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:31:46 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:31:46 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:31:46 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:31:46 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:31:46 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:31:46 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:31:46 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:31:46 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:31:46 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:31:46 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:31:46 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:31:46 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:31:46 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:31:46 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:31:46 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:31:46 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:31:46 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:31:46 : 3
MIG: 22:31:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:31:46 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:31:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:31:46 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:31:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:31:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:31:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:31:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:31:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:31:46 : 
MIG: 22:31:46 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:31:46 : 
MIG: 22:31:46 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 : 
MIG: 22:31:46 : Same Interface
MIG: 22:31:46 : xml_input_file: board.prj
MIG: 22:31:46 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:31:54 : xml_input_file: board.prj
MIG: 22:31:54 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:31:54 : In updateAllModelParams
MIG: 22:31:54 : XGUI hdlLanguage: Verilog
MIG: 22:31:54 : xgui vivado_mode: xpg_bd
MIG: 22:31:54 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 22:31:54 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 22:31:55 : 
MIG: 22:31:55 : Inside fn mem: DDR2
MIG: 22:31:55 : QDRII+ Inside fn ui: 81000000
MIG: 22:31:55 : cntrl:  memtype: DDR2
MIG: 22:31:55 : 
MIG: 22:31:55 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 :  polarity_value: 1
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 : cntrl:  memtype: DDR2
MIG: 22:31:55 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 22:31:55 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 22:31:55 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: ECC ==> OFF
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 22:31:55 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 22:31:55 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 22:31:55 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 22:31:55 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 22:31:55 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 22:31:55 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 22:31:55 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 22:31:55 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 22:31:55 :  Invalid Param: DDR2_AL ==> "0"
MIG: 22:31:55 :  Invalid Param: DDR2_nAL ==> 0
MIG: 22:31:55 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 22:31:55 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 22:31:55 :  Invalid Param: DDR2_CL ==> 5
MIG: 22:31:55 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 22:31:55 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 22:31:55 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 22:31:55 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 22:31:55 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 22:31:55 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 22:31:55 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 22:31:55 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 22:31:55 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 22:31:55 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 22:31:55 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 22:31:55 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 22:31:55 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 22:31:55 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 22:31:55 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 22:31:55 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 22:31:55 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 22:31:55 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 22:31:55 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 22:31:55 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 22:31:55 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 22:31:55 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 22:31:55 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 22:31:55 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 22:31:55 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 22:31:55 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 22:31:55 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 22:31:55 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 22:31:55 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 22:31:55 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 22:31:55 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 22:31:55 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 22:31:55 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 22:31:55 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 22:31:55 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 22:31:55 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 22:31:55 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 22:31:55 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 22:31:55 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 22:31:55 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 22:31:55 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 22:31:55 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 22:31:55 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 22:31:55 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 22:31:55 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 22:31:55 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 22:31:55 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 22:31:55 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 22:31:55 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 22:31:55 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 22:31:55 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 22:31:55 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 22:31:55 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 22:31:55 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 22:31:55 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 22:31:55 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 22:31:55 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 22:31:55 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 22:31:55 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 22:31:55 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 22:31:55 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 22:31:55 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 22:31:55 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 22:31:55 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 22:31:55 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 22:31:55 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 22:31:55 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 22:31:55 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 22:31:55 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 22:31:55 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 22:31:55 : 2
MIG: 22:31:55 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 22:31:55 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 22:31:55 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 22:31:55 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 22:31:55 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 22:31:55 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 22:31:55 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 22:31:55 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 22:31:55 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 22:31:55 : 
MIG: 22:31:55 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 22:31:55 : 
MIG: 22:31:55 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 : 
MIG: 22:31:55 : Same Interface
MIG: 22:31:56 : xml_input_file: board.prj
MIG: 22:31:56 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:31:59 : Running synthesis.xit
MIG: 22:31:59 : ################# RUNNING MIG BATCH ###################
MIG: 22:31:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:31:59 : synp_flow:  -- synthesis_mode: Other
MIG: 22:31:59 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:31:59 : vivado_mode: xpg_bd
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 1
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 : isPortInterface: 0
MIG: 22:31:59 :  locked false  
MIG: 22:31:59 : HDL Language: Verilog
MIG: 22:31:59 : compInfo: false
MIG: 22:31:59 : Vivado Options xc7a100t csg324 -1
MIG: 22:31:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:31:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:31:59 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:31:59 : I am in catch area
MIG: 22:31:59 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:07 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:07 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:07 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:07 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:07 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:07 : Running vlog_synth_rpr.xit
MIG: 22:32:07 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:32:07 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:32:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:07 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:07 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:07 : vivado_mode: xpg_bd
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 1
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 : isPortInterface: 0
MIG: 22:32:07 :  locked false  
MIG: 22:32:07 : HDL Language: Verilog
MIG: 22:32:07 : compInfo: false
MIG: 22:32:07 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:07 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:07 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:07 : I am in catch area
MIG: 22:32:07 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:15 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:15 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:15 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:15 : Running simulation.xit
MIG: 22:32:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:15 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:15 : vivado_mode: xpg_bd
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 1
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 : isPortInterface: 0
MIG: 22:32:15 :  locked false  
MIG: 22:32:15 : HDL Language: Verilog
MIG: 22:32:15 : compInfo: false
MIG: 22:32:15 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:15 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:15 : I am in catch area
MIG: 22:32:15 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:23 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:23 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:23 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:23 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:23 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:32:23 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:32:23 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:32:23 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:24 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:24 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:24 : vivado_mode: xpg_bd
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 1
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 : isPortInterface: 0
MIG: 22:32:24 :  locked false  
MIG: 22:32:24 : HDL Language: Verilog
MIG: 22:32:24 : compInfo: false
MIG: 22:32:24 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:24 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:24 : I am in catch area
MIG: 22:32:24 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:32 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:32 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:32 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:32 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:32 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 22:32:32 : Running implementation.xit
MIG: 22:32:32 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 22:32:32 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 22:32:32 : ################# RUNNING MIG BATCH ###################
MIG: 22:32:32 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 22:32:32 : synp_flow:  -- synthesis_mode: Other
MIG: 22:32:32 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 22:32:32 : vivado_mode: xpg_bd
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 1
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 : isPortInterface: 0
MIG: 22:32:32 :  locked false  
MIG: 22:32:32 : HDL Language: Verilog
MIG: 22:32:32 : compInfo: false
MIG: 22:32:32 : Vivado Options xc7a100t csg324 -1
MIG: 22:32:32 : 1: xc7a100t 2: csg324 3: -1
MIG: 22:32:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 22:32:32 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 22:32:32 : I am in catch area
MIG: 22:32:32 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 22:32:41 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 22:32:41 : Component_Name: design_1_mig_7series_0_0
MIG: 22:32:41 : Moving design_1_mig_7series_0_0 ...
MIG: 22:32:41 : Moving design_1_mig_7series_0_0.veo ...
MIG: 22:32:41 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:13:37 : xml_input_file: board.prj
MIG: 15:13:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:37 : xml_input_file: board.prj
MIG: 15:13:37 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:39 : xml_input_file: board.prj
MIG: 15:13:39 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:39 : In updateAllModelParams
MIG: 15:13:39 : XGUI hdlLanguage: Verilog
MIG: 15:13:39 : xgui vivado_mode: xpg_bd
MIG: 15:13:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:13:39 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:13:40 : 
MIG: 15:13:40 : Inside fn mem: DDR2
MIG: 15:13:40 : QDRII+ Inside fn ui: 81000000
MIG: 15:13:40 : cntrl:  memtype: DDR2
MIG: 15:13:40 : 
MIG: 15:13:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 :  polarity_value: 1
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 : cntrl:  memtype: DDR2
MIG: 15:13:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:13:40 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:13:40 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: ECC ==> OFF
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:13:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:13:40 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:13:40 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:13:40 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:13:40 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:13:40 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:13:40 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:13:40 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:13:40 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:13:40 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:13:40 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:13:40 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:13:40 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:13:40 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:13:40 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:13:40 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:13:40 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:13:40 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:13:40 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:13:40 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:13:40 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:13:40 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:13:40 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:13:40 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:13:40 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:13:40 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:13:40 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:13:40 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:13:40 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:13:40 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:13:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:13:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:13:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:13:40 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:13:40 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:13:40 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:13:40 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:13:40 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:13:40 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:13:40 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:13:40 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:13:40 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:13:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:13:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:13:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:13:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:13:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:13:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:13:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:13:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:13:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:13:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:13:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:13:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:13:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:13:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:13:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:13:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:13:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:13:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:13:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:13:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:13:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:13:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:13:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:13:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:13:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:13:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:13:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:13:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:13:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:13:40 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:13:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:13:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:13:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:13:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:13:40 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:13:40 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:13:40 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:13:40 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:13:40 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:13:40 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:13:40 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:13:40 : 3
MIG: 15:13:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:13:40 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:13:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:13:40 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:13:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:13:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:13:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:13:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:13:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:13:40 : 
MIG: 15:13:40 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:13:40 : 
MIG: 15:13:40 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 : 
MIG: 15:13:40 : Same Interface
MIG: 15:13:40 : xml_input_file: board.prj
MIG: 15:13:40 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:48 : xml_input_file: board.prj
MIG: 15:13:48 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:48 : In updateAllModelParams
MIG: 15:13:48 : XGUI hdlLanguage: Verilog
MIG: 15:13:48 : xgui vivado_mode: xpg_bd
MIG: 15:13:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:13:48 : Reading D:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:13:49 : 
MIG: 15:13:49 : Inside fn mem: DDR2
MIG: 15:13:49 : QDRII+ Inside fn ui: 81000000
MIG: 15:13:49 : cntrl:  memtype: DDR2
MIG: 15:13:49 : 
MIG: 15:13:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 :  polarity_value: 1
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 : cntrl:  memtype: DDR2
MIG: 15:13:49 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:13:49 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:13:49 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: ECC ==> OFF
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:13:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:13:49 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:13:49 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:13:49 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:13:49 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:13:49 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:13:49 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:13:49 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:13:49 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:13:49 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:13:49 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:13:49 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:13:49 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:13:49 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:13:49 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:13:49 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:13:49 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:13:49 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:13:49 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:13:49 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:13:49 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:13:49 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:13:49 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:13:49 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:13:49 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:13:49 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:13:49 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:13:49 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:13:49 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:13:49 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:13:49 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:13:49 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:13:49 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:13:49 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:13:49 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:13:49 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:13:49 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:13:49 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:13:49 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:13:49 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:13:49 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:13:49 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:13:49 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:13:49 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:13:49 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:13:49 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:13:49 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:13:49 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:13:49 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:13:49 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:13:49 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:13:49 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:13:49 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:13:49 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:13:49 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:13:49 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:13:49 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:13:49 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:13:49 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:13:49 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:13:49 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:13:49 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:13:49 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:13:49 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:13:49 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:13:49 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:13:49 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:13:49 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:13:49 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:13:49 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:13:49 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:13:49 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:13:49 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:13:49 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:13:49 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:13:49 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:13:49 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:13:49 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:13:49 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:13:49 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:13:49 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:13:49 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:13:49 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:13:49 : 2
MIG: 15:13:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:13:49 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:13:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:13:49 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:13:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:13:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:13:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:13:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:13:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:13:49 : 
MIG: 15:13:49 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:13:49 : 
MIG: 15:13:49 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 : 
MIG: 15:13:49 : Same Interface
MIG: 15:13:49 : xml_input_file: board.prj
MIG: 15:13:49 : Absolute path of xml_input_file: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:13:53 : Running synthesis.xit
MIG: 15:13:53 : ################# RUNNING MIG BATCH ###################
MIG: 15:13:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:13:53 : synp_flow:  -- synthesis_mode: Other
MIG: 15:13:53 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:13:53 : vivado_mode: xpg_bd
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 1
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 : isPortInterface: 0
MIG: 15:13:53 :  locked false  
MIG: 15:13:53 : HDL Language: Verilog
MIG: 15:13:53 : compInfo: false
MIG: 15:13:53 : Vivado Options xc7a100t csg324 -1
MIG: 15:13:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:13:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:13:53 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:13:53 : I am in catch area
MIG: 15:13:53 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:03 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:14:03 : Component_Name: design_1_mig_7series_0_0
MIG: 15:14:03 : Moving design_1_mig_7series_0_0 ...
MIG: 15:14:03 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:14:03 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:04 : Running vlog_synth_rpr.xit
MIG: 15:14:04 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:14:04 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:04 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:14:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:04 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:14:04 : vivado_mode: xpg_bd
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 1
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 : isPortInterface: 0
MIG: 15:14:04 :  locked false  
MIG: 15:14:04 : HDL Language: Verilog
MIG: 15:14:04 : compInfo: false
MIG: 15:14:04 : Vivado Options xc7a100t csg324 -1
MIG: 15:14:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:14:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:04 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:14:04 : I am in catch area
MIG: 15:14:04 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:11 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:14:11 : Component_Name: design_1_mig_7series_0_0
MIG: 15:14:11 : Moving design_1_mig_7series_0_0 ...
MIG: 15:14:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:14:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:11 : Running simulation.xit
MIG: 15:14:11 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:14:11 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:11 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:14:11 : vivado_mode: xpg_bd
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 1
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 : isPortInterface: 0
MIG: 15:14:11 :  locked false  
MIG: 15:14:11 : HDL Language: Verilog
MIG: 15:14:11 : compInfo: false
MIG: 15:14:11 : Vivado Options xc7a100t csg324 -1
MIG: 15:14:11 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:14:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:11 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:14:11 : I am in catch area
MIG: 15:14:11 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:19 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:14:19 : Component_Name: design_1_mig_7series_0_0
MIG: 15:14:19 : Moving design_1_mig_7series_0_0 ...
MIG: 15:14:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:14:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:14:19 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:14:19 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:19 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:14:19 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:19 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:14:19 : vivado_mode: xpg_bd
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 1
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 : isPortInterface: 0
MIG: 15:14:19 :  locked false  
MIG: 15:14:19 : HDL Language: Verilog
MIG: 15:14:19 : compInfo: false
MIG: 15:14:19 : Vivado Options xc7a100t csg324 -1
MIG: 15:14:19 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:14:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:19 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:14:19 : I am in catch area
MIG: 15:14:19 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:26 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:14:26 : Component_Name: design_1_mig_7series_0_0
MIG: 15:14:26 : Moving design_1_mig_7series_0_0 ...
MIG: 15:14:26 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:14:26 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:26 : Running implementation.xit
MIG: 15:14:26 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:14:26 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:26 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:14:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:26 : outputDirectory: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:14:26 : vivado_mode: xpg_bd
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 1
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 :  locked false  
MIG: 15:14:26 : HDL Language: Verilog
MIG: 15:14:26 : compInfo: false
MIG: 15:14:26 : Vivado Options xc7a100t csg324 -1
MIG: 15:14:26 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:14:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:14:26 : xilinx_path: D:/xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:14:26 : I am in catch area
MIG: 15:14:26 : Running D:/xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:33 : XML_INPUT_FILE: d:/xilinx/Zhe/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:14:33 : Component_Name: design_1_mig_7series_0_0
MIG: 15:14:33 : Moving design_1_mig_7series_0_0 ...
MIG: 15:14:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:14:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:35:36 : xml_input_file: board.prj
MIG: 11:35:36 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:36 : xml_input_file: board.prj
MIG: 11:35:36 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:39 : xml_input_file: board.prj
MIG: 11:35:39 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:39 : In updateAllModelParams
MIG: 11:35:39 : XGUI hdlLanguage: Verilog
MIG: 11:35:39 : xgui vivado_mode: xpg_bd
MIG: 11:35:39 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:35:39 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 11:35:40 : 
MIG: 11:35:40 : Inside fn mem: DDR2
MIG: 11:35:40 : QDRII+ Inside fn ui: 81000000
MIG: 11:35:40 : cntrl:  memtype: DDR2
MIG: 11:35:40 : 
MIG: 11:35:40 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 :  polarity_value: 1
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 : cntrl:  memtype: DDR2
MIG: 11:35:40 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:35:40 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:35:40 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: ECC ==> OFF
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:35:40 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:35:40 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:35:40 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:35:40 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:35:40 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:35:40 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:35:40 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:35:40 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:35:40 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:35:40 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:35:40 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:35:40 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:35:40 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:35:40 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:35:40 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:35:40 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:35:40 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:35:40 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:35:40 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:35:40 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:35:40 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:35:40 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:35:40 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:35:40 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:35:40 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 11:35:40 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 11:35:40 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:35:40 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:35:40 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:35:40 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:35:40 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:35:40 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:35:40 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:35:40 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:35:40 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:35:40 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:35:40 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:35:40 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:35:40 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:35:40 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:35:40 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:35:40 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:35:40 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:35:40 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:35:40 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:35:40 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:35:40 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:35:40 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:35:40 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:35:40 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:35:40 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:35:40 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:35:40 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:35:40 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:35:40 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:35:40 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:35:40 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:35:40 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:35:40 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:35:40 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:35:40 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:35:40 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:35:40 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:35:40 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:35:40 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:35:40 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:35:40 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:35:40 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:35:40 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:35:40 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:35:40 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:35:40 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:35:40 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:35:40 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:35:40 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:35:40 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:35:40 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:35:40 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:35:40 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:35:40 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:35:40 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:35:40 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:35:40 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:35:40 : 3
MIG: 11:35:40 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:35:40 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:35:40 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:35:40 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:35:40 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:35:40 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:35:40 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:35:40 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:35:40 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:35:40 : 
MIG: 11:35:40 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:35:40 : 
MIG: 11:35:40 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 : 
MIG: 11:35:40 : Same Interface
MIG: 11:35:40 : xml_input_file: board.prj
MIG: 11:35:40 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:46 : xml_input_file: board.prj
MIG: 11:35:46 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:46 : In updateAllModelParams
MIG: 11:35:46 : XGUI hdlLanguage: Verilog
MIG: 11:35:46 : xgui vivado_mode: xpg_bd
MIG: 11:35:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:35:46 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 11:35:47 : 
MIG: 11:35:47 : Inside fn mem: DDR2
MIG: 11:35:47 : QDRII+ Inside fn ui: 81000000
MIG: 11:35:47 : cntrl:  memtype: DDR2
MIG: 11:35:47 : 
MIG: 11:35:47 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 :  polarity_value: 1
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 : cntrl:  memtype: DDR2
MIG: 11:35:47 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:35:47 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 11:35:47 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: ECC ==> OFF
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 11:35:47 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:35:47 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:35:47 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:35:47 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 11:35:47 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 11:35:47 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 11:35:47 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 11:35:47 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 11:35:47 :  Invalid Param: DDR2_AL ==> "0"
MIG: 11:35:47 :  Invalid Param: DDR2_nAL ==> 0
MIG: 11:35:47 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 11:35:47 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 11:35:47 :  Invalid Param: DDR2_CL ==> 5
MIG: 11:35:47 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 11:35:47 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 11:35:47 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 11:35:47 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 11:35:47 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 11:35:47 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 11:35:47 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 11:35:47 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 11:35:47 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 11:35:47 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 11:35:47 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 11:35:47 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 11:35:47 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 11:35:47 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 11:35:47 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 11:35:47 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 11:35:47 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 11:35:47 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 11:35:47 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 11:35:47 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 11:35:47 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 11:35:47 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 11:35:47 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 11:35:47 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 11:35:47 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:35:47 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 11:35:47 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:35:47 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 11:35:47 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 11:35:47 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 11:35:47 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 11:35:47 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 11:35:47 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 11:35:47 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:35:47 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 11:35:47 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 11:35:47 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 11:35:47 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 11:35:47 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 11:35:47 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 11:35:47 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 11:35:47 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 11:35:47 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 11:35:47 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 11:35:47 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:35:47 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:35:47 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:35:47 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:35:47 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 11:35:47 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 11:35:47 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 11:35:47 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 11:35:47 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 11:35:47 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 11:35:47 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:35:47 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 11:35:47 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 11:35:47 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 11:35:47 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 11:35:47 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 11:35:47 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:35:47 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 11:35:47 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:35:47 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 11:35:47 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 11:35:47 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 11:35:47 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 11:35:47 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:35:47 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 11:35:47 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:35:47 : 2
MIG: 11:35:47 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:35:47 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 11:35:47 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 11:35:47 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:35:47 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:35:47 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:35:47 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:35:47 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:35:47 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:35:47 : 
MIG: 11:35:47 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 11:35:47 : 
MIG: 11:35:47 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 : 
MIG: 11:35:47 : Same Interface
MIG: 11:35:47 : xml_input_file: board.prj
MIG: 11:35:47 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:35:51 : Running synthesis.xit
MIG: 11:35:51 : ################# RUNNING MIG BATCH ###################
MIG: 11:35:51 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:35:51 : synp_flow:  -- synthesis_mode: Other
MIG: 11:35:51 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:35:51 : vivado_mode: xpg_bd
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 1
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 : isPortInterface: 0
MIG: 11:35:51 :  locked false  
MIG: 11:35:51 : HDL Language: Verilog
MIG: 11:35:51 : compInfo: false
MIG: 11:35:51 : Vivado Options xc7a100t csg324 -1
MIG: 11:35:51 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:35:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:35:51 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:35:51 : I am in catch area
MIG: 11:35:51 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:01 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:36:01 : Component_Name: design_1_mig_7series_0_0
MIG: 11:36:01 : Moving design_1_mig_7series_0_0 ...
MIG: 11:36:01 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:36:01 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:02 : Running vlog_synth_rpr.xit
MIG: 11:36:02 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:36:02 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:36:02 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:36:02 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:02 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:36:02 : vivado_mode: xpg_bd
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 1
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 : isPortInterface: 0
MIG: 11:36:02 :  locked false  
MIG: 11:36:02 : HDL Language: Verilog
MIG: 11:36:02 : compInfo: false
MIG: 11:36:02 : Vivado Options xc7a100t csg324 -1
MIG: 11:36:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:36:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:36:02 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:36:02 : I am in catch area
MIG: 11:36:02 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:07 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:36:07 : Component_Name: design_1_mig_7series_0_0
MIG: 11:36:07 : Moving design_1_mig_7series_0_0 ...
MIG: 11:36:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:36:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:08 : Running simulation.xit
MIG: 11:36:08 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:36:08 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:08 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:36:08 : vivado_mode: xpg_bd
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 1
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 : isPortInterface: 0
MIG: 11:36:08 :  locked false  
MIG: 11:36:08 : HDL Language: Verilog
MIG: 11:36:08 : compInfo: false
MIG: 11:36:08 : Vivado Options xc7a100t csg324 -1
MIG: 11:36:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:36:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:36:08 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:36:08 : I am in catch area
MIG: 11:36:08 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:13 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:36:13 : Component_Name: design_1_mig_7series_0_0
MIG: 11:36:13 : Moving design_1_mig_7series_0_0 ...
MIG: 11:36:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:36:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:36:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:36:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:36:14 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:36:14 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:14 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:36:14 : vivado_mode: xpg_bd
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 1
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 : isPortInterface: 0
MIG: 11:36:14 :  locked false  
MIG: 11:36:14 : HDL Language: Verilog
MIG: 11:36:14 : compInfo: false
MIG: 11:36:14 : Vivado Options xc7a100t csg324 -1
MIG: 11:36:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:36:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:36:14 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:36:14 : I am in catch area
MIG: 11:36:14 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:19 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:36:19 : Component_Name: design_1_mig_7series_0_0
MIG: 11:36:19 : Moving design_1_mig_7series_0_0 ...
MIG: 11:36:19 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:36:19 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:36:20 : Running implementation.xit
MIG: 11:36:20 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 11:36:20 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 11:36:20 : ################# RUNNING MIG BATCH ###################
MIG: 11:36:20 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 11:36:20 : synp_flow:  -- synthesis_mode: Other
MIG: 11:36:20 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 11:36:20 : vivado_mode: xpg_bd
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 1
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 : isPortInterface: 0
MIG: 11:36:20 :  locked false  
MIG: 11:36:20 : HDL Language: Verilog
MIG: 11:36:20 : compInfo: false
MIG: 11:36:20 : Vivado Options xc7a100t csg324 -1
MIG: 11:36:20 : 1: xc7a100t 2: csg324 3: -1
MIG: 11:36:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 11:36:20 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 11:36:20 : I am in catch area
MIG: 11:36:20 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 11:36:25 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:36:25 : Component_Name: design_1_mig_7series_0_0
MIG: 11:36:25 : Moving design_1_mig_7series_0_0 ...
MIG: 11:36:25 : Moving design_1_mig_7series_0_0.veo ...
MIG: 11:36:25 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:17:48 : xml_input_file: board.prj
MIG: 12:17:48 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:17:48 : In updateAllModelParams
MIG: 12:17:48 : XGUI hdlLanguage: Verilog
MIG: 12:17:48 : xgui vivado_mode: xpg_bd
MIG: 12:17:48 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:17:48 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 12:17:49 : 
MIG: 12:17:49 : Inside fn mem: DDR2
MIG: 12:17:49 : QDRII+ Inside fn ui: 81000000
MIG: 12:17:49 : cntrl:  memtype: DDR2
MIG: 12:17:49 : 
MIG: 12:17:49 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 :  polarity_value: 1
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 : cntrl:  memtype: DDR2
MIG: 12:17:49 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:17:49 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:17:49 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: ECC ==> OFF
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:17:49 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:17:49 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:17:49 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:17:49 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:17:49 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:17:49 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:17:49 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:17:49 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:17:49 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:17:49 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:17:49 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:17:49 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:17:49 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:17:49 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:17:49 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:17:49 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:17:49 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:17:49 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:17:49 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:17:49 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:17:49 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:17:49 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:17:49 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:17:49 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:17:49 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:17:49 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:17:49 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:17:49 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:17:49 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:17:49 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:17:49 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:17:49 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:17:49 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:17:49 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:17:49 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:17:49 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:17:49 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:17:49 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:17:49 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:17:49 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:17:49 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:17:49 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:17:49 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:17:49 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:17:49 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:17:49 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:17:49 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:17:49 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:17:49 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:17:49 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:17:49 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:17:49 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:17:49 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:17:49 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:17:49 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:17:49 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:17:49 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:17:49 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:17:49 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:17:49 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:17:49 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:17:49 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:17:49 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:17:49 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:17:49 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:17:49 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:17:49 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:17:49 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:17:49 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:17:49 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:17:49 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:17:49 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:17:49 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:17:49 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:17:49 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:17:49 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:17:49 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:17:49 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:17:49 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:17:49 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:17:49 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:17:49 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:17:49 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:17:49 : 3
MIG: 12:17:49 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:17:49 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:17:49 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:17:49 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:17:49 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:17:49 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:17:49 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:17:49 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:17:49 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:17:49 : 
MIG: 12:17:49 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:17:49 : 
MIG: 12:17:49 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 : 
MIG: 12:17:49 : Same Interface
MIG: 12:17:49 : xml_input_file: board.prj
MIG: 12:17:49 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:17:55 : xml_input_file: board.prj
MIG: 12:17:55 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:17:55 : In updateAllModelParams
MIG: 12:17:55 : XGUI hdlLanguage: Verilog
MIG: 12:17:55 : xgui vivado_mode: xpg_bd
MIG: 12:17:55 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:17:55 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 12:17:56 : 
MIG: 12:17:56 : Inside fn mem: DDR2
MIG: 12:17:56 : QDRII+ Inside fn ui: 81000000
MIG: 12:17:56 : cntrl:  memtype: DDR2
MIG: 12:17:56 : 
MIG: 12:17:56 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 :  polarity_value: 1
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 : cntrl:  memtype: DDR2
MIG: 12:17:56 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:17:56 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 12:17:56 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: ECC ==> OFF
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 12:17:56 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:17:56 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:17:56 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:17:56 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 12:17:56 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 12:17:56 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 12:17:56 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 12:17:56 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 12:17:56 :  Invalid Param: DDR2_AL ==> "0"
MIG: 12:17:56 :  Invalid Param: DDR2_nAL ==> 0
MIG: 12:17:56 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 12:17:56 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 12:17:56 :  Invalid Param: DDR2_CL ==> 5
MIG: 12:17:56 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 12:17:56 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 12:17:56 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 12:17:56 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 12:17:56 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 12:17:56 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 12:17:56 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 12:17:56 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 12:17:56 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 12:17:56 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 12:17:56 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 12:17:56 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 12:17:56 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 12:17:56 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 12:17:56 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 12:17:56 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 12:17:56 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 12:17:56 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 12:17:56 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 12:17:56 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 12:17:56 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 12:17:56 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 12:17:56 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 12:17:56 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 12:17:56 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:17:56 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 12:17:56 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:17:56 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 12:17:56 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 12:17:56 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 12:17:56 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 12:17:56 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 12:17:56 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 12:17:56 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:17:56 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 12:17:56 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 12:17:56 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 12:17:56 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 12:17:56 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 12:17:56 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 12:17:56 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 12:17:56 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 12:17:56 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 12:17:56 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 12:17:56 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:17:56 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:17:56 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:17:56 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:17:56 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 12:17:56 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 12:17:56 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 12:17:56 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 12:17:56 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 12:17:56 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 12:17:56 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:17:56 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 12:17:56 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 12:17:56 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 12:17:56 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 12:17:56 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 12:17:56 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:17:56 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 12:17:56 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:17:56 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 12:17:56 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 12:17:56 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 12:17:56 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 12:17:56 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:17:56 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 12:17:56 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:17:56 : 2
MIG: 12:17:56 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:17:56 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 12:17:56 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 12:17:56 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:17:56 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:17:56 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:17:56 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:17:56 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:17:56 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:17:56 : 
MIG: 12:17:56 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 12:17:56 : 
MIG: 12:17:56 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 : 
MIG: 12:17:56 : Same Interface
MIG: 12:17:56 : xml_input_file: board.prj
MIG: 12:17:56 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:17:59 : Running synthesis.xit
MIG: 12:17:59 : ################# RUNNING MIG BATCH ###################
MIG: 12:17:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:17:59 : synp_flow:  -- synthesis_mode: Other
MIG: 12:17:59 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:17:59 : vivado_mode: xpg_bd
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 1
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 : isPortInterface: 0
MIG: 12:17:59 :  locked false  
MIG: 12:17:59 : HDL Language: Verilog
MIG: 12:17:59 : compInfo: false
MIG: 12:17:59 : Vivado Options xc7a100t csg324 -1
MIG: 12:17:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:17:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:17:59 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:17:59 : I am in catch area
MIG: 12:17:59 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:18:05 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:18:05 : Component_Name: design_1_mig_7series_0_0
MIG: 12:18:05 : Moving design_1_mig_7series_0_0 ...
MIG: 12:18:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:18:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:18:05 : Running vlog_synth_rpr.xit
MIG: 12:18:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:18:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:18:05 : ################# RUNNING MIG BATCH ###################
MIG: 12:18:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:18:05 : synp_flow:  -- synthesis_mode: Other
MIG: 12:18:05 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:18:05 : vivado_mode: xpg_bd
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 1
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 : isPortInterface: 0
MIG: 12:18:05 :  locked false  
MIG: 12:18:05 : HDL Language: Verilog
MIG: 12:18:05 : compInfo: false
MIG: 12:18:05 : Vivado Options xc7a100t csg324 -1
MIG: 12:18:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:18:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:18:05 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:18:05 : I am in catch area
MIG: 12:18:05 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:18:11 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:18:11 : Component_Name: design_1_mig_7series_0_0
MIG: 12:18:11 : Moving design_1_mig_7series_0_0 ...
MIG: 12:18:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:18:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:18:11 : Running simulation.xit
MIG: 12:18:11 : ################# RUNNING MIG BATCH ###################
MIG: 12:18:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:18:11 : synp_flow:  -- synthesis_mode: Other
MIG: 12:18:11 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:18:11 : vivado_mode: xpg_bd
MIG: 12:18:11 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 1
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 : isPortInterface: 0
MIG: 12:18:12 :  locked false  
MIG: 12:18:12 : HDL Language: Verilog
MIG: 12:18:12 : compInfo: false
MIG: 12:18:12 : Vivado Options xc7a100t csg324 -1
MIG: 12:18:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:18:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:18:12 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:18:12 : I am in catch area
MIG: 12:18:12 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:18:17 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:18:18 : Component_Name: design_1_mig_7series_0_0
MIG: 12:18:18 : Moving design_1_mig_7series_0_0 ...
MIG: 12:18:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:18:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:18:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:18:18 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:18:18 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:18:18 : ################# RUNNING MIG BATCH ###################
MIG: 12:18:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:18:18 : synp_flow:  -- synthesis_mode: Other
MIG: 12:18:18 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:18:18 : vivado_mode: xpg_bd
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 1
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 : isPortInterface: 0
MIG: 12:18:18 :  locked false  
MIG: 12:18:18 : HDL Language: Verilog
MIG: 12:18:18 : compInfo: false
MIG: 12:18:18 : Vivado Options xc7a100t csg324 -1
MIG: 12:18:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:18:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:18:18 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:18:18 : I am in catch area
MIG: 12:18:18 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:18:24 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:18:24 : Component_Name: design_1_mig_7series_0_0
MIG: 12:18:24 : Moving design_1_mig_7series_0_0 ...
MIG: 12:18:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:18:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 12:18:24 : Running implementation.xit
MIG: 12:18:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 12:18:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 12:18:24 : ################# RUNNING MIG BATCH ###################
MIG: 12:18:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 12:18:24 : synp_flow:  -- synthesis_mode: Other
MIG: 12:18:24 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 12:18:24 : vivado_mode: xpg_bd
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 1
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 : isPortInterface: 0
MIG: 12:18:24 :  locked false  
MIG: 12:18:24 : HDL Language: Verilog
MIG: 12:18:24 : compInfo: false
MIG: 12:18:24 : Vivado Options xc7a100t csg324 -1
MIG: 12:18:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 12:18:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 12:18:24 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 12:18:24 : I am in catch area
MIG: 12:18:24 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 12:18:30 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 12:18:31 : Component_Name: design_1_mig_7series_0_0
MIG: 12:18:31 : Moving design_1_mig_7series_0_0 ...
MIG: 12:18:31 : Moving design_1_mig_7series_0_0.veo ...
MIG: 12:18:31 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:52 : xml_input_file: board.prj
MIG: 15:28:52 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:28:52 : In updateAllModelParams
MIG: 15:28:52 : XGUI hdlLanguage: Verilog
MIG: 15:28:52 : xgui vivado_mode: xpg_bd
MIG: 15:28:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:28:52 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:28:53 : 
MIG: 15:28:53 : Inside fn mem: DDR2
MIG: 15:28:53 : QDRII+ Inside fn ui: 81000000
MIG: 15:28:53 : cntrl:  memtype: DDR2
MIG: 15:28:53 : 
MIG: 15:28:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:28:53 : 
MIG: 15:28:53 : 
MIG: 15:28:53 : 
MIG: 15:28:53 : 
MIG: 15:28:53 :  polarity_value: 1
MIG: 15:28:53 : 
MIG: 15:28:53 : 
MIG: 15:28:53 : cntrl:  memtype: DDR2
MIG: 15:28:53 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:28:53 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: ECC ==> OFF
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:28:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:28:53 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:28:53 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:28:53 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:28:53 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:28:53 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:28:53 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:28:53 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:28:53 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:28:53 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:28:53 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:28:53 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:28:53 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:28:53 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:28:53 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:28:53 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:28:53 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:28:53 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:28:53 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:28:53 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:28:53 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:28:53 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:28:53 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:28:53 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:28:53 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:28:53 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:28:53 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:28:53 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:28:53 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:28:53 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:28:53 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:28:53 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:28:53 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:28:53 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:28:53 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:28:53 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:28:53 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:28:53 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:28:53 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:28:53 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:28:53 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:28:53 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:28:53 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:28:53 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:28:53 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:28:53 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:28:53 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:28:53 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:28:53 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:28:53 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:28:53 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:28:53 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:28:53 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:28:53 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:28:53 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:28:53 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:28:53 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:28:53 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:28:53 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:28:53 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:28:53 : 
MIG: 15:28:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:28:54 : 3
MIG: 15:28:54 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:28:54 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:28:54 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:28:54 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:28:54 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:28:54 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:28:54 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:28:54 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:28:54 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:28:54 : 
MIG: 15:28:54 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:28:54 : 
MIG: 15:28:54 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:28:54 : 
MIG: 15:28:54 : 
MIG: 15:28:54 : 
MIG: 15:28:54 : Same Interface
MIG: 15:28:54 : xml_input_file: board.prj
MIG: 15:28:54 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:28:59 : xml_input_file: board.prj
MIG: 15:28:59 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:28:59 : In updateAllModelParams
MIG: 15:28:59 : XGUI hdlLanguage: Verilog
MIG: 15:28:59 : xgui vivado_mode: xpg_bd
MIG: 15:28:59 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 15:28:59 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 15:29:00 : 
MIG: 15:29:00 : Inside fn mem: DDR2
MIG: 15:29:00 : QDRII+ Inside fn ui: 81000000
MIG: 15:29:00 : cntrl:  memtype: DDR2
MIG: 15:29:00 : 
MIG: 15:29:00 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 15:29:00 : 
MIG: 15:29:00 : 
MIG: 15:29:00 : 
MIG: 15:29:00 : 
MIG: 15:29:00 :  polarity_value: 1
MIG: 15:29:00 : 
MIG: 15:29:00 : 
MIG: 15:29:00 : cntrl:  memtype: DDR2
MIG: 15:29:00 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 15:29:00 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 15:29:00 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: ECC ==> OFF
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 15:29:00 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 15:29:00 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 15:29:00 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 15:29:00 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 15:29:00 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 15:29:00 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 15:29:00 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 15:29:00 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 15:29:00 :  Invalid Param: DDR2_AL ==> "0"
MIG: 15:29:00 :  Invalid Param: DDR2_nAL ==> 0
MIG: 15:29:00 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 15:29:00 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 15:29:00 :  Invalid Param: DDR2_CL ==> 5
MIG: 15:29:00 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 15:29:00 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 15:29:00 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 15:29:00 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 15:29:00 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 15:29:00 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 15:29:00 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 15:29:00 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 15:29:00 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 15:29:00 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 15:29:00 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 15:29:00 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 15:29:00 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 15:29:00 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 15:29:00 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 15:29:00 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 15:29:00 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 15:29:00 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 15:29:00 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 15:29:00 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 15:29:00 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 15:29:00 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 15:29:00 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 15:29:00 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 15:29:00 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 15:29:00 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 15:29:00 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 15:29:00 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 15:29:00 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 15:29:00 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 15:29:00 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 15:29:00 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 15:29:00 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 15:29:00 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 15:29:00 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 15:29:00 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 15:29:00 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 15:29:00 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 15:29:00 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 15:29:00 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 15:29:00 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 15:29:00 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 15:29:00 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 15:29:00 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 15:29:00 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 15:29:00 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 15:29:00 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 15:29:00 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 15:29:00 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 15:29:00 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 15:29:00 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 15:29:00 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 15:29:00 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 15:29:00 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 15:29:00 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 15:29:00 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 15:29:00 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 15:29:00 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 15:29:00 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 15:29:00 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 15:29:00 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 15:29:00 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 15:29:00 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 15:29:00 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 15:29:00 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 15:29:00 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 15:29:00 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 15:29:00 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 15:29:00 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 15:29:00 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 15:29:00 : 2
MIG: 15:29:00 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 15:29:00 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 15:29:00 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 15:29:00 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 15:29:00 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 15:29:00 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 15:29:00 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 15:29:00 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 15:29:00 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 15:29:00 : 
MIG: 15:29:00 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 15:29:00 : 
MIG: 15:29:00 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 15:29:01 : 
MIG: 15:29:01 : 
MIG: 15:29:01 : 
MIG: 15:29:01 : Same Interface
MIG: 15:29:01 : xml_input_file: board.prj
MIG: 15:29:01 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:03 : Running synthesis.xit
MIG: 15:29:03 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:03 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:29:03 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:03 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:29:03 : vivado_mode: xpg_bd
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:03 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 1
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 : isPortInterface: 0
MIG: 15:29:04 :  locked false  
MIG: 15:29:04 : HDL Language: Verilog
MIG: 15:29:04 : compInfo: false
MIG: 15:29:04 : Vivado Options xc7a100t csg324 -1
MIG: 15:29:04 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:29:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:04 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:04 : I am in catch area
MIG: 15:29:04 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:15 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:15 : Component_Name: design_1_mig_7series_0_0
MIG: 15:29:15 : Moving design_1_mig_7series_0_0 ...
MIG: 15:29:15 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:29:15 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:15 : Running vlog_synth_rpr.xit
MIG: 15:29:15 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:29:15 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:29:15 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:15 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:29:15 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:15 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:29:15 : vivado_mode: xpg_bd
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 1
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 : isPortInterface: 0
MIG: 15:29:15 :  locked false  
MIG: 15:29:15 : HDL Language: Verilog
MIG: 15:29:15 : compInfo: false
MIG: 15:29:15 : Vivado Options xc7a100t csg324 -1
MIG: 15:29:15 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:29:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:15 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:15 : I am in catch area
MIG: 15:29:15 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:22 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:22 : Component_Name: design_1_mig_7series_0_0
MIG: 15:29:22 : Moving design_1_mig_7series_0_0 ...
MIG: 15:29:22 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:29:22 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:22 : Running simulation.xit
MIG: 15:29:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:22 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:29:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:22 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:29:22 : vivado_mode: xpg_bd
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 1
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 : isPortInterface: 0
MIG: 15:29:22 :  locked false  
MIG: 15:29:22 : HDL Language: Verilog
MIG: 15:29:22 : compInfo: false
MIG: 15:29:22 : Vivado Options xc7a100t csg324 -1
MIG: 15:29:22 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:29:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:22 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:22 : I am in catch area
MIG: 15:29:22 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:28 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:28 : Component_Name: design_1_mig_7series_0_0
MIG: 15:29:28 : Moving design_1_mig_7series_0_0 ...
MIG: 15:29:28 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:29:28 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:28 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:29:28 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:29:28 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:29:28 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:28 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:29:28 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:28 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:29:28 : vivado_mode: xpg_bd
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 1
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 : isPortInterface: 0
MIG: 15:29:28 :  locked false  
MIG: 15:29:28 : HDL Language: Verilog
MIG: 15:29:28 : compInfo: false
MIG: 15:29:28 : Vivado Options xc7a100t csg324 -1
MIG: 15:29:28 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:29:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:28 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:28 : I am in catch area
MIG: 15:29:28 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:34 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:34 : Component_Name: design_1_mig_7series_0_0
MIG: 15:29:34 : Moving design_1_mig_7series_0_0 ...
MIG: 15:29:34 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:29:34 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 15:29:34 : Running implementation.xit
MIG: 15:29:34 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 15:29:34 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 15:29:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:29:34 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 15:29:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:29:34 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 15:29:34 : vivado_mode: xpg_bd
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 1
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 : isPortInterface: 0
MIG: 15:29:34 :  locked false  
MIG: 15:29:34 : HDL Language: Verilog
MIG: 15:29:34 : compInfo: false
MIG: 15:29:34 : Vivado Options xc7a100t csg324 -1
MIG: 15:29:34 : 1: xc7a100t 2: csg324 3: -1
MIG: 15:29:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 15:29:34 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 15:29:34 : I am in catch area
MIG: 15:29:34 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 15:29:40 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 15:29:40 : Component_Name: design_1_mig_7series_0_0
MIG: 15:29:40 : Moving design_1_mig_7series_0_0 ...
MIG: 15:29:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 15:29:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:29:49 : xml_input_file: board.prj
MIG: 16:29:49 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:49 : In updateAllModelParams
MIG: 16:29:49 : XGUI hdlLanguage: Verilog
MIG: 16:29:49 : xgui vivado_mode: xpg_bd
MIG: 16:29:49 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:29:49 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:29:50 : 
MIG: 16:29:50 : Inside fn mem: DDR2
MIG: 16:29:50 : QDRII+ Inside fn ui: 81000000
MIG: 16:29:50 : cntrl:  memtype: DDR2
MIG: 16:29:50 : 
MIG: 16:29:50 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 :  polarity_value: 1
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 : cntrl:  memtype: DDR2
MIG: 16:29:50 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:29:50 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:29:50 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: ECC ==> OFF
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:29:50 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:29:50 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:29:50 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:29:50 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:29:50 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:29:50 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:29:50 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:29:50 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:29:50 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:29:50 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:29:50 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:29:50 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:29:50 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:29:50 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:29:50 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:29:50 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:29:50 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:29:50 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:29:50 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:29:50 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:29:50 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:29:50 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:29:50 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:29:50 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:29:50 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:29:50 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:29:50 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:29:50 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:29:50 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:29:50 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:29:50 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:29:50 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:29:50 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:29:50 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:29:50 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:29:50 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:29:50 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:29:50 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:29:50 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:29:50 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:29:50 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:29:50 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:29:50 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:29:50 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:29:50 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:29:50 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:29:50 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:29:50 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:29:50 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:29:50 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:29:50 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:29:50 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:29:50 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:29:50 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:29:50 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:29:50 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:29:50 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:29:50 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:29:50 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:29:50 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:29:50 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:29:50 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:29:50 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:29:50 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:29:50 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:29:50 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:29:50 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:29:50 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:29:50 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:29:50 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:29:50 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:29:50 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:29:50 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:29:50 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:29:50 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:29:50 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:29:50 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:29:50 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:29:50 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:29:50 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:29:50 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:29:50 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:29:50 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:29:50 : 3
MIG: 16:29:50 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:29:50 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:29:50 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:29:50 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:29:50 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:29:50 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:29:50 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:29:50 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:29:50 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:29:50 : 
MIG: 16:29:50 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:29:50 : 
MIG: 16:29:50 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 : 
MIG: 16:29:50 : Same Interface
MIG: 16:29:50 : xml_input_file: board.prj
MIG: 16:29:50 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:56 : xml_input_file: board.prj
MIG: 16:29:56 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:29:56 : In updateAllModelParams
MIG: 16:29:56 : XGUI hdlLanguage: Verilog
MIG: 16:29:56 : xgui vivado_mode: xpg_bd
MIG: 16:29:56 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 16:29:56 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 16:29:57 : 
MIG: 16:29:57 : Inside fn mem: DDR2
MIG: 16:29:57 : QDRII+ Inside fn ui: 81000000
MIG: 16:29:57 : cntrl:  memtype: DDR2
MIG: 16:29:57 : 
MIG: 16:29:57 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 :  polarity_value: 1
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 : cntrl:  memtype: DDR2
MIG: 16:29:57 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 16:29:57 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 16:29:57 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: ECC ==> OFF
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 16:29:57 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 16:29:57 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 16:29:57 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 16:29:57 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 16:29:57 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 16:29:57 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 16:29:57 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 16:29:57 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 16:29:57 :  Invalid Param: DDR2_AL ==> "0"
MIG: 16:29:57 :  Invalid Param: DDR2_nAL ==> 0
MIG: 16:29:57 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 16:29:57 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 16:29:57 :  Invalid Param: DDR2_CL ==> 5
MIG: 16:29:57 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 16:29:57 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 16:29:57 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 16:29:57 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 16:29:57 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 16:29:57 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 16:29:57 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 16:29:57 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 16:29:57 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 16:29:57 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 16:29:57 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 16:29:57 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 16:29:57 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 16:29:57 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 16:29:57 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 16:29:57 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 16:29:57 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 16:29:57 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 16:29:57 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 16:29:57 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 16:29:57 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 16:29:57 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 16:29:57 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 16:29:57 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 16:29:57 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 16:29:57 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 16:29:57 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 16:29:57 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 16:29:57 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 16:29:57 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 16:29:57 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 16:29:57 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 16:29:57 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 16:29:57 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 16:29:57 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 16:29:57 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 16:29:57 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 16:29:57 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 16:29:57 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 16:29:57 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 16:29:57 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 16:29:57 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 16:29:57 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 16:29:57 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 16:29:57 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 16:29:57 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 16:29:57 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 16:29:57 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 16:29:57 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 16:29:57 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 16:29:57 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 16:29:57 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 16:29:57 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 16:29:57 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 16:29:57 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 16:29:57 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 16:29:57 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 16:29:57 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 16:29:57 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 16:29:57 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 16:29:57 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 16:29:57 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 16:29:57 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 16:29:57 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 16:29:57 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 16:29:57 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 16:29:57 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 16:29:57 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 16:29:57 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 16:29:57 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 16:29:57 : 2
MIG: 16:29:57 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 16:29:57 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 16:29:57 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 16:29:57 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 16:29:57 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 16:29:57 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 16:29:57 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 16:29:57 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 16:29:57 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 16:29:57 : 
MIG: 16:29:57 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 16:29:57 : 
MIG: 16:29:57 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 : 
MIG: 16:29:57 : Same Interface
MIG: 16:29:57 : xml_input_file: board.prj
MIG: 16:29:57 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:00 : Running synthesis.xit
MIG: 16:30:00 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:00 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:00 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:00 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:00 : vivado_mode: xpg_bd
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 1
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 : isPortInterface: 0
MIG: 16:30:00 :  locked false  
MIG: 16:30:00 : HDL Language: Verilog
MIG: 16:30:00 : compInfo: false
MIG: 16:30:00 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:00 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:00 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:30:00 : I am in catch area
MIG: 16:30:00 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:12 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:12 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:12 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:12 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:12 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:12 : Running vlog_synth_rpr.xit
MIG: 16:30:12 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:30:12 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:30:12 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:12 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:12 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:12 : vivado_mode: xpg_bd
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 1
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 : isPortInterface: 0
MIG: 16:30:12 :  locked false  
MIG: 16:30:12 : HDL Language: Verilog
MIG: 16:30:12 : compInfo: false
MIG: 16:30:12 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:12 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:12 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:30:12 : I am in catch area
MIG: 16:30:12 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:18 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:18 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:18 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:18 : Running simulation.xit
MIG: 16:30:18 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:18 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:18 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:18 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:18 : vivado_mode: xpg_bd
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 1
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 : isPortInterface: 0
MIG: 16:30:18 :  locked false  
MIG: 16:30:18 : HDL Language: Verilog
MIG: 16:30:18 : compInfo: false
MIG: 16:30:18 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:18 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:18 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:30:18 : I am in catch area
MIG: 16:30:18 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:24 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:24 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:24 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:24 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:24 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:24 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:30:24 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:30:24 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:30:24 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:24 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:24 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:24 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:24 : vivado_mode: xpg_bd
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 1
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 : isPortInterface: 0
MIG: 16:30:24 :  locked false  
MIG: 16:30:24 : HDL Language: Verilog
MIG: 16:30:24 : compInfo: false
MIG: 16:30:24 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:24 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:24 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:30:24 : I am in catch area
MIG: 16:30:24 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:30 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:30 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:30 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 16:30:30 : Running implementation.xit
MIG: 16:30:30 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 16:30:30 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 16:30:30 : ################# RUNNING MIG BATCH ###################
MIG: 16:30:30 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 16:30:30 : synp_flow:  -- synthesis_mode: Other
MIG: 16:30:30 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 16:30:30 : vivado_mode: xpg_bd
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 1
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 : isPortInterface: 0
MIG: 16:30:30 :  locked false  
MIG: 16:30:30 : HDL Language: Verilog
MIG: 16:30:30 : compInfo: false
MIG: 16:30:30 : Vivado Options xc7a100t csg324 -1
MIG: 16:30:30 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:30:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 16:30:30 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 16:30:30 : I am in catch area
MIG: 16:30:30 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 16:30:36 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 16:30:36 : Component_Name: design_1_mig_7series_0_0
MIG: 16:30:36 : Moving design_1_mig_7series_0_0 ...
MIG: 16:30:36 : Moving design_1_mig_7series_0_0.veo ...
MIG: 16:30:36 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:35 : xml_input_file: board.prj
MIG: 17:24:35 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:24:35 : In updateAllModelParams
MIG: 17:24:35 : XGUI hdlLanguage: Verilog
MIG: 17:24:35 : xgui vivado_mode: xpg_bd
MIG: 17:24:35 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:24:35 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:24:36 : 
MIG: 17:24:36 : Inside fn mem: DDR2
MIG: 17:24:36 : QDRII+ Inside fn ui: 81000000
MIG: 17:24:36 : cntrl:  memtype: DDR2
MIG: 17:24:36 : 
MIG: 17:24:36 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 :  polarity_value: 1
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 : cntrl:  memtype: DDR2
MIG: 17:24:36 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:24:36 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:24:36 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: ECC ==> OFF
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:24:36 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:24:36 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:24:36 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:24:36 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:24:36 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:24:36 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:24:36 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:24:36 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:24:36 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:24:36 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:24:36 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:24:36 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:24:36 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:24:36 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:24:36 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:24:36 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:24:36 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:24:36 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:24:36 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:24:36 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:24:36 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:24:36 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:24:36 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:24:36 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:24:36 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:24:36 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:24:36 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:24:36 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:24:36 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:24:36 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:24:36 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:24:36 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:24:36 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:24:36 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:24:36 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:24:36 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:24:36 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:24:36 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:24:36 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:24:36 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:24:36 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:24:36 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:24:36 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:24:36 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:24:36 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:24:36 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:24:36 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:24:36 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:24:36 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:24:36 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:24:36 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:24:36 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:24:36 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:24:36 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:24:36 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:24:36 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:24:36 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:24:36 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:24:36 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:24:36 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:24:36 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:24:36 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:24:36 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:24:36 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:24:36 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:24:36 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:24:36 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:24:36 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:24:36 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:24:36 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:24:36 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:24:36 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:24:36 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:24:36 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:24:36 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:24:36 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:24:36 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:24:36 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:24:36 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:24:36 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:24:36 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:24:36 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:24:36 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:24:36 : 3
MIG: 17:24:36 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:24:36 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:24:36 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:24:36 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:24:36 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:24:36 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:24:36 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:24:36 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:24:36 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:24:36 : 
MIG: 17:24:36 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:24:36 : 
MIG: 17:24:36 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 : 
MIG: 17:24:36 : Same Interface
MIG: 17:24:36 : xml_input_file: board.prj
MIG: 17:24:36 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:24:42 : xml_input_file: board.prj
MIG: 17:24:42 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:24:42 : In updateAllModelParams
MIG: 17:24:42 : XGUI hdlLanguage: Verilog
MIG: 17:24:42 : xgui vivado_mode: xpg_bd
MIG: 17:24:42 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:24:42 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:24:43 : 
MIG: 17:24:43 : Inside fn mem: DDR2
MIG: 17:24:43 : QDRII+ Inside fn ui: 81000000
MIG: 17:24:43 : cntrl:  memtype: DDR2
MIG: 17:24:43 : 
MIG: 17:24:43 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 :  polarity_value: 1
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 : cntrl:  memtype: DDR2
MIG: 17:24:43 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:24:43 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 17:24:43 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: ECC ==> OFF
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 17:24:43 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:24:43 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:24:43 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:24:43 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 17:24:43 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:24:43 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 17:24:43 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 17:24:43 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 17:24:43 :  Invalid Param: DDR2_AL ==> "0"
MIG: 17:24:43 :  Invalid Param: DDR2_nAL ==> 0
MIG: 17:24:43 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 17:24:43 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 17:24:43 :  Invalid Param: DDR2_CL ==> 5
MIG: 17:24:43 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 17:24:43 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 17:24:43 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 17:24:43 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 17:24:43 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 17:24:43 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 17:24:43 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 17:24:43 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 17:24:43 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 17:24:43 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 17:24:43 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 17:24:43 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 17:24:43 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 17:24:43 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 17:24:43 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 17:24:43 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 17:24:43 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 17:24:43 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 17:24:43 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 17:24:43 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 17:24:43 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 17:24:43 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 17:24:43 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 17:24:43 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 17:24:43 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:24:43 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 17:24:43 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:24:43 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 17:24:43 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 17:24:43 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 17:24:43 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 17:24:43 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 17:24:43 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 17:24:43 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:24:43 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 17:24:43 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 17:24:43 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 17:24:43 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 17:24:43 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 17:24:43 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 17:24:43 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 17:24:43 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 17:24:43 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 17:24:43 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 17:24:43 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:24:43 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:24:43 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:24:43 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:24:43 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 17:24:43 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:24:43 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 17:24:43 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 17:24:43 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 17:24:43 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 17:24:43 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:24:43 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 17:24:43 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 17:24:43 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 17:24:43 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:24:43 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:24:43 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:24:43 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 17:24:43 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:24:43 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 17:24:43 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 17:24:43 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 17:24:43 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 17:24:43 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:24:43 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 17:24:43 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:24:43 : 2
MIG: 17:24:43 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:24:43 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 17:24:43 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 17:24:43 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:24:43 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:24:43 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:24:43 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:24:43 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:24:43 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:24:43 : 
MIG: 17:24:43 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 17:24:43 : 
MIG: 17:24:43 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 : 
MIG: 17:24:43 : Same Interface
MIG: 17:24:43 : xml_input_file: board.prj
MIG: 17:24:43 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:24:46 : Running synthesis.xit
MIG: 17:24:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:46 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:24:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:46 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:24:46 : vivado_mode: xpg_bd
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 1
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 : isPortInterface: 0
MIG: 17:24:46 :  locked false  
MIG: 17:24:46 : HDL Language: Verilog
MIG: 17:24:46 : compInfo: false
MIG: 17:24:46 : Vivado Options xc7a100t csg324 -1
MIG: 17:24:46 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:24:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:46 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:24:46 : I am in catch area
MIG: 17:24:46 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:24:56 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:24:56 : Component_Name: design_1_mig_7series_0_0
MIG: 17:24:56 : Moving design_1_mig_7series_0_0 ...
MIG: 17:24:56 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:24:56 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:24:56 : Running vlog_synth_rpr.xit
MIG: 17:24:56 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:24:56 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:24:56 : ################# RUNNING MIG BATCH ###################
MIG: 17:24:56 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:24:56 : synp_flow:  -- synthesis_mode: Other
MIG: 17:24:56 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:24:56 : vivado_mode: xpg_bd
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 1
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 : isPortInterface: 0
MIG: 17:24:56 :  locked false  
MIG: 17:24:56 : HDL Language: Verilog
MIG: 17:24:56 : compInfo: false
MIG: 17:24:56 : Vivado Options xc7a100t csg324 -1
MIG: 17:24:56 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:24:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:24:56 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:24:56 : I am in catch area
MIG: 17:24:56 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:02 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:25:02 : Component_Name: design_1_mig_7series_0_0
MIG: 17:25:02 : Moving design_1_mig_7series_0_0 ...
MIG: 17:25:02 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:25:02 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:02 : Running simulation.xit
MIG: 17:25:02 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:02 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:25:02 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:02 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:25:02 : vivado_mode: xpg_bd
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 1
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 : isPortInterface: 0
MIG: 17:25:02 :  locked false  
MIG: 17:25:02 : HDL Language: Verilog
MIG: 17:25:02 : compInfo: false
MIG: 17:25:02 : Vivado Options xc7a100t csg324 -1
MIG: 17:25:02 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:25:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:02 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:25:02 : I am in catch area
MIG: 17:25:02 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:08 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:25:08 : Component_Name: design_1_mig_7series_0_0
MIG: 17:25:08 : Moving design_1_mig_7series_0_0 ...
MIG: 17:25:08 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:25:08 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:08 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:25:08 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:25:08 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:25:08 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:08 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:25:08 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:08 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:25:08 : vivado_mode: xpg_bd
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 1
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 : isPortInterface: 0
MIG: 17:25:08 :  locked false  
MIG: 17:25:08 : HDL Language: Verilog
MIG: 17:25:08 : compInfo: false
MIG: 17:25:08 : Vivado Options xc7a100t csg324 -1
MIG: 17:25:08 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:25:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:08 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:25:08 : I am in catch area
MIG: 17:25:08 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:14 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:25:14 : Component_Name: design_1_mig_7series_0_0
MIG: 17:25:14 : Moving design_1_mig_7series_0_0 ...
MIG: 17:25:14 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:25:14 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:25:14 : Running implementation.xit
MIG: 17:25:14 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:25:14 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 17:25:14 : ################# RUNNING MIG BATCH ###################
MIG: 17:25:14 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:25:14 : synp_flow:  -- synthesis_mode: Other
MIG: 17:25:14 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:25:14 : vivado_mode: xpg_bd
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 1
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 : isPortInterface: 0
MIG: 17:25:14 :  locked false  
MIG: 17:25:14 : HDL Language: Verilog
MIG: 17:25:14 : compInfo: false
MIG: 17:25:14 : Vivado Options xc7a100t csg324 -1
MIG: 17:25:14 : 1: xc7a100t 2: csg324 3: -1
MIG: 17:25:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 17:25:14 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 17:25:14 : I am in catch area
MIG: 17:25:14 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:25:20 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:25:20 : Component_Name: design_1_mig_7series_0_0
MIG: 17:25:20 : Moving design_1_mig_7series_0_0 ...
MIG: 17:25:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:25:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:26:21 : xml_input_file: board.prj
MIG: 14:26:21 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:21 : xml_input_file: board.prj
MIG: 14:26:21 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:24 : xml_input_file: board.prj
MIG: 14:26:24 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:24 : In updateAllModelParams
MIG: 14:26:24 : XGUI hdlLanguage: Verilog
MIG: 14:26:24 : xgui vivado_mode: xpg_bd
MIG: 14:26:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:26:24 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:26:25 : 
MIG: 14:26:25 : Inside fn mem: DDR2
MIG: 14:26:25 : QDRII+ Inside fn ui: 81000000
MIG: 14:26:25 : cntrl:  memtype: DDR2
MIG: 14:26:25 : 
MIG: 14:26:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:26:25 : 
MIG: 14:26:25 : 
MIG: 14:26:25 : 
MIG: 14:26:25 : 
MIG: 14:26:25 :  polarity_value: 1
MIG: 14:26:25 : 
MIG: 14:26:25 : 
MIG: 14:26:25 : cntrl:  memtype: DDR2
MIG: 14:26:25 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:26:25 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:26:25 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:26:25 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:26:25 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:26:25 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: ECC ==> OFF
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:26:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:26:25 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:26:25 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:26:25 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:26:25 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:26:25 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:26:25 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:26:25 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:26:25 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:26:25 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:26:25 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:26:25 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:26:25 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:26:25 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:26:25 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:26:25 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:26:25 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:26:25 : 
MIG: 14:26:25 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:26:25 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:26:26 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:26:26 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:26:26 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:26:26 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:26:26 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:26:26 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:26:26 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:26:26 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:26:26 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:26:26 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:26:26 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:26:26 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:26:26 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:26:26 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:26:26 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:26:26 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:26:26 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:26:26 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:26:26 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:26:26 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:26:26 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:26:26 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:26:26 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:26:26 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:26:26 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:26:26 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:26:26 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:26:26 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:26:26 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:26:26 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:26:26 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:26:26 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:26:26 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:26:26 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:26:26 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:26:26 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:26:26 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:26:26 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:26:26 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:26:26 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:26:26 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:26:26 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:26:26 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:26:26 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:26:26 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:26:26 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:26:26 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:26:26 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:26:26 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:26:26 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:26:26 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:26:26 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:26:26 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:26:26 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:26:26 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:26:26 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:26:26 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:26:26 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:26:26 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:26:26 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:26:26 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:26:26 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:26:26 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:26:26 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:26:26 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:26:26 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:26:26 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:26:26 : 3
MIG: 14:26:26 :  Valid Param: C_S_AXI_ID_WIDTH ==> 3
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:26:26 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:26:26 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:26:26 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:26:26 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:26:26 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:26:26 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:26:26 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:26:26 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:26:26 : 
MIG: 14:26:26 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:26:26 : 
MIG: 14:26:26 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:26:26 : 
MIG: 14:26:26 : 
MIG: 14:26:26 : 
MIG: 14:26:26 : Same Interface
MIG: 14:26:26 : xml_input_file: board.prj
MIG: 14:26:26 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:31 : xml_input_file: board.prj
MIG: 14:26:31 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:31 : In updateAllModelParams
MIG: 14:26:31 : XGUI hdlLanguage: Verilog
MIG: 14:26:31 : xgui vivado_mode: xpg_bd
MIG: 14:26:31 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 14:26:31 : Reading D:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 14:26:32 : 
MIG: 14:26:32 : Inside fn mem: DDR2
MIG: 14:26:32 : QDRII+ Inside fn ui: 81000000
MIG: 14:26:32 : cntrl:  memtype: DDR2
MIG: 14:26:32 : 
MIG: 14:26:32 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 1200 
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 :  polarity_value: 1
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 : cntrl:  memtype: DDR2
MIG: 14:26:32 :  Invalid Param: DDR2_RST_ACT_LOW ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_BANK_WIDTH ==> 3
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_CK_WIDTH ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_COL_WIDTH ==> 10
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_CS_WIDTH ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_nCS_PER_RANK ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_CKE_WIDTH ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 14:26:32 :  Invalid Param: DDR2_DQ_CNT_WIDTH ==> 4
MIG: 14:26:32 :  Invalid Param: DDR2_DQ_PER_DM ==> 8
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DM_WIDTH ==> 2
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DQ_WIDTH ==> 16
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DQS_WIDTH ==> 2
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DQS_CNT_WIDTH ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_DRAM_WIDTH ==> 8
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: ECC ==> OFF
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DATA_WIDTH ==> 16
MIG: 14:26:32 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 14:26:32 :  Invalid Param: DDR2_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 14:26:32 :  Invalid Param: DDR2_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 14:26:32 :  Invalid Param: DDR2_nBANK_MACHS ==> 4
MIG: 14:26:32 :  Invalid Param: DDR2_RANKS ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_ODT_WIDTH ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_ROW_WIDTH ==> 13
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_ADDR_WIDTH ==> 27
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_USE_CS_PORT ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_USE_DM_PORT ==> 1
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_USE_ODT_PORT ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 14:26:32 :  Invalid Param: DDR2_MEM_DENSITY ==> "1Gb"
MIG: 14:26:32 :  Invalid Param: DDR2_MEM_SPEEDGRADE ==> "25E"
MIG: 14:26:32 :  Invalid Param: DDR2_MEM_DEVICE_WIDTH ==> 16
MIG: 14:26:32 :  Invalid Param: DDR2_AL ==> "0"
MIG: 14:26:32 :  Invalid Param: DDR2_nAL ==> 0
MIG: 14:26:32 :  Invalid Param: DDR2_BURST_MODE ==> "8"
MIG: 14:26:32 :  Invalid Param: DDR2_BURST_TYPE ==> "SEQ"
MIG: 14:26:32 :  Invalid Param: DDR2_CL ==> 5
MIG: 14:26:32 :  Invalid Param: DDR2_OUTPUT_DRV ==> "HIGH"
MIG: 14:26:32 :  Invalid Param: DDR2_RTT_NOM ==> "50"
MIG: 14:26:32 :  Invalid Param: DDR2_ADDR_CMD_MODE ==> "1T"
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_REG_CTRL ==> OFF
MIG: 14:26:32 :  Invalid Param: DDR2_CLKIN_PERIOD ==> 5000
MIG: 14:26:32 :  Invalid Param: DDR2_CLKFBOUT_MULT ==> 13
MIG: 14:26:32 :  Invalid Param: DDR2_DIVCLK_DIVIDE ==> 2
MIG: 14:26:32 :  Invalid Param: DDR2_CLKOUT0_PHASE ==> 0.0
MIG: 14:26:32 :  Invalid Param: DDR2_CLKOUT0_DIVIDE ==> 2
MIG: 14:26:32 :  Invalid Param: DDR2_CLKOUT1_DIVIDE ==> 4
MIG: 14:26:32 :  Invalid Param: DDR2_CLKOUT2_DIVIDE ==> 64
MIG: 14:26:32 :  Invalid Param: DDR2_CLKOUT3_DIVIDE ==> 16
MIG: 14:26:32 :  Invalid Param: DDR2_MMCM_VCO ==> 1200
MIG: 14:26:32 :  Invalid Param: DDR2_MMCM_MULT_F ==> 14
MIG: 14:26:32 :  Invalid Param: DDR2_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_tCKE ==> 7500
MIG: 14:26:32 :  Invalid Param: DDR2_tFAW ==> 45000
MIG: 14:26:32 :  Invalid Param: DDR2_tPRDI ==> 1_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_tRAS ==> 40000
MIG: 14:26:32 :  Invalid Param: DDR2_tRCD ==> 15000
MIG: 14:26:32 :  Invalid Param: DDR2_tREFI ==> 7800000
MIG: 14:26:32 :  Invalid Param: DDR2_tRFC ==> 127500
MIG: 14:26:32 :  Invalid Param: DDR2_tRP ==> 12500
MIG: 14:26:32 :  Invalid Param: DDR2_tRRD ==> 10000
MIG: 14:26:32 :  Invalid Param: DDR2_tRTP ==> 7500
MIG: 14:26:32 :  Invalid Param: DDR2_tWTR ==> 7500
MIG: 14:26:32 :  Invalid Param: DDR2_tZQI ==> 128_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_tZQCS ==> 64
MIG: 14:26:32 :  Invalid Param: DDR2_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 14:26:32 :  Invalid Param: DDR2_SIMULATION ==> "FALSE"
MIG: 14:26:32 :  Invalid Param: DDR2_BYTE_LANES_B0 ==> 4'b1111
MIG: 14:26:32 :  Invalid Param: DDR2_BYTE_LANES_B1 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_BYTE_LANES_B2 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_BYTE_LANES_B3 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_BYTE_LANES_B4 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_CTL_B0 ==> 4'b0101
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_CTL_B1 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_CTL_B2 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_CTL_B3 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_CTL_B4 ==> 4'b0000
MIG: 14:26:32 :  Invalid Param: DDR2_PHY_0_BITLANES ==> 48'hFFC_3F7_FFF_3FE
MIG: 14:26:32 :  Invalid Param: DDR2_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03
MIG: 14:26:32 :  Invalid Param: DDR2_ADDR_MAP ==> 192'h000_000_000_010_033_01A_019_032_03A_034_018_036_012_011_017_015
MIG: 14:26:32 :  Invalid Param: DDR2_BANK_MAP ==> 36'h013_016_01B
MIG: 14:26:32 :  Invalid Param: DDR2_CAS_MAP ==> 12'h039
MIG: 14:26:32 :  Invalid Param: DDR2_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 14:26:32 :  Invalid Param: DDR2_CKE_MAP ==> 96'h000_000_000_000_000_000_000_038
MIG: 14:26:32 :  Invalid Param: DDR2_ODT_MAP ==> 96'h000_000_000_000_000_000_000_035
MIG: 14:26:32 :  Invalid Param: DDR2_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_037
MIG: 14:26:32 :  Invalid Param: DDR2_PARITY_MAP ==> 12'h000
MIG: 14:26:32 :  Invalid Param: DDR2_RAS_MAP ==> 12'h014
MIG: 14:26:32 :  Invalid Param: DDR2_WE_MAP ==> 12'h03B
MIG: 14:26:32 :  Invalid Param: DDR2_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_00
MIG: 14:26:32 :  Invalid Param: DDR2_DATA0_MAP ==> 96'h008_004_009_007_005_001_006_003
MIG: 14:26:32 :  Invalid Param: DDR2_DATA1_MAP ==> 96'h022_028_020_024_027_025_026_021
MIG: 14:26:32 :  Invalid Param: DDR2_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_002
MIG: 14:26:32 :  Invalid Param: DDR2_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 14:26:32 :  Invalid Param: DDR2_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 14:26:32 :  Invalid Param: DDR2_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 14:26:32 :  Invalid Param: DDR2_IBUF_LPWR_MODE ==> "OFF"
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 14:26:32 :  Invalid Param: DDR2_BANK_TYPE ==> "HR_IO"
MIG: 14:26:32 :  Invalid Param: DDR2_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 14:26:32 :  Invalid Param: DDR2_CKE_ODT_AUX ==> "FALSE"
MIG: 14:26:32 :  Invalid Param: DDR2_USER_REFRESH ==> "OFF"
MIG: 14:26:32 :  Invalid Param: DDR2_WRLVL ==> "OFF"
MIG: 14:26:32 :  Invalid Param: DDR2_ORDERING ==> "NORM"
MIG: 14:26:32 :  Invalid Param: DDR2_CALIB_ROW_ADD ==> 16'h0000
MIG: 14:26:32 :  Invalid Param: DDR2_CALIB_COL_ADD ==> 12'h000
MIG: 14:26:32 :  Invalid Param: DDR2_CALIB_BA_ADD ==> 3'h0
MIG: 14:26:32 :  Invalid Param: DDR2_TCQ ==> 100
MIG: 14:26:32 :  Invalid Param: DDR2_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 14:26:32 :  Invalid Param: DDR2_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 14:26:32 :  Invalid Param: DDR2_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 14:26:32 :  Invalid Param: DDR2_SYS_RST_PORT ==> "FALSE"
MIG: 14:26:32 :  Invalid Param: DDR2_CMD_PIPE_PLUS1 ==> "ON"
MIG: 14:26:32 :  Invalid Param: DDR2_DRAM_TYPE ==> "DDR2"
MIG: 14:26:32 :  Invalid Param: DDR2_CAL_WIDTH ==> "HALF"
MIG: 14:26:32 :  Invalid Param: DDR2_STARVE_LIMIT ==> 2
MIG: 14:26:32 :  Invalid Param: DDR2_REFCLK_FREQ ==> 200.0
MIG: 14:26:32 :  Invalid Param: DDR2_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 14:26:32 :  Invalid Param: DDR2_tCK ==> 3077
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_nCK_PER_CLK ==> 4
MIG: 14:26:32 :  Invalid Param: DDR2_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 14:26:32 : 2
MIG: 14:26:32 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: C_S_AXI_MEM_SIZE ==> 134217728
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 14:26:32 :  Invalid Param: DDR2_C_MC_nCK_PER_CLK ==> 4
MIG: 14:26:32 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 1
MIG: 14:26:32 :  Invalid Param: DDR2_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 14:26:32 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 14:26:32 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 14:26:32 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 14:26:32 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 14:26:32 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 14:26:32 : 
MIG: 14:26:32 :  Valid Param: DDR2_DEBUG_PORT ==> OFF
MIG: 14:26:32 : 
MIG: 14:26:32 :  Invalid Param: DDR2_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 : 
MIG: 14:26:32 : Same Interface
MIG: 14:26:32 : xml_input_file: board.prj
MIG: 14:26:32 : Absolute path of xml_input_file: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:35 : Running synthesis.xit
MIG: 14:26:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:26:35 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:26:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:26:35 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:26:35 : vivado_mode: xpg_bd
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 1
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 : isPortInterface: 0
MIG: 14:26:35 :  locked false  
MIG: 14:26:35 : HDL Language: Verilog
MIG: 14:26:35 : compInfo: false
MIG: 14:26:35 : Vivado Options xc7a100t csg324 -1
MIG: 14:26:35 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:26:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:26:35 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:26:35 : I am in catch area
MIG: 14:26:35 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:26:46 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:46 : Component_Name: design_1_mig_7series_0_0
MIG: 14:26:46 : Moving design_1_mig_7series_0_0 ...
MIG: 14:26:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:26:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:26:47 : Running vlog_synth_rpr.xit
MIG: 14:26:47 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:26:47 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:26:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:26:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:26:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:26:47 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:26:47 : vivado_mode: xpg_bd
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 1
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 : isPortInterface: 0
MIG: 14:26:47 :  locked false  
MIG: 14:26:47 : HDL Language: Verilog
MIG: 14:26:47 : compInfo: false
MIG: 14:26:47 : Vivado Options xc7a100t csg324 -1
MIG: 14:26:47 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:26:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:26:47 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:26:47 : I am in catch area
MIG: 14:26:47 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:26:52 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:52 : Component_Name: design_1_mig_7series_0_0
MIG: 14:26:52 : Moving design_1_mig_7series_0_0 ...
MIG: 14:26:52 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:26:52 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:26:53 : Running simulation.xit
MIG: 14:26:53 : ################# RUNNING MIG BATCH ###################
MIG: 14:26:53 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:26:53 : synp_flow:  -- synthesis_mode: Other
MIG: 14:26:53 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:26:53 : vivado_mode: xpg_bd
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 1
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 : isPortInterface: 0
MIG: 14:26:53 :  locked false  
MIG: 14:26:53 : HDL Language: Verilog
MIG: 14:26:53 : compInfo: false
MIG: 14:26:53 : Vivado Options xc7a100t csg324 -1
MIG: 14:26:53 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:26:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:26:53 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:26:53 : I am in catch area
MIG: 14:26:53 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:26:58 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:26:58 : Component_Name: design_1_mig_7series_0_0
MIG: 14:26:58 : Moving design_1_mig_7series_0_0 ...
MIG: 14:26:58 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:26:58 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:26:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:26:59 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:26:59 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:26:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:26:59 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:26:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:26:59 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:26:59 : vivado_mode: xpg_bd
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 1
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 : isPortInterface: 0
MIG: 14:26:59 :  locked false  
MIG: 14:26:59 : HDL Language: Verilog
MIG: 14:26:59 : compInfo: false
MIG: 14:26:59 : Vivado Options xc7a100t csg324 -1
MIG: 14:26:59 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:26:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:26:59 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:26:59 : I am in catch area
MIG: 14:26:59 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:27:05 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:27:05 : Component_Name: design_1_mig_7series_0_0
MIG: 14:27:05 : Moving design_1_mig_7series_0_0 ...
MIG: 14:27:05 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:27:05 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 14:27:05 : Running implementation.xit
MIG: 14:27:05 : IGN:     <ModuleName>design_1_mig_7series_0_2</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 14:27:05 : ERR:     <Version>2.2</Version> <==>     <Version>4.0</Version> 
MIG: 14:27:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:27:05 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2016.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 14:27:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:27:05 : outputDirectory: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 14:27:05 : vivado_mode: xpg_bd
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 1
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 : isPortInterface: 0
MIG: 14:27:05 :  locked false  
MIG: 14:27:05 : HDL Language: Verilog
MIG: 14:27:05 : compInfo: false
MIG: 14:27:05 : Vivado Options xc7a100t csg324 -1
MIG: 14:27:05 : 1: xc7a100t 2: csg324 3: -1
MIG: 14:27:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe
MIG: 14:27:05 : xilinx_path: D:/Xilinx/Vivado/2016.2/ids_lite/ISE
MIG: 14:27:05 : I am in catch area
MIG: 14:27:05 : Running D:/Xilinx/Vivado/2016.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/nt64/mig.exe -cg_exc_inp d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 14:27:11 : XML_INPUT_FILE: d:/Vivado_Project/ECE532_final/ECE532_integration/ECE532_integration/ECE532_integration.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 14:27:11 : Component_Name: design_1_mig_7series_0_0
MIG: 14:27:11 : Moving design_1_mig_7series_0_0 ...
MIG: 14:27:11 : Moving design_1_mig_7series_0_0.veo ...
MIG: 14:27:11 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
